Analysis & Synthesis report for t1c_riscv_cpu
Fri Feb 07 17:08:53 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |task5|cpu_controller:inst2|prev_state
 11. State Machine - |task5|cpu_controller:inst2|state_machine
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:jalrmux
 20. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg
 21. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4
 22. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch
 23. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reg_file:rf
 24. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux
 25. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu
 26. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:auipcAdder
 27. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux
 28. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux
 29. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|instr_mem:instrmem
 30. Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|data_mem:datamem
 31. Parameter Settings for User Entity Instance: cpu_controller:inst2
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 33. Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux"
 34. Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:auipcAdder"
 35. Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4"
 36. Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c"
 37. Signal Tap Logic Analyzer Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 40. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 41. Elapsed Time Per Partition
 42. Connections to In-System Debugging Instance "auto_signaltap_0"
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 07 17:08:53 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; t1c_riscv_cpu                               ;
; Top-level Entity Name              ; task5                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,289                                      ;
;     Total combinational functions  ; 6,306                                       ;
;     Dedicated logic registers      ; 6,920                                       ;
; Total registers                    ; 6920                                        ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 35,968                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; task5              ; t1c_riscv_cpu      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; code/t1c_riscv_cpu.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v                                               ;             ;
; code/riscv_cpu.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v                                                   ;             ;
; code/instr_mem.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v                                                   ;             ;
; code/data_mem.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v                                                    ;             ;
; code/components/reset_ff.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reset_ff.v                                         ;             ;
; code/components/reg_file.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v                                         ;             ;
; code/components/mux4.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux4.v                                             ;             ;
; code/components/mux2.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux2.v                                             ;             ;
; code/components/main_decoder.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/main_decoder.v                                     ;             ;
; code/components/imm_extend.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/imm_extend.v                                       ;             ;
; code/components/datapath.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v                                         ;             ;
; code/components/controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v                                       ;             ;
; code/components/alu_decoder.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu_decoder.v                                      ;             ;
; code/components/alu.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu.v                                              ;             ;
; code/components/adder.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/adder.v                                            ;             ;
; frequency_scaler.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/frequency_scaler.v                                                 ;             ;
; task5.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf                                                          ;             ;
; cpu_controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v                                                   ;             ;
; code/program.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/program.hex                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_d824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/altsyncram_d824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                           ;             ;
; db/cntr_8ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_8ii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld5346809f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 12,289                             ;
;                                             ;                                    ;
; Total combinational functions               ; 6306                               ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 5175                               ;
;     -- 3 input functions                    ; 851                                ;
;     -- <=2 input functions                  ; 280                                ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 6056                               ;
;     -- arithmetic mode                      ; 250                                ;
;                                             ;                                    ;
; Total registers                             ; 6920                               ;
;     -- Dedicated logic registers            ; 6920                               ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 1                                  ;
; Total memory bits                           ; 35968                              ;
;                                             ;                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                  ;
;                                             ;                                    ;
; Maximum fan-out node                        ; frequency_scaler:inst1|clk_3125MHz ;
; Maximum fan-out                             ; 5808                               ;
; Total fan-out                               ; 48704                              ;
; Average fan-out                             ; 3.60                               ;
+---------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |task5                                                                                                                                  ; 6306 (0)            ; 6920 (0)                  ; 35968       ; 0            ; 0       ; 0         ; 1    ; 0            ; |task5                                                                                                                                                                                                                                                                                                                                            ; task5                             ; work         ;
;    |cpu_controller:inst2|                                                                                                               ; 42 (42)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|cpu_controller:inst2                                                                                                                                                                                                                                                                                                                       ; cpu_controller                    ; work         ;
;    |frequency_scaler:inst1|                                                                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|frequency_scaler:inst1                                                                                                                                                                                                                                                                                                                     ; frequency_scaler                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1235 (2)            ; 3648 (562)                ; 35968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1233 (0)            ; 3086 (0)                  ; 35968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1233 (89)           ; 3086 (1198)               ; 35968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 35968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_d824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 35968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d824:auto_generated                                                                                                                                                 ; altsyncram_d824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 658 (1)             ; 1421 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 562 (0)             ; 1405 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 843 (843)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 562 (0)             ; 562 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 95 (95)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 349 (11)            ; 332 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_8ii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated                                                             ; cntr_8ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 281 (281)           ; 281 (281)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |t1c_riscv_cpu:inst|                                                                                                                 ; 4901 (30)           ; 3104 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst                                                                                                                                                                                                                                                                                                                         ; t1c_riscv_cpu                     ; work         ;
;       |data_mem:datamem|                                                                                                                ; 1440 (1440)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|data_mem:datamem                                                                                                                                                                                                                                                                                                        ; data_mem                          ; work         ;
;       |instr_mem:instrmem|                                                                                                              ; 663 (663)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|instr_mem:instrmem                                                                                                                                                                                                                                                                                                      ; instr_mem                         ; work         ;
;       |riscv_cpu:rvcpu|                                                                                                                 ; 2768 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu                                                                                                                                                                                                                                                                                                         ; riscv_cpu                         ; work         ;
;          |controller:c|                                                                                                                 ; 27 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c                                                                                                                                                                                                                                                                                            ; controller                        ; work         ;
;             |alu_decoder:ad|                                                                                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c|alu_decoder:ad                                                                                                                                                                                                                                                                             ; alu_decoder                       ; work         ;
;             |main_decoder:md|                                                                                                           ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c|main_decoder:md                                                                                                                                                                                                                                                                            ; main_decoder                      ; work         ;
;          |datapath:dp|                                                                                                                  ; 2741 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp                                                                                                                                                                                                                                                                                             ; datapath                          ; work         ;
;             |adder:auipcAdder|                                                                                                          ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:auipcAdder                                                                                                                                                                                                                                                                            ; adder                             ; work         ;
;             |adder:pcadd4|                                                                                                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4                                                                                                                                                                                                                                                                                ; adder                             ; work         ;
;             |adder:pcaddbranch|                                                                                                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch                                                                                                                                                                                                                                                                           ; adder                             ; work         ;
;             |alu:alu|                                                                                                                   ; 710 (710)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                     ; alu                               ; work         ;
;             |imm_extend:ext|                                                                                                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|imm_extend:ext                                                                                                                                                                                                                                                                              ; imm_extend                        ; work         ;
;             |mux2:jalrmux|                                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:jalrmux                                                                                                                                                                                                                                                                                ; mux2                              ; work         ;
;             |mux2:lauipcmux|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux                                                                                                                                                                                                                                                                              ; mux2                              ; work         ;
;             |mux2:srcbmux|                                                                                                              ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                ; mux2                              ; work         ;
;             |mux4:resultmux|                                                                                                            ; 385 (385)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux                                                                                                                                                                                                                                                                              ; mux4                              ; work         ;
;             |reg_file:rf|                                                                                                               ; 1420 (1420)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reg_file:rf                                                                                                                                                                                                                                                                                 ; reg_file                          ; work         ;
;             |reset_ff:pcreg|                                                                                                            ; 31 (31)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg                                                                                                                                                                                                                                                                              ; reset_ff                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 281          ; 128          ; 281          ; 35968 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |task5|cpu_controller:inst2|prev_state                                                                                              ;
+-----------------------------+-----------------------------+---------------------+---------------------+-----------------+---------------------------+
; Name                        ; prev_state.WRITE_NODE_POINT ; prev_state.WRITE_EP ; prev_state.WRITE_SP ; prev_state.IDLE ; prev_state.WRITE_CPU_DONE ;
+-----------------------------+-----------------------------+---------------------+---------------------+-----------------+---------------------------+
; prev_state.IDLE             ; 0                           ; 0                   ; 0                   ; 0               ; 0                         ;
; prev_state.WRITE_SP         ; 0                           ; 0                   ; 1                   ; 1               ; 0                         ;
; prev_state.WRITE_EP         ; 0                           ; 1                   ; 0                   ; 1               ; 0                         ;
; prev_state.WRITE_NODE_POINT ; 1                           ; 0                   ; 0                   ; 1               ; 0                         ;
; prev_state.WRITE_CPU_DONE   ; 0                           ; 0                   ; 0                   ; 1               ; 1                         ;
+-----------------------------+-----------------------------+---------------------+---------------------+-----------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |task5|cpu_controller:inst2|state_machine                                                                                                                                  ;
+--------------------------------+--------------------+------------------------------+--------------------------------+------------------------+------------------------+--------------------+
; Name                           ; state_machine.STOP ; state_machine.WRITE_CPU_DONE ; state_machine.WRITE_NODE_POINT ; state_machine.WRITE_EP ; state_machine.WRITE_SP ; state_machine.IDLE ;
+--------------------------------+--------------------+------------------------------+--------------------------------+------------------------+------------------------+--------------------+
; state_machine.IDLE             ; 0                  ; 0                            ; 0                              ; 0                      ; 0                      ; 0                  ;
; state_machine.WRITE_SP         ; 0                  ; 0                            ; 0                              ; 0                      ; 1                      ; 1                  ;
; state_machine.WRITE_EP         ; 0                  ; 0                            ; 0                              ; 1                      ; 0                      ; 1                  ;
; state_machine.WRITE_NODE_POINT ; 0                  ; 0                            ; 1                              ; 0                      ; 0                      ; 1                  ;
; state_machine.WRITE_CPU_DONE   ; 0                  ; 1                            ; 0                              ; 0                      ; 0                      ; 1                  ;
; state_machine.STOP             ; 1                  ; 0                            ; 0                              ; 0                      ; 0                      ; 1                  ;
+--------------------------------+--------------------+------------------------------+--------------------------------+------------------------+------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu_controller:inst2|Ext_DataAdr[0,1,4..24,26..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; cpu_controller:inst2|Ext_WriteData[2,4..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; cpu_controller:inst2|Ext_WriteData[1]                                                                                                                                                  ; Merged with cpu_controller:inst2|Ext_WriteData[0]                                                                                                                                                  ;
; cpu_controller:inst2|prev_state~2                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; cpu_controller:inst2|prev_state~3                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; cpu_controller:inst2|state_machine~11                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; cpu_controller:inst2|state_machine~12                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; cpu_controller:inst2|state_machine~13                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; cpu_controller:inst2|prev_state.WRITE_CPU_DONE                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; cpu_controller:inst2|Ext_DataAdr[25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 66                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu_controller:inst2|Ext_DataAdr[31]                                                                                                                         ; Stuck at GND              ; cpu_controller:inst2|Ext_DataAdr[25]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6920  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 1284  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4233  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu_controller:inst2|Ext_MemWrite                                                                                                                                                                                                                                                                                               ; 4       ;
; cpu_controller:inst2|reset                                                                                                                                                                                                                                                                                                      ; 114     ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |task5|cpu_controller:inst2|counter[1]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg|q[0]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg|q[21]                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[63][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[62][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[61][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[60][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[59][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[58][6]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[57][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[56][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[55][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[54][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[53][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[52][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[51][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[50][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[49][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[48][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[47][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[46][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[45][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[44][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[43][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[42][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[41][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[40][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[39][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[38][0]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[37][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[36][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[35][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[34][6]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[33][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[32][5]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[31][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[30][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[29][1]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[28][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[27][0]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[26][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[25][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[24][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[23][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[22][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[21][6]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[20][2]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[19][5]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[18][5]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[17][6]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[16][5]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[15][3]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[14][5]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[13][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[12][4]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[11][0]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[10][7]                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[9][0]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[8][7]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][3]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][3]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][3]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][4]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][1]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][6]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][4]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][6]                                                                                                                                                                                                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][13]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][22]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][25]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][11]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][19]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][27]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][15]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][19]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][29]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][8]                                                                                                                                                                                                                                                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][22]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][31]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][15]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][21]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][28]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][13]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][20]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][31]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][13]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][23]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][31]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][8]                                                                                                                                                                                                                                                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][21]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][24]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[8][27]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[9][25]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[10][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[11][24]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[12][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[13][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[14][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[15][24]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[16][26]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[17][31]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[18][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[19][31]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[20][27]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[21][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[22][28]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[23][27]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[24][24]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[25][27]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[26][24]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[27][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[28][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[29][28]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[30][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[31][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[32][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[33][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[34][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[35][26]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[36][31]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[37][24]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[38][28]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[39][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[40][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[41][27]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[42][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[43][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[44][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[45][31]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[46][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[47][24]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[48][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[49][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[50][25]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[51][28]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[52][31]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[53][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[54][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[55][26]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[56][26]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[57][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[58][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[59][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[60][26]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[61][26]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[62][30]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[63][29]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[8][20]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[9][17]                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[10][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[11][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[12][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[13][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[14][19]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[15][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[16][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[17][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[18][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[19][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[20][19]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[21][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[22][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[23][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[24][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[25][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[26][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[27][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[28][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[29][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[30][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[31][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[32][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[33][20]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[34][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[35][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[36][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[37][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[38][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[39][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[40][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[41][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[42][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[43][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[44][22]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[45][21]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[46][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[47][22]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[48][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[49][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[50][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[51][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[52][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[53][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[54][22]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[55][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[56][17]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[57][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[58][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[59][23]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[60][18]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[61][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[62][16]                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[63][21]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[8][15]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[9][14]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[10][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[11][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[12][14]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[13][8]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[14][12]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[15][14]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[16][14]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[17][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[18][12]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[19][14]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[20][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[21][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[22][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[23][12]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[24][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[25][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[26][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[27][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[28][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[29][11]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[30][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[31][8]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[32][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[33][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[34][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[35][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[36][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[37][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[38][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[39][9]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[40][8]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[41][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[42][13]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[43][8]                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[44][12]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[45][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[46][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[47][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[48][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[49][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[50][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[51][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[52][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[53][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[54][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[55][10]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[56][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[57][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[58][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[59][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[60][15]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[61][14]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[62][13]                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|data_ram[63][9]                                                                                                                                                                                                                                                                                                      ;
; 64:1               ; 25 bits   ; 1050 LEs      ; 1050 LEs             ; 0 LEs                  ; No         ; |task5|t1c_riscv_cpu:inst|data_mem:datamem|Mux2079                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[27]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[11]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[12]                                                                                                                                                                                                                                                                                      ;
; 22:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux23                                                                                                                                                                                                                                                                                             ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux14                                                                                                                                                                                                                                                                                             ;
; 23:1               ; 4 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux27                                                                                                                                                                                                                                                                                             ;
; 24:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux7                                                                                                                                                                                                                                                                                              ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux29                                                                                                                                                                                                                                                                                             ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux3                                                                                                                                                                                                                                                                                              ;
; 70:1               ; 2 bits    ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[0]                                                                                                                                                                                                                                                                                       ;
; 71:1               ; 5 bits    ; 235 LEs       ; 230 LEs              ; 5 LEs                  ; No         ; |task5|t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[3]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |task5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |task5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:pcmux ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:jalrmux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reg_file:rf ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:auipcAdder ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|instr_mem:instrmem ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                            ;
; MEM_SIZE       ; 512   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t1c_riscv_cpu:inst|data_mem:datamem ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                          ;
; MEM_SIZE       ; 64    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_controller:inst2 ;
+------------------+-------+----------------------------------------+
; Parameter Name   ; Value ; Type                                   ;
+------------------+-------+----------------------------------------+
; IDLE             ; 000   ; Unsigned Binary                        ;
; WRITE_SP         ; 001   ; Unsigned Binary                        ;
; WRITE_EP         ; 010   ; Unsigned Binary                        ;
; WRITE_NODE_POINT ; 011   ; Unsigned Binary                        ;
; WRITE_CPU_DONE   ; 100   ; Unsigned Binary                        ;
; STOP             ; 101   ; Unsigned Binary                        ;
+------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 864                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; d1[11..0] ; Input ; Info     ; Stuck at GND                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:auipcAdder" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; a[11..0] ; Input ; Info     ; Stuck at GND                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                              ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                              ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Jump ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 281                 ; 281              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 283                         ;
; cycloneiii_ff         ; 3182                        ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 3122                        ;
;     ENA CLR           ; 2                           ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 4947                        ;
;     arith             ; 172                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 143                         ;
;     normal            ; 4775                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 314                         ;
;         4 data inputs ; 4349                        ;
;                       ;                             ;
; Max LUT depth         ; 34.00                       ;
; Average LUT depth     ; 22.94                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 1489                                                   ;
; cycloneiii_ff         ; 3648                                                   ;
;     CLR               ; 315                                                    ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 900                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 13                                                     ;
;     plain             ; 2273                                                   ;
; cycloneiii_lcell_comb ; 1235                                                   ;
;     arith             ; 70                                                     ;
;         2 data inputs ; 69                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 1165                                                   ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 22                                                     ;
;         3 data inputs ; 358                                                    ;
;         4 data inputs ; 774                                                    ;
; cycloneiii_ram_block  ; 281                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.44                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 124                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 116                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.86                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:21     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                       ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                   ; Details ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+
; cpu_controller:inst2|node_1[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[0]                      ; N/A     ;
; cpu_controller:inst2|node_1[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[0]                      ; N/A     ;
; cpu_controller:inst2|node_1[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[1]                      ; N/A     ;
; cpu_controller:inst2|node_1[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[1]                      ; N/A     ;
; cpu_controller:inst2|node_1[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[2]                      ; N/A     ;
; cpu_controller:inst2|node_1[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[2]                      ; N/A     ;
; cpu_controller:inst2|node_1[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[3]                      ; N/A     ;
; cpu_controller:inst2|node_1[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[3]                      ; N/A     ;
; cpu_controller:inst2|node_1[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[4]                      ; N/A     ;
; cpu_controller:inst2|node_1[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_1[4]                      ; N/A     ;
; cpu_controller:inst2|node_2[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[0]                      ; N/A     ;
; cpu_controller:inst2|node_2[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[0]                      ; N/A     ;
; cpu_controller:inst2|node_2[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[1]                      ; N/A     ;
; cpu_controller:inst2|node_2[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[1]                      ; N/A     ;
; cpu_controller:inst2|node_2[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[2]                      ; N/A     ;
; cpu_controller:inst2|node_2[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[2]                      ; N/A     ;
; cpu_controller:inst2|node_2[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[3]                      ; N/A     ;
; cpu_controller:inst2|node_2[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[3]                      ; N/A     ;
; cpu_controller:inst2|node_2[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[4]                      ; N/A     ;
; cpu_controller:inst2|node_2[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_2[4]                      ; N/A     ;
; cpu_controller:inst2|node_3[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[0]                      ; N/A     ;
; cpu_controller:inst2|node_3[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[0]                      ; N/A     ;
; cpu_controller:inst2|node_3[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[1]                      ; N/A     ;
; cpu_controller:inst2|node_3[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[1]                      ; N/A     ;
; cpu_controller:inst2|node_3[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[2]                      ; N/A     ;
; cpu_controller:inst2|node_3[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[2]                      ; N/A     ;
; cpu_controller:inst2|node_3[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[3]                      ; N/A     ;
; cpu_controller:inst2|node_3[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[3]                      ; N/A     ;
; cpu_controller:inst2|node_3[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[4]                      ; N/A     ;
; cpu_controller:inst2|node_3[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_3[4]                      ; N/A     ;
; cpu_controller:inst2|node_4[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[0]                      ; N/A     ;
; cpu_controller:inst2|node_4[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[0]                      ; N/A     ;
; cpu_controller:inst2|node_4[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[1]                      ; N/A     ;
; cpu_controller:inst2|node_4[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[1]                      ; N/A     ;
; cpu_controller:inst2|node_4[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[2]                      ; N/A     ;
; cpu_controller:inst2|node_4[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[2]                      ; N/A     ;
; cpu_controller:inst2|node_4[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[3]                      ; N/A     ;
; cpu_controller:inst2|node_4[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[3]                      ; N/A     ;
; cpu_controller:inst2|node_4[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[4]                      ; N/A     ;
; cpu_controller:inst2|node_4[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_4[4]                      ; N/A     ;
; cpu_controller:inst2|node_5[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[0]                      ; N/A     ;
; cpu_controller:inst2|node_5[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[0]                      ; N/A     ;
; cpu_controller:inst2|node_5[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[1]                      ; N/A     ;
; cpu_controller:inst2|node_5[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[1]                      ; N/A     ;
; cpu_controller:inst2|node_5[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[2]                      ; N/A     ;
; cpu_controller:inst2|node_5[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[2]                      ; N/A     ;
; cpu_controller:inst2|node_5[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[3]                      ; N/A     ;
; cpu_controller:inst2|node_5[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[3]                      ; N/A     ;
; cpu_controller:inst2|node_5[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[4]                      ; N/A     ;
; cpu_controller:inst2|node_5[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_controller:inst2|node_5[4]                      ; N/A     ;
; frequency_scaler:inst1|clk_3125MHz                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frequency_scaler:inst1|clk_3125MHz                  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[0][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[1][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[2][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[3][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[4][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[5][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[6][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][0]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][10] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][11] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][12] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][13] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][14] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][15] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][16] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][17] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][18] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][19] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][1]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][20] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][21] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][22] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][23] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][24] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][25] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][26] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][27] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][28] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][29] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][2]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][30] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][31] ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][3]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][4]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][5]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][6]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][7]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][8]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][9]  ; N/A     ;
; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; t1c_riscv_cpu:inst|data_mem:datamem|data_ram[7][9]  ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 07 17:08:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v
    Info (12023): Found entity 1: t1c_riscv_cpu File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reset_ff.v
    Info (12023): Found entity 1: reset_ff File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reset_ff.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/main_decoder.v
    Info (12023): Found entity 1: main_decoder File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/main_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/imm_extend.v
    Info (12023): Found entity 1: imm_extend File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/imm_extend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v
    Info (12023): Found entity 1: alu_decoder File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/adder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file frequency_scaler.v
    Info (12023): Found entity 1: frequency_scaler File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/frequency_scaler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file task5.bdf
    Info (12023): Found entity 1: task5
Info (12021): Found 1 design units, including 1 entities, in source file cpu_controller.v
    Info (12023): Found entity 1: cpu_controller File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at riscv_cpu.v(19): created implicit net for "PCSrc" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v Line: 19
Info (12127): Elaborating entity "task5" for the top level hierarchy
Info (12128): Elaborating entity "t1c_riscv_cpu" for hierarchy "t1c_riscv_cpu:inst"
Warning (10230): Verilog HDL assignment warning at t1c_riscv_cpu.v(25): truncated value with size 32 to match size of target (1) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v Line: 25
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v Line: 20
Info (12128): Elaborating entity "controller" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v Line: 20
Info (12128): Elaborating entity "main_decoder" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c|main_decoder:md" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v Line: 21
Info (12128): Elaborating entity "alu_decoder" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|controller:c|alu_decoder:ad" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v Line: 23
Info (12128): Elaborating entity "datapath" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v Line: 24
Info (12128): Elaborating entity "mux2" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux2:pcmux" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 23
Info (12128): Elaborating entity "reset_ff" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reset_ff:pcreg" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 26
Info (12128): Elaborating entity "adder" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 27
Info (12128): Elaborating entity "reg_file" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reg_file:rf" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 30
Info (12128): Elaborating entity "imm_extend" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|imm_extend:ext" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 31
Info (12128): Elaborating entity "alu" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|alu:alu" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 35
Info (12128): Elaborating entity "mux4" for hierarchy "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v Line: 40
Info (12128): Elaborating entity "instr_mem" for hierarchy "t1c_riscv_cpu:inst|instr_mem:instrmem" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v Line: 21
Warning (10850): Verilog HDL warning at instr_mem.v(14): number of words (256) in memory file does not match the number of elements in the address range [0:511] File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v Line: 14
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v Line: 10
Info (12128): Elaborating entity "data_mem" for hierarchy "t1c_riscv_cpu:inst|data_mem:datamem" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v Line: 22
Warning (10230): Verilog HDL assignment warning at data_mem.v(58): truncated value with size 40 to match size of target (32) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v Line: 58
Warning (10230): Verilog HDL assignment warning at data_mem.v(59): truncated value with size 40 to match size of target (32) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v Line: 59
Info (12128): Elaborating entity "frequency_scaler" for hierarchy "frequency_scaler:inst1"
Info (12128): Elaborating entity "cpu_controller" for hierarchy "cpu_controller:inst2"
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(118): truncated value with size 32 to match size of target (4) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 118
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(122): truncated value with size 32 to match size of target (5) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 122
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(123): truncated value with size 32 to match size of target (5) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 123
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(124): truncated value with size 32 to match size of target (5) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 124
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(125): truncated value with size 32 to match size of target (5) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 125
Warning (10230): Verilog HDL assignment warning at cpu_controller.v(126): truncated value with size 32 to match size of target (5) File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d824.tdf
    Info (12023): Found entity 1: altsyncram_d824 File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/altsyncram_d824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf
    Info (12023): Found entity 1: cntr_8ii File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_8ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.02.07.17:08:17 Progress: Loading sld5346809f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "t1c_riscv_cpu:inst|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr" is uninferred due to asynchronous read logic File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v Line: 12
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 595 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12653 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 12366 logic cells
    Info (21064): Implemented 281 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4950 megabytes
    Info: Processing ended: Fri Feb 07 17:08:53 2025
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg.


