--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1086 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.492ns.
--------------------------------------------------------------------------------

Paths for end point BPD/count_22 (SLICE_X15Y32.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_3 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.605 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_3 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   BPD/count<6>
                                                       BPD/count_3
    SLICE_X17Y28.A1      net (fanout=2)        0.794   BPD/count<3>
    SLICE_X17Y28.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X16Y30.A3      net (fanout=3)        0.637   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X16Y30.A       Tilo                  0.203   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y32.B4      net (fanout=12)       0.829   BPD/Mcount_count_val261
    SLICE_X15Y32.CLK     Tas                   0.322   BPD/count<24>
                                                       BPD/count_22_rstpot
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.175ns logic, 2.260ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_0 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.605 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_0 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_0
    SLICE_X17Y28.A2      net (fanout=2)        0.614   BPD/count<0>
    SLICE_X17Y28.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X16Y30.A3      net (fanout=3)        0.637   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X16Y30.A       Tilo                  0.203   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y32.B4      net (fanout=12)       0.829   BPD/Mcount_count_val261
    SLICE_X15Y32.CLK     Tas                   0.322   BPD/count<24>
                                                       BPD/count_22_rstpot
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.231ns logic, 2.080ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_11 (FF)
  Destination:          BPD/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.605 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_11 to BPD/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.447   BPD/count<13>
                                                       BPD/count_11
    SLICE_X16Y29.D1      net (fanout=2)        0.656   BPD/count<11>
    SLICE_X16Y29.D       Tilo                  0.203   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X16Y30.A1      net (fanout=3)        0.645   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X16Y30.A       Tilo                  0.203   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y32.B4      net (fanout=12)       0.829   BPD/Mcount_count_val261
    SLICE_X15Y32.CLK     Tas                   0.322   BPD/count<24>
                                                       BPD/count_22_rstpot
                                                       BPD/count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.175ns logic, 2.130ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_21 (SLICE_X15Y32.A3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_3 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.605 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_3 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   BPD/count<6>
                                                       BPD/count_3
    SLICE_X17Y28.A1      net (fanout=2)        0.794   BPD/count<3>
    SLICE_X17Y28.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X16Y30.A3      net (fanout=3)        0.637   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X16Y30.A       Tilo                  0.203   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y32.A3      net (fanout=12)       0.793   BPD/Mcount_count_val261
    SLICE_X15Y32.CLK     Tas                   0.322   BPD/count<24>
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.175ns logic, 2.224ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_0 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.605 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_0 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_0
    SLICE_X17Y28.A2      net (fanout=2)        0.614   BPD/count<0>
    SLICE_X17Y28.A       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X16Y30.A3      net (fanout=3)        0.637   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X16Y30.A       Tilo                  0.203   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y32.A3      net (fanout=12)       0.793   BPD/Mcount_count_val261
    SLICE_X15Y32.CLK     Tas                   0.322   BPD/count<24>
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.231ns logic, 2.044ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_11 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.605 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_11 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.447   BPD/count<13>
                                                       BPD/count_11
    SLICE_X16Y29.D1      net (fanout=2)        0.656   BPD/count<11>
    SLICE_X16Y29.D       Tilo                  0.203   BPD/count<13>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>4
    SLICE_X16Y30.A1      net (fanout=3)        0.645   BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X16Y30.A       Tilo                  0.203   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X15Y32.A3      net (fanout=12)       0.793   BPD/Mcount_count_val261
    SLICE_X15Y32.CLK     Tas                   0.322   BPD/count<24>
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.175ns logic, 2.094ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_25 (SLICE_X16Y31.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_0 (FF)
  Destination:          BPD/count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_0 to BPD/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_0
    SLICE_X14Y27.A2      net (fanout=2)        0.617   BPD/count<0>
    SLICE_X14Y27.COUT    Topcya                0.395   BPD/Mcount_count_cy<3>
                                                       BPD/Mcount_count_lut<0>_INV_0
                                                       BPD/Mcount_count_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<7>
                                                       BPD/Mcount_count_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<11>
                                                       BPD/Mcount_count_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<15>
                                                       BPD/Mcount_count_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<19>
                                                       BPD/Mcount_count_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   BPD/Mcount_count_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<23>
                                                       BPD/Mcount_count_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<23>
    SLICE_X14Y33.BMUX    Tcinb                 0.260   Result<25>
                                                       BPD/Mcount_count_xor<25>
    SLICE_X16Y31.C1      net (fanout=1)        0.897   Result<25>
    SLICE_X16Y31.CLK     Tas                   0.289   BPD/count<25>
                                                       BPD/count_25_rstpot
                                                       BPD/count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.771ns logic, 1.637ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_2 (FF)
  Destination:          BPD/count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_2 to BPD/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_2
    SLICE_X14Y27.C2      net (fanout=2)        0.625   BPD/count<2>
    SLICE_X14Y27.COUT    Topcyc                0.295   BPD/Mcount_count_cy<3>
                                                       BPD/count<2>_rt
                                                       BPD/Mcount_count_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<7>
                                                       BPD/Mcount_count_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<11>
                                                       BPD/Mcount_count_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<15>
                                                       BPD/Mcount_count_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<19>
                                                       BPD/Mcount_count_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   BPD/Mcount_count_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<23>
                                                       BPD/Mcount_count_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<23>
    SLICE_X14Y33.BMUX    Tcinb                 0.260   Result<25>
                                                       BPD/Mcount_count_xor<25>
    SLICE_X16Y31.C1      net (fanout=1)        0.897   Result<25>
    SLICE_X16Y31.CLK     Tas                   0.289   BPD/count<25>
                                                       BPD/count_25_rstpot
                                                       BPD/count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.671ns logic, 1.645ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_1 (FF)
  Destination:          BPD/count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_1 to BPD/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_1
    SLICE_X14Y27.B4      net (fanout=2)        0.494   BPD/count<1>
    SLICE_X14Y27.COUT    Topcyb                0.375   BPD/Mcount_count_cy<3>
                                                       BPD/count<1>_rt
                                                       BPD/Mcount_count_cy<3>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<3>
    SLICE_X14Y28.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<7>
                                                       BPD/Mcount_count_cy<7>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<7>
    SLICE_X14Y29.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<11>
                                                       BPD/Mcount_count_cy<11>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<11>
    SLICE_X14Y30.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<15>
                                                       BPD/Mcount_count_cy<15>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<15>
    SLICE_X14Y31.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<19>
                                                       BPD/Mcount_count_cy<19>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   BPD/Mcount_count_cy<19>
    SLICE_X14Y32.COUT    Tbyp                  0.076   BPD/Mcount_count_cy<23>
                                                       BPD/Mcount_count_cy<23>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   BPD/Mcount_count_cy<23>
    SLICE_X14Y33.BMUX    Tcinb                 0.260   Result<25>
                                                       BPD/Mcount_count_xor<25>
    SLICE_X16Y31.C1      net (fanout=1)        0.897   Result<25>
    SLICE_X16Y31.CLK     Tas                   0.289   BPD/count<25>
                                                       BPD/count_25_rstpot
                                                       BPD/count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.751ns logic, 1.514ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point columnSelectorV2/out_gameboard_3 (SLICE_X14Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               columnSelectorV2/out_gameboard_3 (FF)
  Destination:          columnSelectorV2/out_gameboard_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: columnSelectorV2/out_gameboard_3 to columnSelectorV2/out_gameboard_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.200   columnSelectorV2/out_gameboard<3>
                                                       columnSelectorV2/out_gameboard_3
    SLICE_X14Y25.D6      net (fanout=3)        0.036   columnSelectorV2/out_gameboard<3>
    SLICE_X14Y25.CLK     Tah         (-Th)    -0.190   columnSelectorV2/out_gameboard<3>
                                                       columnSelectorV2/Mmux_n003511
                                                       columnSelectorV2/out_gameboard_3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point columnSelectorV2/out_gameboard_0 (SLICE_X14Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               columnSelectorV2/out_gameboard_0 (FF)
  Destination:          columnSelectorV2/out_gameboard_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: columnSelectorV2/out_gameboard_0 to columnSelectorV2/out_gameboard_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.200   columnSelectorV2/out_gameboard<3>
                                                       columnSelectorV2/out_gameboard_0
    SLICE_X14Y25.A6      net (fanout=3)        0.038   columnSelectorV2/out_gameboard<0>
    SLICE_X14Y25.CLK     Tah         (-Th)    -0.190   columnSelectorV2/out_gameboard<3>
                                                       columnSelectorV2/Mmux_n003811
                                                       columnSelectorV2/out_gameboard_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point columnSelectorV2/out_gameboard_12 (SLICE_X1Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               columnSelectorV2/out_gameboard_12 (FF)
  Destination:          columnSelectorV2/out_gameboard_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: columnSelectorV2/out_gameboard_12 to columnSelectorV2/out_gameboard_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y23.AQ       Tcko                  0.198   columnSelectorV2/out_gameboard<15>
                                                       columnSelectorV2/out_gameboard_12
    SLICE_X1Y23.A6       net (fanout=2)        0.023   columnSelectorV2/out_gameboard<12>
    SLICE_X1Y23.CLK      Tah         (-Th)    -0.215   columnSelectorV2/out_gameboard<15>
                                                       columnSelectorV2/Mmux_n002611
                                                       columnSelectorV2/out_gameboard_12
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: columnSelectorV2/out_gameboard<3>/CLK
  Logical resource: columnSelectorV2/out_gameboard_0/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: columnSelectorV2/out_gameboard<3>/CLK
  Logical resource: columnSelectorV2/out_gameboard_1/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.492|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1086 paths, 0 nets, and 161 connections

Design statistics:
   Minimum period:   3.492ns{1}   (Maximum frequency: 286.369MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 20 11:47:00 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



