## Project Title: Verifying the VeriRISC CPU

## Project Description:
This project was developed based on the labs from a SV Cadence certification. This is the integration lab for different modules to build a veriRISC CPU based on the design from below image:

![blocks diagram](main_design.png)

## Module Specifications:

### VeriRISC CPU Module:
<>
#### Parameters:
- <>


#### Inputs:
- <> : <>


#### Outputs:
- <> : <>


## Testbench Module:
<>
