Loading plugins phase: Elapsed time ==> 1s.544ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -d CY8C4125LQI-S433 -s E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.968ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.064ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design02.v
Program  :   D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -dcpsoc3 Design02.v -verilog
======================================================================

======================================================================
Compiling:  Design02.v
Program  :   D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -dcpsoc3 Design02.v -verilog
======================================================================

======================================================================
Compiling:  Design02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -dcpsoc3 -verilog Design02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 30 14:01:38 2019


======================================================================
Compiling:  Design02.v
Program  :   vpp
Options  :    -yv2 -q10 Design02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 30 14:01:38 2019

Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design02.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Design02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -dcpsoc3 -verilog Design02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 30 14:01:38 2019

Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\codegentemp\Design02.ctl'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\codegentemp\Design02.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Design02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -dcpsoc3 -verilog Design02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 30 14:01:39 2019

Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\codegentemp\Design02.ctl'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\codegentemp\Design02.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\
	\CapSense_1:Net_147\
	\CapSense_1:Net_146\
	\I2C_Slave:Net_1257\
	\I2C_Slave:uncfg_rx_irq\
	\I2C_Slave:Net_1099\
	\I2C_Slave:Net_1258\
	Net_285
	Net_294
	Net_295
	Net_296
	Net_297
	Net_298
	Net_299
	Net_300
	Net_302
	Net_305
	\I2C_1:Net_1257\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_1099\
	\I2C_1:Net_1258\
	Net_76
	Net_85
	Net_86
	Net_87
	Net_88
	Net_89
	Net_90
	Net_91
	Net_93
	Net_96


Deleted 32 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_SAR_Seq_1:Net_3106\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \ADC_SAR_Seq_1:Net_3105\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \ADC_SAR_Seq_1:Net_3104\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \ADC_SAR_Seq_1:Net_3103\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \ADC_SAR_Seq_1:Net_3235\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_95\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_94\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_93\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_92\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:tmpOE__Sns_net_4\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \CapSense_1:tmpOE__Sns_net_3\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \CapSense_1:tmpOE__Sns_net_2\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \CapSense_1:tmpOE__Sns_net_1\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \CapSense_1:tmpOE__Sns_net_0\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing zero to \ADC_SAR_Seq_1:Net_3107\
Aliasing one to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \CapSense_1:Net_57\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_56\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_55\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_54\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_44\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_46\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_47\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:Net_48\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \CapSense_1:tmpOE__Cmod_net_0\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \I2C_Slave:select_s_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_Slave:rx_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_Slave:sclk_s_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_Slave:mosi_s_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_Slave:miso_m_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_Slave:tmpOE__sda_net_0\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \I2C_Slave:tmpOE__scl_net_0\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \I2C_Slave:cts_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_1:select_s_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_1:rx_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_1:sclk_s_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_1:mosi_s_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_1:miso_m_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \I2C_1:tmpOE__sda_net_0\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \I2C_1:tmpOE__scl_net_0\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \I2C_1:cts_wire\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \Timer_1:Net_75\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \Timer_1:Net_69\ to \CapSense_1:tmpOE__Sns_net_5\
Aliasing \Timer_1:Net_66\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \Timer_1:Net_82\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing \Timer_1:Net_72\ to \ADC_SAR_Seq_1:Net_3107\
Aliasing tmpOE__ADC_net_0 to \CapSense_1:tmpOE__Sns_net_5\
Aliasing tmpOE__VolPlus_in_net_0 to \CapSense_1:tmpOE__Sns_net_5\
Aliasing tmpOE__Mute_in_net_0 to \CapSense_1:tmpOE__Sns_net_5\
Aliasing tmpOE__VolReduce_in_net_0 to \CapSense_1:tmpOE__Sns_net_5\
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[72] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[73] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[74] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[75] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[117] = \ADC_SAR_Seq_1:Net_1845\[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[139] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[140] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[141] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \CapSense_1:Net_95\[233] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \CapSense_1:Net_94\[234] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \CapSense_1:Net_93\[238] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \CapSense_1:Net_92\[258] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_4\[262] = \CapSense_1:tmpOE__Sns_net_5\[261]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_3\[263] = \CapSense_1:tmpOE__Sns_net_5\[261]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_2\[264] = \CapSense_1:tmpOE__Sns_net_5\[261]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_1\[265] = \CapSense_1:tmpOE__Sns_net_5\[261]
Removing Lhs of wire \CapSense_1:tmpOE__Sns_net_0\[266] = \CapSense_1:tmpOE__Sns_net_5\[261]
Removing Rhs of wire zero[267] = \ADC_SAR_Seq_1:Net_3107\[71]
Removing Rhs of wire one[281] = \CapSense_1:tmpOE__Sns_net_5\[261]
Removing Lhs of wire \CapSense_1:Net_57\[286] = zero[267]
Removing Lhs of wire \CapSense_1:Net_56\[287] = zero[267]
Removing Lhs of wire \CapSense_1:Net_55\[288] = zero[267]
Removing Lhs of wire \CapSense_1:Net_54\[289] = zero[267]
Removing Lhs of wire \CapSense_1:Net_44\[292] = zero[267]
Removing Lhs of wire \CapSense_1:Net_46\[293] = zero[267]
Removing Lhs of wire \CapSense_1:Net_47\[294] = zero[267]
Removing Lhs of wire \CapSense_1:Net_48\[295] = zero[267]
Removing Lhs of wire \CapSense_1:tmpOE__Cmod_net_0\[297] = one[281]
Removing Lhs of wire \I2C_Slave:select_s_wire\[309] = zero[267]
Removing Lhs of wire \I2C_Slave:rx_wire\[310] = zero[267]
Removing Lhs of wire \I2C_Slave:Net_1170\[313] = \I2C_Slave:Net_847\[308]
Removing Lhs of wire \I2C_Slave:sclk_s_wire\[314] = zero[267]
Removing Lhs of wire \I2C_Slave:mosi_s_wire\[315] = zero[267]
Removing Lhs of wire \I2C_Slave:miso_m_wire\[316] = zero[267]
Removing Lhs of wire \I2C_Slave:tmpOE__sda_net_0\[318] = one[281]
Removing Lhs of wire \I2C_Slave:tmpOE__scl_net_0\[324] = one[281]
Removing Lhs of wire \I2C_Slave:cts_wire\[333] = zero[267]
Removing Lhs of wire \I2C_1:select_s_wire\[359] = zero[267]
Removing Lhs of wire \I2C_1:rx_wire\[360] = zero[267]
Removing Lhs of wire \I2C_1:Net_1170\[363] = \I2C_1:Net_847\[358]
Removing Lhs of wire \I2C_1:sclk_s_wire\[364] = zero[267]
Removing Lhs of wire \I2C_1:mosi_s_wire\[365] = zero[267]
Removing Lhs of wire \I2C_1:miso_m_wire\[366] = zero[267]
Removing Lhs of wire \I2C_1:tmpOE__sda_net_0\[368] = one[281]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[374] = one[281]
Removing Lhs of wire \I2C_1:cts_wire\[383] = zero[267]
Removing Lhs of wire \Timer_1:Net_81\[408] = Net_165[420]
Removing Lhs of wire \Timer_1:Net_75\[409] = zero[267]
Removing Lhs of wire \Timer_1:Net_69\[410] = one[281]
Removing Lhs of wire \Timer_1:Net_66\[411] = zero[267]
Removing Lhs of wire \Timer_1:Net_82\[412] = zero[267]
Removing Lhs of wire \Timer_1:Net_72\[413] = zero[267]
Removing Lhs of wire tmpOE__ADC_net_0[424] = one[281]
Removing Lhs of wire tmpOE__VolPlus_in_net_0[430] = one[281]
Removing Lhs of wire tmpOE__Mute_in_net_0[436] = one[281]
Removing Lhs of wire tmpOE__VolReduce_in_net_0[442] = one[281]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : D:\cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -dcpsoc3 Design02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.901ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 30 December 2019 14:01:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\weiwancheng\E300-77\two\33333\Workspace01\Design02.cydsn\Design02.cyprj -d CY8C4125LQI-S433 Design02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 3: Automatic-assigning  clock 'CapSense_1_ModClk'. Signal=\CapSense_1:Net_1423_ff3\
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_Slave_SCBCLK'. Signal=\I2C_Slave:Net_847_ff1\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clock_1'. Signal=Net_165_ff4
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff12\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \CapSense_1:Sns(0)\
        Attributes:
            Alias: OK_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(0)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(1)\
        Attributes:
            Alias: Down_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(1)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(2)\
        Attributes:
            Alias: SeekReduce_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(2)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(3)\
        Attributes:
            Alias: SeekPlus_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(3)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(4)\
        Attributes:
            Alias: Up_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(4)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Sns(5)\
        Attributes:
            Alias: Ret_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Sns(5)\__PA ,
            analog_term => \CapSense_1:Net_2_0\ ,
            pad => \CapSense_1:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:Cmod(0)\__PA ,
            analog_term => \CapSense_1:dedicated_io_bus_0\ ,
            pad => \CapSense_1:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_Slave:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Slave:sda(0)\__PA ,
            fb => Net_304 ,
            pad => \I2C_Slave:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_Slave:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Slave:scl(0)\__PA ,
            fb => Net_303 ,
            pad => \I2C_Slave:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => Net_95 ,
            pad => \I2C_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => Net_94 ,
            pad => \I2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC(0)__PA ,
            analog_term => Net_234 ,
            pad => ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VolPlus_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VolPlus_in(0)__PA ,
            pad => VolPlus_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mute_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mute_in(0)__PA ,
            pad => Mute_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VolReduce_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VolReduce_in(0)__PA ,
            pad => VolReduce_in(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CapSense_1:ISR\
        PORT MAP (
            interrupt => \CapSense_1:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Slave:SCB_IRQ\
        PORT MAP (
            interrupt => Net_286 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_77 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    5 :   15 :   20 : 25.00 %
IO                            :   17 :   17 :   34 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    1 :    4 :    5 : 20.00 %
Smart IO Ports                :    0 :    2 :    2 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.024ms
Tech Mapping phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\CapSense_1:Sns(0)\                 : [IOP=(0)][IoId=(6)]                
\CapSense_1:Sns(1)\                 : [IOP=(0)][IoId=(5)]                
\CapSense_1:Sns(2)\                 : [IOP=(0)][IoId=(4)]                
\CapSense_1:Sns(3)\                 : [IOP=(0)][IoId=(3)]                
\CapSense_1:Sns(4)\                 : [IOP=(0)][IoId=(2)]                
\CapSense_1:Sns(5)\                 : [IOP=(0)][IoId=(1)]                
\CapSense_1:Cmod(0)\                : [IOP=(4)][IoId=(2)]                
\I2C_Slave:sda(0)\                  : [IOP=(1)][IoId=(3)]                
\I2C_Slave:scl(0)\                  : [IOP=(1)][IoId=(2)]                
\I2C_1:sda(0)\                      : [IOP=(3)][IoId=(1)]                
\I2C_1:scl(0)\                      : [IOP=(3)][IoId=(0)]                
ADC(0)                              : [IOP=(2)][IoId=(6)]                
VolPlus_in(0)                       : [IOP=(3)][IoId=(4)]                
Mute_in(0)                          : [IOP=(3)][IoId=(6)]                
VolReduce_in(0)                     : [IOP=(4)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ADC_SAR_Seq_1:cy_psoc4_sar\        : SARADC_[FFB(SARADC,0)]             
\CapSense_1:CSD\                    : CSD_[FFB(CSD,0)]                   
\I2C_Slave:SCB\                     : SCB_[FFB(SCB,2)]                   
\I2C_1:SCB\                         : SCB_[FFB(SCB,1)]                   
\CapSense_1:IDACMod\                : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense_1:IDACComp\               : CSIDAC7_[FFB(CSIDAC7,1)]           
\Timer_1:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1248311s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0138632 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_234 {
    p2_6
    PASS0_SARMUX0_sw6
    PASS0_sarmux_vplus
  }
  Net: \ADC_SAR_Seq_1:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_1\ {
  }
  Net: \CapSense_1:Net_150\ {
  }
  Net: \CapSense_1:Net_2_0\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
    P0_P44
    p0_4
    P0_P41
    p0_1
    P0_P42
    p0_2
    P0_P43
    p0_3
    P0_P45
    p0_5
    P0_P46
    p0_6
    idac1_out
    IAIB
    idac0_out
    swhv_3
    P4_P42
    p4_2
  }
}
Map of item to net {
  p2_6                                             -> Net_234
  PASS0_SARMUX0_sw6                                -> Net_234
  PASS0_sarmux_vplus                               -> Net_234
  CSD0_sense_internal                              -> \CapSense_1:Net_2_0\
  swh_7                                            -> \CapSense_1:Net_2_0\
  sense0                                           -> \CapSense_1:Net_2_0\
  BYA                                              -> \CapSense_1:Net_2_0\
  amuxbusa_csd                                     -> \CapSense_1:Net_2_0\
  P0_P44                                           -> \CapSense_1:Net_2_0\
  p0_4                                             -> \CapSense_1:Net_2_0\
  P0_P41                                           -> \CapSense_1:Net_2_0\
  p0_1                                             -> \CapSense_1:Net_2_0\
  P0_P42                                           -> \CapSense_1:Net_2_0\
  p0_2                                             -> \CapSense_1:Net_2_0\
  P0_P43                                           -> \CapSense_1:Net_2_0\
  p0_3                                             -> \CapSense_1:Net_2_0\
  P0_P45                                           -> \CapSense_1:Net_2_0\
  p0_5                                             -> \CapSense_1:Net_2_0\
  P0_P46                                           -> \CapSense_1:Net_2_0\
  p0_6                                             -> \CapSense_1:Net_2_0\
  idac1_out                                        -> \CapSense_1:Net_2_0\
  IAIB                                             -> \CapSense_1:Net_2_0\
  idac0_out                                        -> \CapSense_1:Net_2_0\
  swhv_3                                           -> \CapSense_1:Net_2_0\
  P4_P42                                           -> \CapSense_1:Net_2_0\
  p4_2                                             -> \CapSense_1:Net_2_0\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_77 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\I2C_Slave:SCB_IRQ\
        PORT MAP (
            interrupt => Net_286 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =\CapSense_1:ISR\
        PORT MAP (
            interrupt => \CapSense_1:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = \CapSense_1:Sns(5)\
    Attributes:
        Alias: Ret_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(5)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Sns(4)\
    Attributes:
        Alias: Up_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(4)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_1:Sns(3)\
    Attributes:
        Alias: SeekPlus_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(3)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense_1:Sns(2)\
    Attributes:
        Alias: SeekReduce_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(2)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:Sns(1)\
    Attributes:
        Alias: Down_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(1)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:Sns(0)\
    Attributes:
        Alias: OK_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Sns(0)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Sns(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = \I2C_Slave:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Slave:scl(0)\__PA ,
        fb => Net_303 ,
        pad => \I2C_Slave:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \I2C_Slave:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Slave:sda(0)\__PA ,
        fb => Net_304 ,
        pad => \I2C_Slave:sda(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC(0)__PA ,
        analog_term => Net_234 ,
        pad => ADC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => Net_94 ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => Net_95 ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VolPlus_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VolPlus_in(0)__PA ,
        pad => VolPlus_in(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Mute_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mute_in(0)__PA ,
        pad => Mute_in(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = VolReduce_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VolReduce_in(0)__PA ,
        pad => VolReduce_in(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_1:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:Cmod(0)\__PA ,
        analog_term => \CapSense_1:Net_2_0\ ,
        pad => \CapSense_1:Cmod(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_3 => \CapSense_1:Net_1423_ff3\ ,
            ff_div_0 => \I2C_1:Net_847_ff0\ ,
            ff_div_1 => \I2C_Slave:Net_847_ff1\ ,
            ff_div_4 => Net_165_ff4 ,
            ff_div_12 => \ADC_SAR_Seq_1:Net_1845_ff12\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_847_ff0\ ,
            interrupt => Net_77 ,
            uart_tx => \I2C_1:tx_wire\ ,
            uart_rts => \I2C_1:rts_wire\ ,
            mosi_m => \I2C_1:mosi_m_wire\ ,
            select_m_3 => \I2C_1:select_m_wire_3\ ,
            select_m_2 => \I2C_1:select_m_wire_2\ ,
            select_m_1 => \I2C_1:select_m_wire_1\ ,
            select_m_0 => \I2C_1:select_m_wire_0\ ,
            sclk_m => \I2C_1:sclk_m_wire\ ,
            miso_s => \I2C_1:miso_s_wire\ ,
            i2c_scl => Net_94 ,
            i2c_sda => Net_95 ,
            tr_tx_req => Net_80 ,
            tr_rx_req => Net_79 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\I2C_Slave:SCB\
        PORT MAP (
            clock => \I2C_Slave:Net_847_ff1\ ,
            interrupt => Net_286 ,
            uart_tx => \I2C_Slave:tx_wire\ ,
            uart_rts => \I2C_Slave:rts_wire\ ,
            mosi_m => \I2C_Slave:mosi_m_wire\ ,
            select_m_3 => \I2C_Slave:select_m_wire_3\ ,
            select_m_2 => \I2C_Slave:select_m_wire_2\ ,
            select_m_1 => \I2C_Slave:select_m_wire_1\ ,
            select_m_0 => \I2C_Slave:select_m_wire_0\ ,
            sclk_m => \I2C_Slave:sclk_m_wire\ ,
            miso_s => \I2C_Slave:miso_s_wire\ ,
            i2c_scl => Net_303 ,
            i2c_sda => Net_304 ,
            tr_tx_req => Net_289 ,
            tr_rx_req => Net_288 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense_1:CSD\
        PORT MAP (
            source => \CapSense_1:Net_2_0\ ,
            shield => \CapSense_1:Net_122\ ,
            csh => \CapSense_1:Net_84\ ,
            cmod => \CapSense_1:Net_86\ ,
            shield_pad => \CapSense_1:Net_15\ ,
            vref_ext => \CapSense_1:Net_150\ ,
            sense_out => \CapSense_1:Net_317\ ,
            sample_out => \CapSense_1:Net_316\ ,
            dsi_csh_tank => \CapSense_1:Net_323\ ,
            dsi_cmod => \CapSense_1:Net_322\ ,
            dsi_hscmp => \CapSense_1:Net_321\ ,
            dsi_sampling => \CapSense_1:Net_318\ ,
            dsi_adc_on => \CapSense_1:Net_319\ ,
            tr_adc_done => \CapSense_1:Net_354\ ,
            dsi_count_15 => \CapSense_1:Net_320_15\ ,
            dsi_count_14 => \CapSense_1:Net_320_14\ ,
            dsi_count_13 => \CapSense_1:Net_320_13\ ,
            dsi_count_12 => \CapSense_1:Net_320_12\ ,
            dsi_count_11 => \CapSense_1:Net_320_11\ ,
            dsi_count_10 => \CapSense_1:Net_320_10\ ,
            dsi_count_9 => \CapSense_1:Net_320_9\ ,
            dsi_count_8 => \CapSense_1:Net_320_8\ ,
            dsi_count_7 => \CapSense_1:Net_320_7\ ,
            dsi_count_6 => \CapSense_1:Net_320_6\ ,
            dsi_count_5 => \CapSense_1:Net_320_5\ ,
            dsi_count_4 => \CapSense_1:Net_320_4\ ,
            dsi_count_3 => \CapSense_1:Net_320_3\ ,
            dsi_count_2 => \CapSense_1:Net_320_2\ ,
            dsi_count_1 => \CapSense_1:Net_320_1\ ,
            dsi_count_0 => \CapSense_1:Net_320_0\ ,
            clk => \CapSense_1:Net_1423_ff3\ ,
            irq => \CapSense_1:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 6
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense_1:IDACMod\
        PORT MAP (
            iout => \CapSense_1:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense_1:IDACComp\
        PORT MAP (
            iout => \CapSense_1:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_165_ff4 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_117 ,
            tr_overflow => Net_116 ,
            tr_compare_match => Net_118 ,
            line => Net_119 ,
            line_compl => Net_120 ,
            interrupt => Net_115 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_234 ,
            vminus => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
            vref => \ADC_SAR_Seq_1:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_3225\ ,
            clock => \ADC_SAR_Seq_1:Net_1845_ff12\ ,
            sample_done => Net_224 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
            tr_sar_out => Net_225 ,
            irq => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(5)\ | Analog(\CapSense_1:Net_2_0\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(4)\ | Analog(\CapSense_1:Net_2_0\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(3)\ | Analog(\CapSense_1:Net_2_0\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(2)\ | Analog(\CapSense_1:Net_2_0\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(1)\ | Analog(\CapSense_1:Net_2_0\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_1:Sns(0)\ | Analog(\CapSense_1:Net_2_0\)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   1 |   2 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_Slave:scl(0)\ | FB(Net_303)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_Slave:sda(0)\ | FB(Net_304)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   2 |   6 |     * |      NONE |      HI_Z_ANALOG |               ADC(0) | Analog(Net_234)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |       \I2C_1:scl(0)\ | FB(Net_94)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |       \I2C_1:sda(0)\ | FB(Net_95)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |        VolPlus_in(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Mute_in(0) | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |      VolReduce_in(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_1:Cmod(0)\ | Analog(\CapSense_1:Net_2_0\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.730ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/10/route_arch-rrg.cydata" --vh2-path "Design02_r.vh2" --pcf-path "Design02.pco" --des-name "Design02" --dsf-path "Design02.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.519ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4125LQI-S433
Static timing analysis phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.994ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.995ms
API generation phase: Elapsed time ==> 4s.722ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.001ms
