<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_1_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_processing_system7_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_pulp_control_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_axi_pulp_control_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_emu_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_axi_gpio_emu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_jtag_emu_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_axi_jtag_emu_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_emu_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_50M_0_synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/design_1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_processing_system7_0_1_synth_1"/>
		<Parent Id="design_1_axi_pulp_control_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_emu_0_synth_1"/>
		<Parent Id="design_1_axi_jtag_emu_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_processing_system7_0_1_synth_1"/>
		<Parent Id="design_1_axi_pulp_control_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_emu_0_synth_1"/>
		<Parent Id="design_1_axi_jtag_emu_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

