{
    "DESIGN_NAME": "reciprocal",
    "VERILOG_FILES": "dir::src/rtl/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 200",
    "PL_TARGET_DENSITY": 0.65,
    "GRT_OVERFLOW_ITERS": 100
}
