==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'parta/matrixmath.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@E [SYNCHK-91] Port 'C' (parta/matrixmath.c:4) of function 'MAT_Multiply' cannot be set to a FIFO 
               as it has both write (parta/matrixmath.c:20:10) and read (parta/matrixmath.c:20:10) operations.
@I [SYNCHK-10] 1 error(s), 0 warning(s).
@E [HLS-70] Synthesizability check failed.
@I [HLS-111] Elapsed time: 0.425144 seconds; current memory usage: 40.6 MB.
command 'ap_source' returned error code
    while executing
"source /home/parallels/source_code/ECE_527_MP/mp3/parta/solution3_fifo_unoptimized/csynth.tcl"
    invoked from within
"hls::main /home/parallels/source_code/ECE_527_MP/mp3/parta/solution3_fifo_unoptimized/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [HLS-112] Total elapsed time: 1.610 seconds; peak memory usage: 40.6 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
