// Seed: 1970902554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_3 = 1;
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 ();
  reg id_1 = id_1;
  always @(1) begin
    id_1 <= 1;
  end
  wire id_2;
  tri0 id_3 = 1;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2
  );
endmodule
module module_2;
  wire id_2 = id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
