module top_module(
  output reg out);

  always @(out)
    out = 1'b0;

endmodule
