# Lecture 4 :- General Timing Charecterization Parameters

## Timing Characterization

### Timing Threshold definitions

1. slew_low_rise_threshold

<img width="1060" alt="Screenshot 2024-08-04 at 7 52 49 PM" src="https://github.com/user-attachments/assets/4e212014-8051-414d-80c7-1dcc010a023a">

source :- VLSI System Design


2. slew_high_rise_threshold

<img width="1119" alt="Screenshot 2024-08-04 at 7 53 59 PM" src="https://github.com/user-attachments/assets/04faa935-ee70-4b08-8cd5-1ca9dfd1dadc">


source :- VLSI System Design


3. slew_low_fall_threshold

<img width="573" alt="Screenshot 2024-08-04 at 7 54 17 PM" src="https://github.com/user-attachments/assets/e38d68de-e776-46b6-86fa-95641760b6d5">

source :- VLSI System Design


4. slew_low_fall_threshold

<img width="1055" alt="Screenshot 2024-08-04 at 7 54 35 PM" src="https://github.com/user-attachments/assets/f680a11e-5040-439c-8f51-b752d42f9d1a">

source :- VLSI System Design


5. in_rise_threshold
Input rising Signals

<img width="1129" alt="Screenshot 2024-08-04 at 7 54 55 PM" src="https://github.com/user-attachments/assets/9d899950-3c2d-44a3-a4fc-e566f60e34bd">

source :- VLSI System Design


6. in_fall_threshold
Input falling Signals

<img width="1161" alt="Screenshot 2024-08-04 at 7 55 52 PM" src="https://github.com/user-attachments/assets/f3e113de-66cd-4639-a37e-de12f843c42c">

source :- VLSI System Design


7. out_rise_Threshold

for the output signal

<img width="978" alt="Screenshot 2024-08-04 at 7 50 52 PM" src="https://github.com/user-attachments/assets/e13b7411-90b9-42cb-9d55-3f73e554e9fb">

source :- VLSI System Design


8. out_fall_threshold

For the output Signal

<img width="986" alt="Screenshot 2024-08-04 at 7 51 53 PM" src="https://github.com/user-attachments/assets/8fa33a09-77d6-41da-bf07-08acff3f0c6b">

source :- LSI System Design



## Propagation Delay

difference between 50% of Input rise to the 50% of Output Fall = Propagation Delay

<img width="1122" alt="Screenshot 2024-08-04 at 7 59 51 PM" src="https://github.com/user-attachments/assets/2ab51fb4-a6db-477d-82e6-7ab3b8d7b1b8">

Source :- VLSI System Design

If The Threshold Values Not Chosen Properly It might Lead to the negative delays 

<img width="684" alt="Screenshot 2024-08-04 at 8 02 30 PM" src="https://github.com/user-attachments/assets/ed74b072-db1e-4e43-9169-71165a15c638">

source :- VLSI System Design


## Transition Time

time(slew_high_rise_thr) - time(slew_low_rise_thr) = For a rise wave form

time(slew_high_fall_thr) - time(slew_low_fall_thr) = For a fall wave form

<img width="1152" alt="Screenshot 2024-08-04 at 8 05 26 PM" src="https://github.com/user-attachments/assets/20fc80b6-5ef7-476e-82dd-ad94c47888f9">

Source :- VLSI System Design

<img width="1139" alt="Screenshot 2024-08-04 at 8 05 55 PM" src="https://github.com/user-attachments/assets/23b79124-1b95-43cf-b3f7-70cc743360c3">

source :- VLSI System Design


