13bitAdder(
	input clk,
	input reset,
	out reg [12:0] out
);

alway @(posedge clk or posedge reset) begin
	out <= reset ? 13'b0 : (out + 1'b1);
	
end

endmodule