
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EZEKIEL
Date:        Tue Jan 02 13:48:30 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log vend_test_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "C:\EDA\kaohe\vend_test\synthesis\vend_test.srr"

Running: synthesis in foreground



Running vend_test_syn|synthesis


Running: compile (Compile) on vend_test_syn|synthesis
# Tue Jan 02 13:48:30 2024


Running: compile_flow (Compile Process) on vend_test_syn|synthesis
# Tue Jan 02 13:48:30 2024


Running: compiler (Compile Input) on vend_test_syn|synthesis
# Tue Jan 02 13:48:30 2024

Copied C:\EDA\kaohe\vend_test\synthesis\synwork\vend_test_comp.srs to C:\EDA\kaohe\vend_test\synthesis\vend_test.srs


compiler completed
# Tue Jan 02 13:48:31 2024

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on vend_test_syn|synthesis
# Tue Jan 02 13:48:31 2024


multi_srs_gen completed
# Tue Jan 02 13:48:31 2024

Return Code: 0
Run Time:00h:00m:00s

Copied C:\EDA\kaohe\vend_test\synthesis\synwork\vend_test_mult.srs to C:\EDA\kaohe\vend_test\synthesis\vend_test.srs

Complete: Compile Process on vend_test_syn|synthesis


Running: premap (Pre-mapping) on vend_test_syn|synthesis
# Tue Jan 02 13:48:31 2024


premap completed with warnings
# Tue Jan 02 13:48:32 2024

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on vend_test_syn|synthesis


Running: map (Map) on vend_test_syn|synthesis
# Tue Jan 02 13:48:32 2024

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on vend_test_syn|synthesis
# Tue Jan 02 13:48:32 2024

Copied C:\EDA\kaohe\vend_test\synthesis\synwork\vend_test_m.srm to C:\EDA\kaohe\vend_test\synthesis\vend_test.srm


fpga_mapper completed with warnings
# Tue Jan 02 13:48:32 2024

Return Code: 1
Run Time:00h:00m:00s

Complete: Map on vend_test_syn|synthesis

Complete: Logic Synthesis on vend_test_syn|synthesis

Copied C:\EDA\kaohe\vend_test\synthesis\vend_test.srr to C:\EDA\kaohe\vend_test\synthesis\backup\vend_test.srr

TCL script complete: "vend_test_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

