{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715823119093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715823119093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 20:31:59 2024 " "Processing started: Wed May 15 20:31:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715823119093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715823119093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Peaje_total -c Peaje_total " "Command: quartus_map --read_settings_files=on --write_settings_files=off Peaje_total -c Peaje_total" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715823119093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715823119314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo2/main_carpet/main2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo2/main_carpet/main2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main2-Behavioral " "Found design unit 1: main2-Behavioral" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 main2 " "Found entity 1: main2" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo1/pwm_carpet/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo1/pwm_carpet/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "../Servo1/PWM_CARPET/pwm.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/PWM_CARPET/pwm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../Servo1/PWM_CARPET/pwm.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/PWM_CARPET/pwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo1/control_carpet/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo1/control_carpet/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo1/control_carpet/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo1/control_carpet/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavioral " "Found design unit 1: control-Behavioral" {  } { { "../Servo1/CONTROL_CARPET/control.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Servo1/CONTROL_CARPET/control.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/moore_peaje/moore_peaje.vhd/moore_peaje.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore_peaje-moore_peaje_arch " "Found design unit 1: moore_peaje-moore_peaje_arch" {  } { { "../moore_peaje/moore_peaje.vhd/moore_peaje.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore_peaje " "Found entity 1: moore_peaje" {  } { { "../moore_peaje/moore_peaje.vhd/moore_peaje.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/semaforo_entrada/semaforo_inicial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/semaforo_entrada/semaforo_inicial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semaforo_inicial-semaforo_inicial_arch " "Found design unit 1: semaforo_inicial-semaforo_inicial_arch" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 semaforo_inicial " "Found entity 1: semaforo_inicial" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/downloads/parcial2-vhdl/parcial2-vhdl/semaforo_salida/control_semaforo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/downloads/parcial2-vhdl/parcial2-vhdl/semaforo_salida/control_semaforo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_semaforo-control_semaforo_arch " "Found design unit 1: control_semaforo-control_semaforo_arch" {  } { { "../../../Downloads/PARCIAL2-VHDL/PARCIAL2-VHDL/SEMAFORO_SALIDA/control_semaforo.vhd" "" { Text "C:/Users/laura/Downloads/PARCIAL2-VHDL/PARCIAL2-VHDL/SEMAFORO_SALIDA/control_semaforo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_semaforo " "Found entity 1: control_semaforo" {  } { { "../../../Downloads/PARCIAL2-VHDL/PARCIAL2-VHDL/SEMAFORO_SALIDA/control_semaforo.vhd" "" { Text "C:/Users/laura/Downloads/PARCIAL2-VHDL/PARCIAL2-VHDL/SEMAFORO_SALIDA/control_semaforo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/categoria/paquete_categoria/my_package1.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/laura/documents/parcial2-vhdl/categoria/paquete_categoria/my_package1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package1 " "Found design unit 1: my_package1" {  } { { "../CATEGORIA/PAQUETE_CATEGORIA/my_package1.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CATEGORIA/PAQUETE_CATEGORIA/my_package1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_package1-body " "Found design unit 2: my_package1-body" {  } { { "../CATEGORIA/PAQUETE_CATEGORIA/my_package1.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CATEGORIA/PAQUETE_CATEGORIA/my_package1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/tarifa/tarifa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/tarifa/tarifa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tarifa-tarifa_arch " "Found design unit 1: tarifa-tarifa_arch" {  } { { "../TARIFA/tarifa.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/TARIFA/tarifa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""} { "Info" "ISGN_ENTITY_NAME" "1 tarifa " "Found entity 1: tarifa" {  } { { "../TARIFA/tarifa.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/TARIFA/tarifa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/contador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-behavior " "Found design unit 1: contador-behavior" {  } { { "../CONTADOR/contador.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CONTADOR/contador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../CONTADOR/contador.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CONTADOR/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/categoria/categoria_p/categoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/categoria/categoria_p/categoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 categoria-categoria_arch " "Found design unit 1: categoria-categoria_arch" {  } { { "../CATEGORIA/CATEGORIA_P/categoria.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CATEGORIA/CATEGORIA_P/categoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""} { "Info" "ISGN_ENTITY_NAME" "1 categoria " "Found entity 1: categoria" {  } { { "../CATEGORIA/CATEGORIA_P/categoria.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CATEGORIA/CATEGORIA_P/categoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peaje_total.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peaje_total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Peaje_total-Peaje_total_arch " "Found design unit 1: Peaje_total-Peaje_total_arch" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""} { "Info" "ISGN_ENTITY_NAME" "1 Peaje_total " "Found entity 1: Peaje_total" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715823119576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Peaje_total " "Elaborating entity \"Peaje_total\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715823119595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "talan_is Peaje_total.vhd(118) " "Verilog HDL or VHDL warning at Peaje_total.vhd(118): object \"talan_is\" assigned a value but never read" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "talan_fs Peaje_total.vhd(119) " "Verilog HDL or VHDL warning at Peaje_total.vhd(119): object \"talan_fs\" assigned a value but never read" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sema_i_internal Peaje_total.vhd(120) " "Verilog HDL or VHDL warning at Peaje_total.vhd(120): object \"sema_i_internal\" assigned a value but never read" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sensor_s1 Peaje_total.vhd(122) " "VHDL Signal Declaration warning at Peaje_total.vhd(122): used implicit default value for signal \"sensor_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sensor_s2 Peaje_total.vhd(123) " "VHDL Signal Declaration warning at Peaje_total.vhd(123): used implicit default value for signal \"sensor_s2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semaforo_inicial semaforo_inicial:A1 " "Elaborating entity \"semaforo_inicial\" for hierarchy \"semaforo_inicial:A1\"" {  } { { "Peaje_total.vhd" "A1" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119595 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_clk semaforo_inicial.vhd(35) " "VHDL Signal Declaration warning at semaforo_inicial.vhd(35): used implicit default value for signal \"s_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_reset semaforo_inicial.vhd(36) " "VHDL Signal Declaration warning at semaforo_inicial.vhd(36): used implicit default value for signal \"s_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_i semaforo_inicial.vhd(37) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(37): object \"s_talan_i\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_f semaforo_inicial.vhd(38) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(38): object \"s_talan_f\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_i semaforo_inicial.vhd(39) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(39): object \"s_sema_i\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_f semaforo_inicial.vhd(40) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(40): object \"s_sema_f\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_rojo semaforo_inicial.vhd(41) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(41): object \"s_led_rojo\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_verde semaforo_inicial.vhd(42) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(42): object \"s_led_verde\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alarma semaforo_inicial.vhd(43) " "Verilog HDL or VHDL warning at semaforo_inicial.vhd(43): object \"s_alarma\" assigned a value but never read" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_id semaforo_inicial.vhd(45) " "VHDL Signal Declaration warning at semaforo_inicial.vhd(45): used implicit default value for signal \"s_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_back_sensor semaforo_inicial.vhd(46) " "VHDL Signal Declaration warning at semaforo_inicial.vhd(46): used implicit default value for signal \"s_back_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tx semaforo_inicial.vhd(47) " "VHDL Signal Declaration warning at semaforo_inicial.vhd(47): used implicit default value for signal \"s_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_peaje semaforo_inicial:A1\|moore_peaje:A0 " "Elaborating entity \"moore_peaje\" for hierarchy \"semaforo_inicial:A1\|moore_peaje:A0\"" {  } { { "../SEMAFORO_ENTRADA/semaforo_inicial.vhd" "A0" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/SEMAFORO_ENTRADA/semaforo_inicial.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_presente moore_peaje.vhd(37) " "VHDL Process Statement warning at moore_peaje.vhd(37): signal \"estado_presente\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../moore_peaje/moore_peaje.vhd/moore_peaje.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715823119595 "|Peaje_total|semaforo_inicial:A1|moore_peaje:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_semaforo control_semaforo:A0 " "Elaborating entity \"control_semaforo\" for hierarchy \"control_semaforo:A0\"" {  } { { "Peaje_total.vhd" "A0" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "categoria categoria:A2 " "Elaborating entity \"categoria\" for hierarchy \"categoria:A2\"" {  } { { "Peaje_total.vhd" "A2" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:A3 " "Elaborating entity \"contador\" for hierarchy \"contador:A3\"" {  } { { "Peaje_total.vhd" "A3" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tarifa tarifa:A5 " "Elaborating entity \"tarifa\" for hierarchy \"tarifa:A5\"" {  } { { "Peaje_total.vhd" "A5" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:A6 " "Elaborating entity \"main\" for hierarchy \"main:A6\"" {  } { { "Peaje_total.vhd" "A6" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle main.vhd(49) " "VHDL Signal Declaration warning at main.vhd(49): used implicit default value for signal \"angle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_i main.vhd(53) " "Verilog HDL or VHDL warning at main.vhd(53): object \"s_talan_i\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_f main.vhd(54) " "Verilog HDL or VHDL warning at main.vhd(54): object \"s_talan_f\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_i main.vhd(55) " "Verilog HDL or VHDL warning at main.vhd(55): object \"s_sema_i\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_f main.vhd(56) " "Verilog HDL or VHDL warning at main.vhd(56): object \"s_sema_f\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_rojo main.vhd(57) " "Verilog HDL or VHDL warning at main.vhd(57): object \"s_led_rojo\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_verde main.vhd(58) " "Verilog HDL or VHDL warning at main.vhd(58): object \"s_led_verde\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alarma main.vhd(59) " "Verilog HDL or VHDL warning at main.vhd(59): object \"s_alarma\" assigned a value but never read" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_front_sensor main.vhd(60) " "VHDL Signal Declaration warning at main.vhd(60): used implicit default value for signal \"s_front_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_id main.vhd(61) " "VHDL Signal Declaration warning at main.vhd(61): used implicit default value for signal \"s_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_back_sensor main.vhd(62) " "VHDL Signal Declaration warning at main.vhd(62): used implicit default value for signal \"s_back_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tx main.vhd(63) " "VHDL Signal Declaration warning at main.vhd(63): used implicit default value for signal \"s_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main:A6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm main:A6\|pwm:u1 " "Elaborating entity \"pwm\" for hierarchy \"main:A6\|pwm:u1\"" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "u1" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control main:A6\|control:u2 " "Elaborating entity \"control\" for hierarchy \"main:A6\|control:u2\"" {  } { { "../Servo1/CONTROL_CARPET/main.vhd" "u2" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo1/CONTROL_CARPET/main.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main2 main2:A7 " "Elaborating entity \"main2\" for hierarchy \"main2:A7\"" {  } { { "Peaje_total.vhd" "A7" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715823119605 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle main2.vhd(49) " "VHDL Signal Declaration warning at main2.vhd(49): used implicit default value for signal \"angle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_i main2.vhd(53) " "Verilog HDL or VHDL warning at main2.vhd(53): object \"s_talan_i\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_f main2.vhd(54) " "Verilog HDL or VHDL warning at main2.vhd(54): object \"s_talan_f\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_i main2.vhd(55) " "Verilog HDL or VHDL warning at main2.vhd(55): object \"s_sema_i\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_f main2.vhd(56) " "Verilog HDL or VHDL warning at main2.vhd(56): object \"s_sema_f\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_rojo main2.vhd(57) " "Verilog HDL or VHDL warning at main2.vhd(57): object \"s_led_rojo\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_verde main2.vhd(58) " "Verilog HDL or VHDL warning at main2.vhd(58): object \"s_led_verde\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alarma main2.vhd(59) " "Verilog HDL or VHDL warning at main2.vhd(59): object \"s_alarma\" assigned a value but never read" {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_front_sensor main2.vhd(60) " "VHDL Signal Declaration warning at main2.vhd(60): used implicit default value for signal \"s_front_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_id main2.vhd(61) " "VHDL Signal Declaration warning at main2.vhd(61): used implicit default value for signal \"s_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_back_sensor main2.vhd(62) " "VHDL Signal Declaration warning at main2.vhd(62): used implicit default value for signal \"s_back_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tx main2.vhd(63) " "VHDL Signal Declaration warning at main2.vhd(63): used implicit default value for signal \"s_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Servo2/MAIN_CARPET/main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715823119605 "|Peaje_total|main2:A7"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "contador:A3\|RW " "RAM logic \"contador:A3\|RW\" is uninferred due to inappropriate RAM size" {  } { { "../CONTADOR/contador.vhd" "RW" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/CONTADOR/contador.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1715823119786 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1715823119786 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "semaforo_entrada\[0\] GND " "Pin \"semaforo_entrada\[0\]\" is stuck at GND" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715823120026 "|Peaje_total|semaforo_entrada[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "semaforo_final\[0\] GND " "Pin \"semaforo_final\[0\]\" is stuck at GND" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715823120026 "|Peaje_total|semaforo_final[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "talanquera_inicial GND " "Pin \"talanquera_inicial\" is stuck at GND" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715823120026 "|Peaje_total|talanquera_inicial"} { "Warning" "WMLS_MLS_STUCK_PIN" "talanquera_final GND " "Pin \"talanquera_final\" is stuck at GND" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715823120026 "|Peaje_total|talanquera_final"} { "Warning" "WMLS_MLS_STUCK_PIN" "alarm GND " "Pin \"alarm\" is stuck at GND" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715823120026 "|Peaje_total|alarm"} { "Warning" "WMLS_MLS_STUCK_PIN" "tarifa_peaje\[1\] GND " "Pin \"tarifa_peaje\[1\]\" is stuck at GND" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715823120026 "|Peaje_total|tarifa_peaje[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715823120026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715823120096 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715823120211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1715823120216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3a_s1 " "Ignored assignments for entity \"Lab3a_s1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab3a_s1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3a_s1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3a_s1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1715823120216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3b " "Ignored assignments for entity \"Lab3b\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab3b -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3b -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3b -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715823120216 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1715823120216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715823120317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715823120317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "identificacion\[0\] " "No output dependent on input pin \"identificacion\[0\]\"" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715823120357 "|Peaje_total|identificacion[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "identificacion\[1\] " "No output dependent on input pin \"identificacion\[1\]\"" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715823120357 "|Peaje_total|identificacion[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "identificacion\[2\] " "No output dependent on input pin \"identificacion\[2\]\"" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715823120357 "|Peaje_total|identificacion[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx " "No output dependent on input pin \"tx\"" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715823120357 "|Peaje_total|tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "Peaje_total.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/PEAJE_TOTAL/Peaje_total.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715823120357 "|Peaje_total|address[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715823120357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715823120357 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715823120357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715823120357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715823120357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715823120367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 20:32:00 2024 " "Processing ended: Wed May 15 20:32:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715823120367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715823120367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715823120367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715823120367 ""}
