#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 14 22:53:39 2021
# Process ID: 11728
# Current directory: C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.runs/synth_1
# Command line: vivado.exe -log led.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led.tcl
# Log file: C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.runs/synth_1/led.vds
# Journal file: C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source led.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top led -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1551.641 ; gain = 81.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:45]
INFO: [Synth 8-6157] synthesizing module 'std_reg0' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/std/std_reg0.sv:5]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg0' (1#1) [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/std/std_reg0.sv:5]
WARNING: [Synth 8-7071] port 'in' of module 'std_reg0' is unconnected for instance 'REQ' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:45]
WARNING: [Synth 8-7071] port 'out' of module 'std_reg0' is unconnected for instance 'REQ' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:45]
WARNING: [Synth 8-7023] instance 'REQ' of module 'std_reg0' has 4 connections declared, but only 2 given [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
INFO: [Synth 8-6157] synthesizing module 'std_regfile' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/std/std_regfile.sv:6]
	Parameter REGS bound to: 8 - type: integer 
	Parameter RW bound to: 16 - type: integer 
	Parameter RP bound to: 5 - type: integer 
	Parameter WP bound to: 3 - type: integer 
	Parameter RAW bound to: 3 - type: integer 
	Parameter WRITE_PRIORITY bound to: MSB - type: string 
	Parameter REG_INPUT bound to: NO - type: string 
	Parameter REG_OUTPUT bound to: NO - type: string 
	Parameter INIT_FILE bound to: NULL - type: string 
INFO: [Synth 8-6157] synthesizing module 'std_oh_mux' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/mux/std_oh_mux.sv:6]
	Parameter DW bound to: 16 - type: integer 
	Parameter N bound to: 3 - type: integer 
	Parameter PRIORITY_TYPE bound to: MSB - type: string 
INFO: [Synth 8-6155] done synthesizing module 'std_oh_mux' (2#1) [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/mux/std_oh_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'std_rsync' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/std/std_rsync.sv:5]
	Parameter PS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_rsync' (3#1) [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/std/std_rsync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'std_regfile' (4#1) [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/FPGA_STD_LIBRARY/std/std_regfile.sv:6]
WARNING: [Synth 8-7071] port 'wr_valid' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7071] port 'wr_addr' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7071] port 'wr_data' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7071] port 'rd_valid' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7071] port 'rd_addr' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7071] port 'rd_data' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7071] port 'paralel_regs_acces' of module 'std_regfile' is unconnected for instance 'REG_FILE' [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
WARNING: [Synth 8-7023] instance 'REG_FILE' of module 'std_regfile' has 9 connections declared, but only 2 given [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'led' (5#1) [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/sources_1/new/led.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.465 ; gain = 134.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1623.387 ; gain = 152.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1623.387 ; gain = 152.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1623.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.srcs/constrs_1/new/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1733.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1733.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1733.910 ; gain = 263.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1733.910 ; gain = 263.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1733.910 ; gain = 263.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1733.910 ; gain = 263.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1733.910 ; gain = 263.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2338.609 ; gain = 868.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2360.457 ; gain = 889.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2361.266 ; gain = 890.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     4|
|3     |LUT1   |     5|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     4|
|7     |LUT6   |    26|
|8     |FDCE   |    30|
|9     |IBUF   |     2|
|10    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.070 ; gain = 786.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2368.070 ; gain = 897.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2380.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2393.543 ; gain = 1281.312
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/xilinx/xilinx_axu2cgb_board/led/led.runs/synth_1/led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_utilization_synth.rpt -pb led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 22:54:30 2021...
