// Seed: 1806149366
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : 1] id_4;
endmodule
module module_0 #(
    parameter id_11 = 32'd52,
    parameter id_9  = 32'd99
) (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wire id_4,
    output wand id_5,
    input tri1 id_6,
    output wand id_7,
    output tri0 id_8,
    input wand _id_9,
    input tri0 id_10,
    input supply0 _id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    output wor id_17
);
  always @(-1 or id_13) begin : LABEL_0
    assume (-1);
  end
  wire id_19;
  ;
  wire id_20;
  parameter id_21 = -1 == 1;
  assign id_20 = id_10;
  always @(1 or -1) $clog2(7);
  ;
  logic id_22;
  logic [-1 : id_11  ^ module_1] id_23;
  assign id_7 = id_23;
  module_0 modCall_1 (
      id_22,
      id_20,
      id_20
  );
  logic ['b0 : id_9] id_24;
  ;
endmodule
