// Seed: 4151135955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output tri0 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  assign id_4 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output reg id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_4,
      id_11,
      id_13
  );
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge !id_10) id_12 = id_2;
endmodule
