{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:37:26 2023 " "Info: Processing started: Mon Nov 27 16:37:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "my_uart_top:UART\|my_uart_tx:transmitter\|sent_x " "Info: Detected ripple clock \"my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\" as buffer" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_uart_top:UART\|my_uart_tx:transmitter\|sent_x" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: Detected ripple clock \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\" as buffer" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|x_out\[28\] register my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\] 24.38 MHz 41.018 ns Internal " "Info: Clock \"clk\" has Internal fmax of 24.38 MHz between source register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|x_out\[28\]\" and destination register \"my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]\" (period= 41.018 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.227 ns + Longest register register " "Info: + Longest register to register delay is 38.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|x_out\[28\] 1 REG LCFF_X25_Y11_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N9; Fanout = 9; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|x_out\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] } "NODE_NAME" } } { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.507 ns) 1.183 ns binarytobcd32bit:CONVKPK\|bcd~22 2 COMB LCCOMB_X25_Y11_N18 4 " "Info: 2: + IC(0.676 ns) + CELL(0.507 ns) = 1.183 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] binarytobcd32bit:CONVKPK|bcd~22 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.544 ns) 2.316 ns binarytobcd32bit:CONVKPK\|bcd~26 3 COMB LCCOMB_X25_Y11_N2 4 " "Info: 3: + IC(0.589 ns) + CELL(0.544 ns) = 2.316 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { binarytobcd32bit:CONVKPK|bcd~22 binarytobcd32bit:CONVKPK|bcd~26 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.516 ns) 3.160 ns binarytobcd32bit:CONVKPK\|bcd~28 4 COMB LCCOMB_X25_Y11_N14 4 " "Info: 4: + IC(0.328 ns) + CELL(0.516 ns) = 3.160 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { binarytobcd32bit:CONVKPK|bcd~26 binarytobcd32bit:CONVKPK|bcd~28 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.544 ns) 4.246 ns binarytobcd32bit:CONVKPK\|bcd~32 5 COMB LCCOMB_X25_Y11_N6 4 " "Info: 5: + IC(0.542 ns) + CELL(0.544 ns) = 4.246 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { binarytobcd32bit:CONVKPK|bcd~28 binarytobcd32bit:CONVKPK|bcd~32 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.516 ns) 5.733 ns binarytobcd32bit:CONVKPK\|bcd~33 6 COMB LCCOMB_X24_Y15_N24 4 " "Info: 6: + IC(0.971 ns) + CELL(0.516 ns) = 5.733 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { binarytobcd32bit:CONVKPK|bcd~32 binarytobcd32bit:CONVKPK|bcd~33 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.542 ns) 6.645 ns binarytobcd32bit:CONVKPK\|bcd~51 7 COMB LCCOMB_X24_Y15_N2 4 " "Info: 7: + IC(0.370 ns) + CELL(0.542 ns) = 6.645 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { binarytobcd32bit:CONVKPK|bcd~33 binarytobcd32bit:CONVKPK|bcd~51 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.322 ns) 7.902 ns binarytobcd32bit:CONVKPK\|bcd~53 8 COMB LCCOMB_X24_Y11_N22 4 " "Info: 8: + IC(0.935 ns) + CELL(0.322 ns) = 7.902 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { binarytobcd32bit:CONVKPK|bcd~51 binarytobcd32bit:CONVKPK|bcd~53 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.544 ns) 9.003 ns binarytobcd32bit:CONVKPK\|bcd~76 9 COMB LCCOMB_X24_Y11_N26 4 " "Info: 9: + IC(0.557 ns) + CELL(0.544 ns) = 9.003 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { binarytobcd32bit:CONVKPK|bcd~53 binarytobcd32bit:CONVKPK|bcd~76 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.322 ns) 10.636 ns binarytobcd32bit:CONVKPK\|bcd~92 10 COMB LCCOMB_X24_Y19_N6 4 " "Info: 10: + IC(1.311 ns) + CELL(0.322 ns) = 10.636 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { binarytobcd32bit:CONVKPK|bcd~76 binarytobcd32bit:CONVKPK|bcd~92 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.542 ns) 12.048 ns binarytobcd32bit:CONVKPK\|bcd~94 11 COMB LCCOMB_X25_Y18_N26 4 " "Info: 11: + IC(0.870 ns) + CELL(0.542 ns) = 12.048 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { binarytobcd32bit:CONVKPK|bcd~92 binarytobcd32bit:CONVKPK|bcd~94 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.178 ns) 12.569 ns binarytobcd32bit:CONVKPK\|bcd~110 12 COMB LCCOMB_X25_Y18_N4 4 " "Info: 12: + IC(0.343 ns) + CELL(0.178 ns) = 12.569 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { binarytobcd32bit:CONVKPK|bcd~94 binarytobcd32bit:CONVKPK|bcd~110 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.545 ns) 14.256 ns binarytobcd32bit:CONVKPK\|bcd~113 13 COMB LCCOMB_X21_Y18_N4 4 " "Info: 13: + IC(1.142 ns) + CELL(0.545 ns) = 14.256 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { binarytobcd32bit:CONVKPK|bcd~110 binarytobcd32bit:CONVKPK|bcd~113 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.544 ns) 15.394 ns binarytobcd32bit:CONVKPK\|bcd~115 14 COMB LCCOMB_X21_Y18_N0 4 " "Info: 14: + IC(0.594 ns) + CELL(0.544 ns) = 15.394 ns; Loc. = LCCOMB_X21_Y18_N0; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { binarytobcd32bit:CONVKPK|bcd~113 binarytobcd32bit:CONVKPK|bcd~115 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.521 ns) 16.744 ns binarytobcd32bit:CONVKPK\|bcd~131 15 COMB LCCOMB_X23_Y18_N20 4 " "Info: 15: + IC(0.829 ns) + CELL(0.521 ns) = 16.744 ns; Loc. = LCCOMB_X23_Y18_N20; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { binarytobcd32bit:CONVKPK|bcd~115 binarytobcd32bit:CONVKPK|bcd~131 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.545 ns) 17.632 ns binarytobcd32bit:CONVKPK\|bcd~144 16 COMB LCCOMB_X23_Y18_N8 4 " "Info: 16: + IC(0.343 ns) + CELL(0.545 ns) = 17.632 ns; Loc. = LCCOMB_X23_Y18_N8; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { binarytobcd32bit:CONVKPK|bcd~131 binarytobcd32bit:CONVKPK|bcd~144 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.521 ns) 18.483 ns binarytobcd32bit:CONVKPK\|bcd~159 17 COMB LCCOMB_X23_Y18_N0 4 " "Info: 17: + IC(0.330 ns) + CELL(0.521 ns) = 18.483 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~159'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { binarytobcd32bit:CONVKPK|bcd~144 binarytobcd32bit:CONVKPK|bcd~159 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.322 ns) 19.365 ns binarytobcd32bit:CONVKPK\|bcd~174 18 COMB LCCOMB_X23_Y18_N22 4 " "Info: 18: + IC(0.560 ns) + CELL(0.322 ns) = 19.365 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~174'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { binarytobcd32bit:CONVKPK|bcd~159 binarytobcd32bit:CONVKPK|bcd~174 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.521 ns) 20.792 ns binarytobcd32bit:CONVKPK\|bcd~366 19 COMB LCCOMB_X23_Y21_N8 4 " "Info: 19: + IC(0.906 ns) + CELL(0.521 ns) = 20.792 ns; Loc. = LCCOMB_X23_Y21_N8; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~366'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { binarytobcd32bit:CONVKPK|bcd~174 binarytobcd32bit:CONVKPK|bcd~366 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.178 ns) 22.166 ns binarytobcd32bit:CONVKPK\|bcd~367 20 COMB LCCOMB_X19_Y18_N20 4 " "Info: 20: + IC(1.196 ns) + CELL(0.178 ns) = 22.166 ns; Loc. = LCCOMB_X19_Y18_N20; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~367'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { binarytobcd32bit:CONVKPK|bcd~366 binarytobcd32bit:CONVKPK|bcd~367 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.545 ns) 23.062 ns binarytobcd32bit:CONVKPK\|bcd~372 21 COMB LCCOMB_X19_Y18_N12 4 " "Info: 21: + IC(0.351 ns) + CELL(0.545 ns) = 23.062 ns; Loc. = LCCOMB_X19_Y18_N12; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~372'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { binarytobcd32bit:CONVKPK|bcd~367 binarytobcd32bit:CONVKPK|bcd~372 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.545 ns) 24.418 ns binarytobcd32bit:CONVKPK\|bcd~377 22 COMB LCCOMB_X22_Y18_N4 4 " "Info: 22: + IC(0.811 ns) + CELL(0.545 ns) = 24.418 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~377'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { binarytobcd32bit:CONVKPK|bcd~372 binarytobcd32bit:CONVKPK|bcd~377 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.545 ns) 25.533 ns binarytobcd32bit:CONVKPK\|bcd~379 23 COMB LCCOMB_X22_Y18_N22 4 " "Info: 23: + IC(0.570 ns) + CELL(0.545 ns) = 25.533 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~379'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { binarytobcd32bit:CONVKPK|bcd~377 binarytobcd32bit:CONVKPK|bcd~379 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.521 ns) 26.369 ns binarytobcd32bit:CONVKPK\|bcd~438 24 COMB LCCOMB_X22_Y18_N20 4 " "Info: 24: + IC(0.315 ns) + CELL(0.521 ns) = 26.369 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~438'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { binarytobcd32bit:CONVKPK|bcd~379 binarytobcd32bit:CONVKPK|bcd~438 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.545 ns) 28.061 ns binarytobcd32bit:CONVKPK\|bcd~508 25 COMB LCCOMB_X18_Y17_N30 5 " "Info: 25: + IC(1.147 ns) + CELL(0.545 ns) = 28.061 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 5; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~508'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { binarytobcd32bit:CONVKPK|bcd~438 binarytobcd32bit:CONVKPK|bcd~508 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.545 ns) 29.435 ns binarytobcd32bit:CONVKPK\|bcd~517 26 COMB LCCOMB_X21_Y17_N12 4 " "Info: 26: + IC(0.829 ns) + CELL(0.545 ns) = 29.435 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 4; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~517'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { binarytobcd32bit:CONVKPK|bcd~508 binarytobcd32bit:CONVKPK|bcd~517 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.545 ns) 30.817 ns binarytobcd32bit:CONVKPK\|bcd~520 27 COMB LCCOMB_X20_Y17_N16 9 " "Info: 27: + IC(0.837 ns) + CELL(0.545 ns) = 30.817 ns; Loc. = LCCOMB_X20_Y17_N16; Fanout = 9; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~520'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { binarytobcd32bit:CONVKPK|bcd~517 binarytobcd32bit:CONVKPK|bcd~520 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.545 ns) 31.703 ns binarytobcd32bit:CONVKPK\|bcd~548 28 COMB LCCOMB_X20_Y17_N22 15 " "Info: 28: + IC(0.341 ns) + CELL(0.545 ns) = 31.703 ns; Loc. = LCCOMB_X20_Y17_N22; Fanout = 15; COMB Node = 'binarytobcd32bit:CONVKPK\|bcd~548'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { binarytobcd32bit:CONVKPK|bcd~520 binarytobcd32bit:CONVKPK|bcd~548 } "NODE_NAME" } } { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.178 ns) 32.830 ns bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~10 29 COMB LCCOMB_X20_Y19_N14 1 " "Info: 29: + IC(0.949 ns) + CELL(0.178 ns) = 32.830 ns; Loc. = LCCOMB_X20_Y19_N14; Fanout = 1; COMB Node = 'bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { binarytobcd32bit:CONVKPK|bcd~548 bcd_to_ascii:CONVKPKBCD1|ascii[0]~10 } "NODE_NAME" } } { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.178 ns) 33.520 ns bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~11 30 COMB LCCOMB_X21_Y19_N6 1 " "Info: 30: + IC(0.512 ns) + CELL(0.178 ns) = 33.520 ns; Loc. = LCCOMB_X21_Y19_N6; Fanout = 1; COMB Node = 'bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { bcd_to_ascii:CONVKPKBCD1|ascii[0]~10 bcd_to_ascii:CONVKPKBCD1|ascii[0]~11 } "NODE_NAME" } } { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.178 ns) 34.258 ns bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~14 31 COMB LCCOMB_X20_Y19_N6 1 " "Info: 31: + IC(0.560 ns) + CELL(0.178 ns) = 34.258 ns; Loc. = LCCOMB_X20_Y19_N6; Fanout = 1; COMB Node = 'bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { bcd_to_ascii:CONVKPKBCD1|ascii[0]~11 bcd_to_ascii:CONVKPKBCD1|ascii[0]~14 } "NODE_NAME" } } { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.545 ns) 35.755 ns bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~15 32 COMB LCCOMB_X21_Y16_N28 1 " "Info: 32: + IC(0.952 ns) + CELL(0.545 ns) = 35.755 ns; Loc. = LCCOMB_X21_Y16_N28; Fanout = 1; COMB Node = 'bcd_to_ascii:CONVKPKBCD1\|ascii\[0\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { bcd_to_ascii:CONVKPKBCD1|ascii[0]~14 bcd_to_ascii:CONVKPKBCD1|ascii[0]~15 } "NODE_NAME" } } { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 36.231 ns Mux31~4 33 COMB LCCOMB_X21_Y16_N30 2 " "Info: 33: + IC(0.298 ns) + CELL(0.178 ns) = 36.231 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 2; COMB Node = 'Mux31~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { bcd_to_ascii:CONVKPKBCD1|ascii[0]~15 Mux31~4 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 326 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 36.711 ns my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~18 34 COMB LCCOMB_X21_Y16_N18 1 " "Info: 34: + IC(0.302 ns) + CELL(0.178 ns) = 36.711 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 1; COMB Node = 'my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Mux31~4 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~18 } "NODE_NAME" } } { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 37.180 ns my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~19 35 COMB LCCOMB_X21_Y16_N12 1 " "Info: 35: + IC(0.291 ns) + CELL(0.178 ns) = 37.180 ns; Loc. = LCCOMB_X21_Y16_N12; Fanout = 1; COMB Node = 'my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~18 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~19 } "NODE_NAME" } } { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 37.653 ns my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~0 36 COMB LCCOMB_X21_Y16_N26 1 " "Info: 36: + IC(0.295 ns) + CELL(0.178 ns) = 37.653 ns; Loc. = LCCOMB_X21_Y16_N26; Fanout = 1; COMB Node = 'my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~19 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~0 } "NODE_NAME" } } { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 38.131 ns my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~feeder 37 COMB LCCOMB_X21_Y16_N0 1 " "Info: 37: + IC(0.300 ns) + CELL(0.178 ns) = 38.131 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~0 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~feeder } "NODE_NAME" } } { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 38.227 ns my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\] 38 REG LCFF_X21_Y16_N1 1 " "Info: 38: + IC(0.000 ns) + CELL(0.096 ns) = 38.227 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 1; REG Node = 'my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~feeder my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.175 ns ( 39.70 % ) " "Info: Total cell delay = 15.175 ns ( 39.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.052 ns ( 60.30 % ) " "Info: Total interconnect delay = 23.052 ns ( 60.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.227 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] binarytobcd32bit:CONVKPK|bcd~22 binarytobcd32bit:CONVKPK|bcd~26 binarytobcd32bit:CONVKPK|bcd~28 binarytobcd32bit:CONVKPK|bcd~32 binarytobcd32bit:CONVKPK|bcd~33 binarytobcd32bit:CONVKPK|bcd~51 binarytobcd32bit:CONVKPK|bcd~53 binarytobcd32bit:CONVKPK|bcd~76 binarytobcd32bit:CONVKPK|bcd~92 binarytobcd32bit:CONVKPK|bcd~94 binarytobcd32bit:CONVKPK|bcd~110 binarytobcd32bit:CONVKPK|bcd~113 binarytobcd32bit:CONVKPK|bcd~115 binarytobcd32bit:CONVKPK|bcd~131 binarytobcd32bit:CONVKPK|bcd~144 binarytobcd32bit:CONVKPK|bcd~159 binarytobcd32bit:CONVKPK|bcd~174 binarytobcd32bit:CONVKPK|bcd~366 binarytobcd32bit:CONVKPK|bcd~367 binarytobcd32bit:CONVKPK|bcd~372 binarytobcd32bit:CONVKPK|bcd~377 binarytobcd32bit:CONVKPK|bcd~379 binarytobcd32bit:CONVKPK|bcd~438 binarytobcd32bit:CONVKPK|bcd~508 binarytobcd32bit:CONVKPK|bcd~517 binarytobcd32bit:CONVKPK|bcd~520 binarytobcd32bit:CONVKPK|bcd~548 bcd_to_ascii:CONVKPKBCD1|ascii[0]~10 bcd_to_ascii:CONVKPKBCD1|ascii[0]~11 bcd_to_ascii:CONVKPKBCD1|ascii[0]~14 bcd_to_ascii:CONVKPKBCD1|ascii[0]~15 Mux31~4 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~18 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~19 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~0 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~feeder my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.227 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] {} binarytobcd32bit:CONVKPK|bcd~22 {} binarytobcd32bit:CONVKPK|bcd~26 {} binarytobcd32bit:CONVKPK|bcd~28 {} binarytobcd32bit:CONVKPK|bcd~32 {} binarytobcd32bit:CONVKPK|bcd~33 {} binarytobcd32bit:CONVKPK|bcd~51 {} binarytobcd32bit:CONVKPK|bcd~53 {} binarytobcd32bit:CONVKPK|bcd~76 {} binarytobcd32bit:CONVKPK|bcd~92 {} binarytobcd32bit:CONVKPK|bcd~94 {} binarytobcd32bit:CONVKPK|bcd~110 {} binarytobcd32bit:CONVKPK|bcd~113 {} binarytobcd32bit:CONVKPK|bcd~115 {} binarytobcd32bit:CONVKPK|bcd~131 {} binarytobcd32bit:CONVKPK|bcd~144 {} binarytobcd32bit:CONVKPK|bcd~159 {} binarytobcd32bit:CONVKPK|bcd~174 {} binarytobcd32bit:CONVKPK|bcd~366 {} binarytobcd32bit:CONVKPK|bcd~367 {} binarytobcd32bit:CONVKPK|bcd~372 {} binarytobcd32bit:CONVKPK|bcd~377 {} binarytobcd32bit:CONVKPK|bcd~379 {} binarytobcd32bit:CONVKPK|bcd~438 {} binarytobcd32bit:CONVKPK|bcd~508 {} binarytobcd32bit:CONVKPK|bcd~517 {} binarytobcd32bit:CONVKPK|bcd~520 {} binarytobcd32bit:CONVKPK|bcd~548 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~10 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~11 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~14 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~15 {} Mux31~4 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~18 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~19 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~0 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~feeder {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] {} } { 0.000ns 0.676ns 0.589ns 0.328ns 0.542ns 0.971ns 0.370ns 0.935ns 0.557ns 1.311ns 0.870ns 0.343ns 1.142ns 0.594ns 0.829ns 0.343ns 0.330ns 0.560ns 0.906ns 1.196ns 0.351ns 0.811ns 0.570ns 0.315ns 1.147ns 0.829ns 0.837ns 0.341ns 0.949ns 0.512ns 0.560ns 0.952ns 0.298ns 0.302ns 0.291ns 0.295ns 0.300ns 0.000ns } { 0.000ns 0.507ns 0.544ns 0.516ns 0.544ns 0.516ns 0.542ns 0.322ns 0.544ns 0.322ns 0.542ns 0.178ns 0.545ns 0.544ns 0.521ns 0.545ns 0.521ns 0.322ns 0.521ns 0.178ns 0.545ns 0.545ns 0.545ns 0.521ns 0.545ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.178ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.552 ns - Smallest " "Info: - Smallest clock skew is -2.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.863 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.270 ns clk~clkctrl 2 COMB CLKCTRL_G3 1085 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G3; Fanout = 1085; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.863 ns my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\] 3 REG LCFF_X21_Y16_N1 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X21_Y16_N1; Fanout = 1; REG Node = 'my_uart_top:UART\|my_uart_tx:transmitter\|tx_data_i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 57.07 % ) " "Info: Total cell delay = 1.634 ns ( 57.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 42.93 % ) " "Info: Total interconnect delay = 1.229 ns ( 42.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} clk~clkctrl {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.415 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.879 ns) 3.844 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek 2 REG LCFF_X25_Y8_N11 33 " "Info: 2: + IC(1.933 ns) + CELL(0.879 ns) = 3.844 ns; Loc. = LCFF_X25_Y8_N11; Fanout = 33; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 5.415 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|x_out\[28\] 3 REG LCFF_X25_Y11_N9 9 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 5.415 ns; Loc. = LCFF_X25_Y11_N9; Fanout = 9; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|x_out\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] } "NODE_NAME" } } { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 46.41 % ) " "Info: Total cell delay = 2.513 ns ( 46.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.902 ns ( 53.59 % ) " "Info: Total interconnect delay = 2.902 ns ( 53.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.415 ns" { clk {} clk~combout {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] {} } { 0.000ns 0.000ns 1.933ns 0.969ns } { 0.000ns 1.032ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} clk~clkctrl {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.415 ns" { clk {} clk~combout {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] {} } { 0.000ns 0.000ns 1.933ns 0.969ns } { 0.000ns 1.032ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.227 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] binarytobcd32bit:CONVKPK|bcd~22 binarytobcd32bit:CONVKPK|bcd~26 binarytobcd32bit:CONVKPK|bcd~28 binarytobcd32bit:CONVKPK|bcd~32 binarytobcd32bit:CONVKPK|bcd~33 binarytobcd32bit:CONVKPK|bcd~51 binarytobcd32bit:CONVKPK|bcd~53 binarytobcd32bit:CONVKPK|bcd~76 binarytobcd32bit:CONVKPK|bcd~92 binarytobcd32bit:CONVKPK|bcd~94 binarytobcd32bit:CONVKPK|bcd~110 binarytobcd32bit:CONVKPK|bcd~113 binarytobcd32bit:CONVKPK|bcd~115 binarytobcd32bit:CONVKPK|bcd~131 binarytobcd32bit:CONVKPK|bcd~144 binarytobcd32bit:CONVKPK|bcd~159 binarytobcd32bit:CONVKPK|bcd~174 binarytobcd32bit:CONVKPK|bcd~366 binarytobcd32bit:CONVKPK|bcd~367 binarytobcd32bit:CONVKPK|bcd~372 binarytobcd32bit:CONVKPK|bcd~377 binarytobcd32bit:CONVKPK|bcd~379 binarytobcd32bit:CONVKPK|bcd~438 binarytobcd32bit:CONVKPK|bcd~508 binarytobcd32bit:CONVKPK|bcd~517 binarytobcd32bit:CONVKPK|bcd~520 binarytobcd32bit:CONVKPK|bcd~548 bcd_to_ascii:CONVKPKBCD1|ascii[0]~10 bcd_to_ascii:CONVKPKBCD1|ascii[0]~11 bcd_to_ascii:CONVKPKBCD1|ascii[0]~14 bcd_to_ascii:CONVKPKBCD1|ascii[0]~15 Mux31~4 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~18 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~19 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~0 my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~feeder my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.227 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] {} binarytobcd32bit:CONVKPK|bcd~22 {} binarytobcd32bit:CONVKPK|bcd~26 {} binarytobcd32bit:CONVKPK|bcd~28 {} binarytobcd32bit:CONVKPK|bcd~32 {} binarytobcd32bit:CONVKPK|bcd~33 {} binarytobcd32bit:CONVKPK|bcd~51 {} binarytobcd32bit:CONVKPK|bcd~53 {} binarytobcd32bit:CONVKPK|bcd~76 {} binarytobcd32bit:CONVKPK|bcd~92 {} binarytobcd32bit:CONVKPK|bcd~94 {} binarytobcd32bit:CONVKPK|bcd~110 {} binarytobcd32bit:CONVKPK|bcd~113 {} binarytobcd32bit:CONVKPK|bcd~115 {} binarytobcd32bit:CONVKPK|bcd~131 {} binarytobcd32bit:CONVKPK|bcd~144 {} binarytobcd32bit:CONVKPK|bcd~159 {} binarytobcd32bit:CONVKPK|bcd~174 {} binarytobcd32bit:CONVKPK|bcd~366 {} binarytobcd32bit:CONVKPK|bcd~367 {} binarytobcd32bit:CONVKPK|bcd~372 {} binarytobcd32bit:CONVKPK|bcd~377 {} binarytobcd32bit:CONVKPK|bcd~379 {} binarytobcd32bit:CONVKPK|bcd~438 {} binarytobcd32bit:CONVKPK|bcd~508 {} binarytobcd32bit:CONVKPK|bcd~517 {} binarytobcd32bit:CONVKPK|bcd~520 {} binarytobcd32bit:CONVKPK|bcd~548 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~10 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~11 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~14 {} bcd_to_ascii:CONVKPKBCD1|ascii[0]~15 {} Mux31~4 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~18 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~19 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~0 {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0]~feeder {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] {} } { 0.000ns 0.676ns 0.589ns 0.328ns 0.542ns 0.971ns 0.370ns 0.935ns 0.557ns 1.311ns 0.870ns 0.343ns 1.142ns 0.594ns 0.829ns 0.343ns 0.330ns 0.560ns 0.906ns 1.196ns 0.351ns 0.811ns 0.570ns 0.315ns 1.147ns 0.829ns 0.837ns 0.341ns 0.949ns 0.512ns 0.560ns 0.952ns 0.298ns 0.302ns 0.291ns 0.295ns 0.300ns 0.000ns } { 0.000ns 0.507ns 0.544ns 0.516ns 0.544ns 0.516ns 0.542ns 0.322ns 0.544ns 0.322ns 0.542ns 0.178ns 0.545ns 0.544ns 0.521ns 0.545ns 0.521ns 0.322ns 0.521ns 0.178ns 0.545ns 0.545ns 0.545ns 0.521ns 0.545ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.178ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} clk~clkctrl {} my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.415 ns" { clk {} clk~combout {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|CLOCKDIV:clockX|div_cek {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc3|regis:out_GCD|x_out[28] {} } { 0.000ns 0.000ns 1.933ns 0.969ns } { 0.000ns 1.032ns 0.879ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~reg0 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\] clk 3.747 ns " "Info: Found hold time violation between source  pin or register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~reg0\" and destination pin or register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\]\" for clock \"clk\" (Hold time is 3.747 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.363 ns + Largest " "Info: + Largest clock skew is 4.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.230 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.879 ns) 3.466 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek 2 REG LCFF_X24_Y10_N21 2 " "Info: 2: + IC(1.555 ns) + CELL(0.879 ns) = 3.466 ns; Loc. = LCFF_X24_Y10_N21; Fanout = 2; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.000 ns) 5.641 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek~clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(2.175 ns) + CELL(0.000 ns) = 5.641 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl } "NODE_NAME" } } { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 7.230 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\] 4 REG LCFF_X36_Y11_N19 6 " "Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 7.230 ns; Loc. = LCFF_X36_Y11_N19; Fanout = 6; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 34.76 % ) " "Info: Total cell delay = 2.513 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.717 ns ( 65.24 % ) " "Info: Total interconnect delay = 4.717 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.230 ns" { clk {} clk~combout {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] {} } { 0.000ns 0.000ns 1.555ns 2.175ns 0.987ns } { 0.000ns 1.032ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.867 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.270 ns clk~clkctrl 2 COMB CLKCTRL_G3 1085 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G3; Fanout = 1085; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.867 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~reg0 3 REG LCFF_X36_Y11_N23 1 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X36_Y11_N23; Fanout = 1; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 } "NODE_NAME" } } { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 56.99 % ) " "Info: Total cell delay = 1.634 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.230 ns" { clk {} clk~combout {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] {} } { 0.000ns 0.000ns 1.555ns 2.175ns 0.987ns } { 0.000ns 1.032ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.625 ns - Shortest register register " "Info: - Shortest register to register delay is 0.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~reg0 1 REG LCFF_X36_Y11_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y11_N23; Fanout = 1; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 } "NODE_NAME" } } { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.178 ns) 0.529 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\]~feeder 2 COMB LCCOMB_X36_Y11_N18 1 " "Info: 2: + IC(0.351 ns) + CELL(0.178 ns) = 0.529 ns; Loc. = LCCOMB_X36_Y11_N18; Fanout = 1; COMB Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29]~feeder } "NODE_NAME" } } { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.625 ns kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\] 3 REG LCFF_X36_Y11_N19 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.625 ns; Loc. = LCFF_X36_Y11_N19; Fanout = 6; REG Node = 'kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|x_out\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29]~feeder kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.84 % ) " "Info: Total cell delay = 0.274 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.351 ns ( 56.16 % ) " "Info: Total interconnect delay = 0.351 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29]~feeder kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.625 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29]~feeder {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] {} } { 0.000ns 0.351ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { clk kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.230 ns" { clk {} clk~combout {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~clkctrl {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] {} } { 0.000ns 0.000ns 1.555ns 2.175ns 0.987ns } { 0.000ns 1.032ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29]~feeder kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.625 ns" { kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|mux:initialYMUX|output_f[29]~reg0 {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29]~feeder {} kalkulator_top_level:KALKULATOR|kalkulatorKPK:kpk|kpk:proc1|regis:Y_REG|x_out[29] {} } { 0.000ns 0.351ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ASCII\[2\]\[4\] rst_n clk 7.949 ns register " "Info: tsu for register \"ASCII\[2\]\[4\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 7.949 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.842 ns + Longest pin register " "Info: + Longest pin to register delay is 10.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.875 ns) 0.875 ns rst_n 1 PIN PIN_J21 652 " "Info: 1: + IC(0.000 ns) + CELL(0.875 ns) = 0.875 ns; Loc. = PIN_J21; Fanout = 652; PIN Node = 'rst_n'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.109 ns) + CELL(0.516 ns) 7.500 ns Decoder0~0 2 COMB LCCOMB_X42_Y18_N26 8 " "Info: 2: + IC(6.109 ns) + CELL(0.516 ns) = 7.500 ns; Loc. = LCCOMB_X42_Y18_N26; Fanout = 8; COMB Node = 'Decoder0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { rst_n Decoder0~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.477 ns) 8.324 ns Decoder0~12 3 COMB LCCOMB_X42_Y18_N24 8 " "Info: 3: + IC(0.347 ns) + CELL(0.477 ns) = 8.324 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 8; COMB Node = 'Decoder0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { Decoder0~0 Decoder0~12 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.758 ns) 10.842 ns ASCII\[2\]\[4\] 4 REG LCFF_X37_Y21_N9 2 " "Info: 4: + IC(1.760 ns) + CELL(0.758 ns) = 10.842 ns; Loc. = LCFF_X37_Y21_N9; Fanout = 2; REG Node = 'ASCII\[2\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { Decoder0~12 ASCII[2][4] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 24.22 % ) " "Info: Total cell delay = 2.626 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.216 ns ( 75.78 % ) " "Info: Total interconnect delay = 8.216 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.842 ns" { rst_n Decoder0~0 Decoder0~12 ASCII[2][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.842 ns" { rst_n {} rst_n~combout {} Decoder0~0 {} Decoder0~12 {} ASCII[2][4] {} } { 0.000ns 0.000ns 6.109ns 0.347ns 1.760ns } { 0.000ns 0.875ns 0.516ns 0.477ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 169 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.270 ns clk~clkctrl 2 COMB CLKCTRL_G3 1085 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G3; Fanout = 1085; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.855 ns ASCII\[2\]\[4\] 3 REG LCFF_X37_Y21_N9 2 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X37_Y21_N9; Fanout = 2; REG Node = 'ASCII\[2\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl ASCII[2][4] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 57.23 % ) " "Info: Total cell delay = 1.634 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl ASCII[2][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} ASCII[2][4] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.842 ns" { rst_n Decoder0~0 Decoder0~12 ASCII[2][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.842 ns" { rst_n {} rst_n~combout {} Decoder0~0 {} Decoder0~12 {} ASCII[2][4] {} } { 0.000ns 0.000ns 6.109ns 0.347ns 1.760ns } { 0.000ns 0.875ns 0.516ns 0.477ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl ASCII[2][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} ASCII[2][4] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Seven_Segment\[2\] ASCII\[4\]\[2\] 8.783 ns register " "Info: tco from clock \"clk\" to destination pin \"Seven_Segment\[2\]\" through register \"ASCII\[4\]\[2\]\" is 8.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.270 ns clk~clkctrl 2 COMB CLKCTRL_G3 1085 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G3; Fanout = 1085; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.855 ns ASCII\[4\]\[2\] 3 REG LCFF_X38_Y21_N29 5 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X38_Y21_N29; Fanout = 5; REG Node = 'ASCII\[4\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl ASCII[4][2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 57.23 % ) " "Info: Total cell delay = 1.634 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl ASCII[4][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} ASCII[4][2] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 169 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.651 ns + Longest register pin " "Info: + Longest register to pin delay is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ASCII\[4\]\[2\] 1 REG LCFF_X38_Y21_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y21_N29; Fanout = 5; REG Node = 'ASCII\[4\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ASCII[4][2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.009 ns) + CELL(2.642 ns) 5.651 ns Seven_Segment\[2\] 2 PIN PIN_AA17 0 " "Info: 2: + IC(3.009 ns) + CELL(2.642 ns) = 5.651 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'Seven_Segment\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { ASCII[4][2] Seven_Segment[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 46.75 % ) " "Info: Total cell delay = 2.642 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.009 ns ( 53.25 % ) " "Info: Total interconnect delay = 3.009 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { ASCII[4][2] Seven_Segment[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { ASCII[4][2] {} Seven_Segment[2] {} } { 0.000ns 3.009ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl ASCII[4][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} ASCII[4][2] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { ASCII[4][2] Seven_Segment[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { ASCII[4][2] {} Seven_Segment[2] {} } { 0.000ns 3.009ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0 rs232_rx clk -3.815 ns register " "Info: th for register \"my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0\" (data pin = \"rs232_rx\", clock pin = \"clk\") is -3.815 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns clk 1 CLK PIN_M1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_M1; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.270 ns clk~clkctrl 2 COMB CLKCTRL_G3 1085 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G3; Fanout = 1085; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.867 ns my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0 3 REG LCFF_X43_Y17_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X43_Y17_N29; Fanout = 2; REG Node = 'my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 } "NODE_NAME" } } { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 56.99 % ) " "Info: Total cell delay = 1.634 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.968 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns rs232_rx 1 PIN PIN_R15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_R15; Fanout = 9; PIN Node = 'rs232_rx'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_rx } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.831 ns) + CELL(0.178 ns) 6.872 ns my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0~feeder 2 COMB LCCOMB_X43_Y17_N28 1 " "Info: 2: + IC(5.831 ns) + CELL(0.178 ns) = 6.872 ns; Loc. = LCCOMB_X43_Y17_N28; Fanout = 1; COMB Node = 'my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { rs232_rx my_uart_top:UART|my_uart_rx:receiver|rs232_rx0~feeder } "NODE_NAME" } } { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.968 ns my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0 3 REG LCFF_X43_Y17_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.968 ns; Loc. = LCFF_X43_Y17_N29; Fanout = 2; REG Node = 'my_uart_top:UART\|my_uart_rx:receiver\|rs232_rx0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { my_uart_top:UART|my_uart_rx:receiver|rs232_rx0~feeder my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 } "NODE_NAME" } } { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 16.32 % ) " "Info: Total cell delay = 1.137 ns ( 16.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 83.68 % ) " "Info: Total interconnect delay = 5.831 ns ( 83.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.968 ns" { rs232_rx my_uart_top:UART|my_uart_rx:receiver|rs232_rx0~feeder my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.968 ns" { rs232_rx {} rs232_rx~combout {} my_uart_top:UART|my_uart_rx:receiver|rs232_rx0~feeder {} my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 {} } { 0.000ns 0.000ns 5.831ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.032ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.968 ns" { rs232_rx my_uart_top:UART|my_uart_rx:receiver|rs232_rx0~feeder my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.968 ns" { rs232_rx {} rs232_rx~combout {} my_uart_top:UART|my_uart_rx:receiver|rs232_rx0~feeder {} my_uart_top:UART|my_uart_rx:receiver|rs232_rx0 {} } { 0.000ns 0.000ns 5.831ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:37:27 2023 " "Info: Processing ended: Mon Nov 27 16:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
