// Seed: 1564842499
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11
);
  assign id_7 = id_1 ? id_4 : 1'd0 >= id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_5;
  wire id_8, id_9;
  assign id_6 = 1'b0;
  wire id_10, id_11;
  always id_5[1'd0] <= 1 & 1;
  module_0 modCall_1 ();
endmodule
