Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Height.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Height.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Height"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Height
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Repositories\ProySisDigAva\PF_Height\Height.vhd" into library work
Parsing entity <Height>.
Parsing architecture <Height_Arch> of entity <height>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Height> (architecture <Height_Arch>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Height>.
    Related source file is "D:\Repositories\ProySisDigAva\PF_Height\Height.vhd".
    Found 1-bit register for signal <Distance.Sent>.
    Found 32-bit register for signal <CountE>.
    Found 32-bit register for signal <Echo_time>.
    Found 17-bit register for signal <Count>.
    Found 1-bit register for signal <Trigger>.
    Found 32-bit adder for signal <CountE[31]_GND_6_o_add_2_OUT> created at line 64.
    Found 17-bit adder for signal <Count[16]_GND_6_o_add_8_OUT> created at line 75.
    Found 32-bit subtractor for signal <Fee_Generator.Vehicle_Height> created at line 83.
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_15_o> created at line 86
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_16_o> created at line 88
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_17_o> created at line 90
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Height> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 5
 1-bit register                                        : 2
 17-bit register                                       : 1
 32-bit register                                       : 2
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Height>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
The following registers are absorbed into counter <CountE>: 1 register on signal <CountE>.
Unit <Height> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Height> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Height, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Height.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 334
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 54
#      LUT2                        : 1
#      LUT3                        : 6
#      LUT4                        : 37
#      LUT5                        : 26
#      LUT6                        : 11
#      MUXCY                       : 93
#      VCC                         : 1
#      XORCY                       : 77
# FlipFlops/Latches                : 83
#      FD                          : 34
#      FDE                         : 32
#      FDR                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  18224     0%  
 Number of Slice LUTs:                  162  out of   9112     1%  
    Number used as Logic:               162  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    193
   Number with an unused Flip Flop:     110  out of    193    56%  
   Number with an unused LUT:            31  out of    193    16%  
   Number of fully used LUT-FF pairs:    52  out of    193    26%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.307ns (Maximum Frequency: 232.199MHz)
   Minimum input arrival time before clock: 4.765ns
   Maximum output required time after clock: 8.095ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.307ns (frequency: 232.199MHz)
  Total number of paths / destination ports: 2239 / 132
-------------------------------------------------------------------------
Delay:               4.307ns (Levels of Logic = 2)
  Source:            Count_16 (FF)
  Destination:       Echo_time_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Count_16 to Echo_time_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.943  Count_16 (Count_16)
     LUT3:I0->O            3   0.205   0.879  _n0063_SW0 (N10)
     LUT6:I3->O           33   0.205   1.305  Echo_Distance.Sent_AND_2_o1 (Echo_Distance.Sent_AND_2_o)
     FDE:CE                    0.322          Echo_time_0
    ----------------------------------------
    Total                      4.307ns (1.179ns logic, 3.128ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 97 / 65
-------------------------------------------------------------------------
Offset:              4.765ns (Levels of Logic = 2)
  Source:            Echo (PAD)
  Destination:       Echo_time_0 (FF)
  Destination Clock: Clk rising

  Data Path: Echo to Echo_time_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.713  Echo_IBUF (Echo_IBUF)
     LUT6:I0->O           33   0.203   1.305  Echo_Distance.Sent_AND_2_o1 (Echo_Distance.Sent_AND_2_o)
     FDE:CE                    0.322          Echo_time_0
    ----------------------------------------
    Total                      4.765ns (1.747ns logic, 3.018ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 7850 / 5
-------------------------------------------------------------------------
Offset:              8.095ns (Levels of Logic = 35)
  Source:            Echo_time_0 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      Clk rising

  Data Path: Echo_time_0 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Echo_time_0 (Echo_time_0)
     INV:I->O              1   0.206   0.000  Msub_Fee_Generator.Vehicle_Height_lut<0>_INV_0 (Msub_Fee_Generator.Vehicle_Height_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_Fee_Generator.Vehicle_Height_cy<0> (Msub_Fee_Generator.Vehicle_Height_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<1> (Msub_Fee_Generator.Vehicle_Height_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<2> (Msub_Fee_Generator.Vehicle_Height_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<3> (Msub_Fee_Generator.Vehicle_Height_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<4> (Msub_Fee_Generator.Vehicle_Height_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<5> (Msub_Fee_Generator.Vehicle_Height_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<6> (Msub_Fee_Generator.Vehicle_Height_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<7> (Msub_Fee_Generator.Vehicle_Height_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<8> (Msub_Fee_Generator.Vehicle_Height_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<9> (Msub_Fee_Generator.Vehicle_Height_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<10> (Msub_Fee_Generator.Vehicle_Height_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<11> (Msub_Fee_Generator.Vehicle_Height_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<12> (Msub_Fee_Generator.Vehicle_Height_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<13> (Msub_Fee_Generator.Vehicle_Height_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<14> (Msub_Fee_Generator.Vehicle_Height_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<15> (Msub_Fee_Generator.Vehicle_Height_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<16> (Msub_Fee_Generator.Vehicle_Height_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<17> (Msub_Fee_Generator.Vehicle_Height_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<18> (Msub_Fee_Generator.Vehicle_Height_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<19> (Msub_Fee_Generator.Vehicle_Height_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<20> (Msub_Fee_Generator.Vehicle_Height_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<21> (Msub_Fee_Generator.Vehicle_Height_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<22> (Msub_Fee_Generator.Vehicle_Height_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<23> (Msub_Fee_Generator.Vehicle_Height_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<24> (Msub_Fee_Generator.Vehicle_Height_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<25> (Msub_Fee_Generator.Vehicle_Height_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<26> (Msub_Fee_Generator.Vehicle_Height_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<27> (Msub_Fee_Generator.Vehicle_Height_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Msub_Fee_Generator.Vehicle_Height_cy<28> (Msub_Fee_Generator.Vehicle_Height_cy<28>)
     XORCY:CI->O           6   0.180   1.089  Msub_Fee_Generator.Vehicle_Height_xor<29> (Fee_Generator.Vehicle_Height<29>)
     LUT5:I0->O            0   0.203   0.000  Mcompar_GND_6_o_GND_6_o_LessThan_16_o_lutdi4 (Mcompar_GND_6_o_GND_6_o_LessThan_16_o_lutdi4)
     MUXCY:DI->O           3   0.339   0.995  Mcompar_GND_6_o_GND_6_o_LessThan_16_o_cy<4> (Mcompar_GND_6_o_GND_6_o_LessThan_16_o_cy<4>)
     LUT6:I1->O            1   0.203   0.579  Mmux_LED41 (LED_3_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      8.095ns (4.853ns logic, 3.242ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.307|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.54 secs
 
--> 

Total memory usage is 4510768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

