Simulator report for DMKR
Wed Dec 16 13:40:39 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 196 nodes    ;
; Simulation Coverage         ;      56.16 % ;
; Total Number of Transitions ; 963          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                       ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                              ;               ;
; Vector input source                                                                        ; D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/Test2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                               ; On            ;
; Check outputs                                                                              ; Off                                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.16 % ;
; Total nodes checked                                 ; 196          ;
; Total output ports checked                          ; 203          ;
; Total output ports with complete 1/0-value coverage ; 114          ;
; Total output ports with no 1/0-value coverage       ; 80           ;
; Total output ports with no 1-value coverage         ; 80           ;
; Total output ports with no 0-value coverage         ; 89           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |DMKR_2_2|y2                                                                                           ; |DMKR_2_2|y2                                                                                              ; pin_out          ;
; |DMKR_2_2|inst20                                                                                       ; |DMKR_2_2|inst20                                                                                          ; regout           ;
; |DMKR_2_2|inst20~0                                                                                     ; |DMKR_2_2|inst20~0                                                                                        ; out0             ;
; |DMKR_2_2|inst20~1                                                                                     ; |DMKR_2_2|inst20~1                                                                                        ; out0             ;
; |DMKR_2_2|inst20~2                                                                                     ; |DMKR_2_2|inst20~2                                                                                        ; out0             ;
; |DMKR_2_2|inst9                                                                                        ; |DMKR_2_2|inst9                                                                                           ; out0             ;
; |DMKR_2_2|start                                                                                        ; |DMKR_2_2|start                                                                                           ; out              ;
; |DMKR_2_2|G                                                                                            ; |DMKR_2_2|G                                                                                               ; out              ;
; |DMKR_2_2|inst21                                                                                       ; |DMKR_2_2|inst21                                                                                          ; out0             ;
; |DMKR_2_2|y4                                                                                           ; |DMKR_2_2|y4                                                                                              ; pin_out          ;
; |DMKR_2_2|y3                                                                                           ; |DMKR_2_2|y3                                                                                              ; pin_out          ;
; |DMKR_2_2|y1                                                                                           ; |DMKR_2_2|y1                                                                                              ; pin_out          ;
; |DMKR_2_2|out_x1                                                                                       ; |DMKR_2_2|out_x1                                                                                          ; pin_out          ;
; |DMKR_2_2|out_x2                                                                                       ; |DMKR_2_2|out_x2                                                                                          ; pin_out          ;
; |DMKR_2_2|result[4]                                                                                    ; |DMKR_2_2|result[4]                                                                                       ; pin_out          ;
; |DMKR_2_2|result[3]                                                                                    ; |DMKR_2_2|result[3]                                                                                       ; pin_out          ;
; |DMKR_2_2|result[2]                                                                                    ; |DMKR_2_2|result[2]                                                                                       ; pin_out          ;
; |DMKR_2_2|result[1]                                                                                    ; |DMKR_2_2|result[1]                                                                                       ; pin_out          ;
; |DMKR_2_2|result[0]                                                                                    ; |DMKR_2_2|result[0]                                                                                       ; pin_out          ;
; |DMKR_2_2|inst22                                                                                       ; |DMKR_2_2|inst22                                                                                          ; out0             ;
; |DMKR_2_2|G2                                                                                           ; |DMKR_2_2|G2                                                                                              ; out              ;
; |DMKR_2_2|inst23                                                                                       ; |DMKR_2_2|inst23                                                                                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                        ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~3                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~3                              ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]                                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~5                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~5                              ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]                                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~7                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~7                              ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]                                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~9                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~9                              ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]                                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~11                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~11                             ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]                                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~12                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~12                             ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~13                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~13                             ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]                                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~14                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~14                             ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~15                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~15                             ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]                                ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                         ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                         ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                         ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                        ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                     ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                     ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                     ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                     ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|_~2                  ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|_~2                     ; out0             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita0   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita0      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita0   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita1   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita1      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita1   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita2   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita2      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita2   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita3   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita3      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita3   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita4   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita4      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita4   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita5   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita5      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita5   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita6   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita6      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita6   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita7   ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_comb_bita7      ; combout          ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[2] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[2]               ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[1] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[1]               ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[0] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[0]               ; regout           ;
; |DMKR_2_2|DMKR_2:inst1|inst15                                                                          ; |DMKR_2_2|DMKR_2:inst1|inst15                                                                             ; regout           ;
; |DMKR_2_2|DMKR_2:inst1|inst6                                                                           ; |DMKR_2_2|DMKR_2:inst1|inst6                                                                              ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst23                                                                          ; |DMKR_2_2|DMKR_2:inst1|inst23                                                                             ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst14                                                                          ; |DMKR_2_2|DMKR_2:inst1|inst14                                                                             ; regout           ;
; |DMKR_2_2|DMKR_2:inst1|inst512                                                                         ; |DMKR_2_2|DMKR_2:inst1|inst512                                                                            ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst1                                                                           ; |DMKR_2_2|DMKR_2:inst1|inst1                                                                              ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst22                                                                          ; |DMKR_2_2|DMKR_2:inst1|inst22                                                                             ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst511                                                                         ; |DMKR_2_2|DMKR_2:inst1|inst511                                                                            ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst5                                                                           ; |DMKR_2_2|DMKR_2:inst1|inst5                                                                              ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst3                                                                           ; |DMKR_2_2|DMKR_2:inst1|inst3                                                                              ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst4                                                                           ; |DMKR_2_2|DMKR_2:inst1|inst4                                                                              ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst89                                                                          ; |DMKR_2_2|DMKR_2:inst1|inst89                                                                             ; out0             ;
; |DMKR_2_2|DMKR_2:inst1|inst9                                                                           ; |DMKR_2_2|DMKR_2:inst1|inst9                                                                              ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~0               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~0                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~1               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~1                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~2               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~2                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~3               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~3                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~4               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~4                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~7               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~7                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~8               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~8                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~9               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~9                  ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~10              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~10                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~11              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~11                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~12              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~12                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~13              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~13                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~14              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~14                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~17              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~17                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~18              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~18                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~19              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~19                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~22              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~22                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~23              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~23                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~24              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~24                 ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~27              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~27                 ; out0             ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |DMKR_2_2|B[7]                                                                                         ; |DMKR_2_2|B[7]                                                                              ; out              ;
; |DMKR_2_2|B[6]                                                                                         ; |DMKR_2_2|B[6]                                                                              ; out              ;
; |DMKR_2_2|B[5]                                                                                         ; |DMKR_2_2|B[5]                                                                              ; out              ;
; |DMKR_2_2|B[4]                                                                                         ; |DMKR_2_2|B[4]                                                                              ; out              ;
; |DMKR_2_2|B[3]                                                                                         ; |DMKR_2_2|B[3]                                                                              ; out              ;
; |DMKR_2_2|B[2]                                                                                         ; |DMKR_2_2|B[2]                                                                              ; out              ;
; |DMKR_2_2|B[1]                                                                                         ; |DMKR_2_2|B[1]                                                                              ; out              ;
; |DMKR_2_2|B[0]                                                                                         ; |DMKR_2_2|B[0]                                                                              ; out              ;
; |DMKR_2_2|result[7]                                                                                    ; |DMKR_2_2|result[7]                                                                         ; pin_out          ;
; |DMKR_2_2|result[6]                                                                                    ; |DMKR_2_2|result[6]                                                                         ; pin_out          ;
; |DMKR_2_2|A[7]                                                                                         ; |DMKR_2_2|A[7]                                                                              ; out              ;
; |DMKR_2_2|A[6]                                                                                         ; |DMKR_2_2|A[6]                                                                              ; out              ;
; |DMKR_2_2|A[5]                                                                                         ; |DMKR_2_2|A[5]                                                                              ; out              ;
; |DMKR_2_2|A[4]                                                                                         ; |DMKR_2_2|A[4]                                                                              ; out              ;
; |DMKR_2_2|A[3]                                                                                         ; |DMKR_2_2|A[3]                                                                              ; out              ;
; |DMKR_2_2|A[2]                                                                                         ; |DMKR_2_2|A[2]                                                                              ; out              ;
; |DMKR_2_2|A[1]                                                                                         ; |DMKR_2_2|A[1]                                                                              ; out              ;
; |DMKR_2_2|A[0]                                                                                         ; |DMKR_2_2|A[0]                                                                              ; out              ;
; |DMKR_2_2|C[7]                                                                                         ; |DMKR_2_2|C[7]                                                                              ; out              ;
; |DMKR_2_2|C[6]                                                                                         ; |DMKR_2_2|C[6]                                                                              ; out              ;
; |DMKR_2_2|C[5]                                                                                         ; |DMKR_2_2|C[5]                                                                              ; out              ;
; |DMKR_2_2|C[4]                                                                                         ; |DMKR_2_2|C[4]                                                                              ; out              ;
; |DMKR_2_2|C[3]                                                                                         ; |DMKR_2_2|C[3]                                                                              ; out              ;
; |DMKR_2_2|C[2]                                                                                         ; |DMKR_2_2|C[2]                                                                              ; out              ;
; |DMKR_2_2|C[1]                                                                                         ; |DMKR_2_2|C[1]                                                                              ; out              ;
; |DMKR_2_2|C[0]                                                                                         ; |DMKR_2_2|C[0]                                                                              ; out              ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~11                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~14                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~16                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~18                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~19                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~21                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; regout           ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~1                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~1                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]                  ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10               ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~2                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~4                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~5                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~10                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~18                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[7] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[7] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[6] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[6] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[5] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[5] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[4] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[4] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[3] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[3] ; regout           ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~5               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~5    ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~6               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~6    ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~15              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~15   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~16              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~16   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~20              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~20   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~21              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~21   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~25              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~25   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~26              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~26   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~28              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~28   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~29              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~29   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~30              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~30   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~31              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~31   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~32              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~32   ; out0             ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |DMKR_2_2|B[7]                                                                                         ; |DMKR_2_2|B[7]                                                                              ; out              ;
; |DMKR_2_2|B[6]                                                                                         ; |DMKR_2_2|B[6]                                                                              ; out              ;
; |DMKR_2_2|B[5]                                                                                         ; |DMKR_2_2|B[5]                                                                              ; out              ;
; |DMKR_2_2|B[4]                                                                                         ; |DMKR_2_2|B[4]                                                                              ; out              ;
; |DMKR_2_2|B[3]                                                                                         ; |DMKR_2_2|B[3]                                                                              ; out              ;
; |DMKR_2_2|B[2]                                                                                         ; |DMKR_2_2|B[2]                                                                              ; out              ;
; |DMKR_2_2|B[1]                                                                                         ; |DMKR_2_2|B[1]                                                                              ; out              ;
; |DMKR_2_2|B[0]                                                                                         ; |DMKR_2_2|B[0]                                                                              ; out              ;
; |DMKR_2_2|result[7]                                                                                    ; |DMKR_2_2|result[7]                                                                         ; pin_out          ;
; |DMKR_2_2|result[6]                                                                                    ; |DMKR_2_2|result[6]                                                                         ; pin_out          ;
; |DMKR_2_2|result[5]                                                                                    ; |DMKR_2_2|result[5]                                                                         ; pin_out          ;
; |DMKR_2_2|A[7]                                                                                         ; |DMKR_2_2|A[7]                                                                              ; out              ;
; |DMKR_2_2|A[6]                                                                                         ; |DMKR_2_2|A[6]                                                                              ; out              ;
; |DMKR_2_2|A[5]                                                                                         ; |DMKR_2_2|A[5]                                                                              ; out              ;
; |DMKR_2_2|A[4]                                                                                         ; |DMKR_2_2|A[4]                                                                              ; out              ;
; |DMKR_2_2|A[3]                                                                                         ; |DMKR_2_2|A[3]                                                                              ; out              ;
; |DMKR_2_2|A[2]                                                                                         ; |DMKR_2_2|A[2]                                                                              ; out              ;
; |DMKR_2_2|A[1]                                                                                         ; |DMKR_2_2|A[1]                                                                              ; out              ;
; |DMKR_2_2|A[0]                                                                                         ; |DMKR_2_2|A[0]                                                                              ; out              ;
; |DMKR_2_2|C[7]                                                                                         ; |DMKR_2_2|C[7]                                                                              ; out              ;
; |DMKR_2_2|C[6]                                                                                         ; |DMKR_2_2|C[6]                                                                              ; out              ;
; |DMKR_2_2|C[5]                                                                                         ; |DMKR_2_2|C[5]                                                                              ; out              ;
; |DMKR_2_2|C[4]                                                                                         ; |DMKR_2_2|C[4]                                                                              ; out              ;
; |DMKR_2_2|C[3]                                                                                         ; |DMKR_2_2|C[3]                                                                              ; out              ;
; |DMKR_2_2|C[2]                                                                                         ; |DMKR_2_2|C[2]                                                                              ; out              ;
; |DMKR_2_2|C[1]                                                                                         ; |DMKR_2_2|C[1]                                                                              ; out              ;
; |DMKR_2_2|C[0]                                                                                         ; |DMKR_2_2|C[0]                                                                              ; out              ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~6                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                      ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~8                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~11                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~14                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~16                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~18                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~19                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~21                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~22                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~24                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; |DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; regout           ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~0                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~1                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~1                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]                             ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]                  ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~2                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~4                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8                           ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~8                ; out0             ;
; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10                          ; |DMKR_2_2|busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~10               ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~2                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~3                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~4                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~5                           ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~10                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                     ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|_~18                          ; out0             ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; regout           ;
; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; |DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[7] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[7] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[6] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[6] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[5] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[5] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[4] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[4] ; regout           ;
; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|counter_reg_bit1a[3] ; |DMKR_2_2|Counter:inst8|lpm_counter:LPM_COUNTER_component|cntr_b0i:auto_generated|safe_q[3] ; regout           ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~5               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~5    ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~6               ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~6    ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~15              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~15   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~16              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~16   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~20              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~20   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~21              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~21   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~25              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~25   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~26              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~26   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~28              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~28   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~29              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~29   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~30              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~30   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~31              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~31   ; out0             ;
; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~32              ; |DMKR_2_2|Sum:inst13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ckh:auto_generated|op_1~32   ; out0             ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 16 13:40:39 2020
Info: Command: quartus_sim --simulation_results_format=VWF DMKR -c DMKR
Info (324025): Using vector source file "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/Test2.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "enable" in design.
Warning (328014): Can't find node "cnt[7]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[6]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[5]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[4]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[3]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[2]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[1]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "cnt[0]" for functional simulation. Ignored vector source file node.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "newA[0]" in design.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|DMKR_2_2|SHIFTREG:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|DMKR_2_2|SHIFTREG:inst12|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      56.16 %
Info (328052): Number of transitions in simulation is 963
Info (324045): Vector file DMKR.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4449 megabytes
    Info: Processing ended: Wed Dec 16 13:40:39 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


