Warning: Design 'dc_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
dc_top          cell    genblk1[0].dc_inst      genblk1_0__dc_inst
dc_top          cell    genblk1[1].dc_inst      genblk1_1__dc_inst
dc_top          cell    genblk1[2].dc_inst      genblk1_2__dc_inst
dc_top          cell    genblk1[3].dc_inst      genblk1_3__dc_inst
dc_top          net     *Logic1*                n_Logic1_
dc_top          net     *Logic0*                n_Logic0_
dc_top          net     x0_dc[2][15]            x0_dc_2__15_
dc_top          net     x0_dc[2][14]            x0_dc_2__14_
dc_top          net     x0_dc[2][13]            x0_dc_2__13_
dc_top          net     x0_dc[2][12]            x0_dc_2__12_
dc_top          net     x0_dc[2][11]            x0_dc_2__11_
dc_top          net     x0_dc[2][10]            x0_dc_2__10_
dc_top          net     x0_dc[2][9]             x0_dc_2__9_
dc_top          net     x0_dc[2][8]             x0_dc_2__8_
dc_top          net     x0_dc[2][7]             x0_dc_2__7_
dc_top          net     x0_dc[2][6]             x0_dc_2__6_
dc_top          net     x0_dc[2][5]             x0_dc_2__5_
dc_top          net     x0_dc[2][4]             x0_dc_2__4_
dc_top          net     x0_dc[2][3]             x0_dc_2__3_
dc_top          net     x0_dc[2][2]             x0_dc_2__2_
dc_top          net     x0_dc[2][1]             x0_dc_2__1_
dc_top          net     x0_dc[2][0]             x0_dc_2__0_
dc_top          net     x0_dc[1][15]            x0_dc_1__15_
dc_top          net     x0_dc[1][14]            x0_dc_1__14_
dc_top          net     x0_dc[1][13]            x0_dc_1__13_
dc_top          net     x0_dc[1][12]            x0_dc_1__12_
dc_top          net     x0_dc[1][11]            x0_dc_1__11_
dc_top          net     x0_dc[1][10]            x0_dc_1__10_
dc_top          net     x0_dc[1][9]             x0_dc_1__9_
dc_top          net     x0_dc[1][8]             x0_dc_1__8_
dc_top          net     x0_dc[1][7]             x0_dc_1__7_
dc_top          net     x0_dc[1][6]             x0_dc_1__6_
dc_top          net     x0_dc[1][5]             x0_dc_1__5_
dc_top          net     x0_dc[1][4]             x0_dc_1__4_
dc_top          net     x0_dc[1][3]             x0_dc_1__3_
dc_top          net     x0_dc[1][2]             x0_dc_1__2_
dc_top          net     x0_dc[1][1]             x0_dc_1__1_
dc_top          net     x0_dc[1][0]             x0_dc_1__0_
dc_top          net     x0_dc[0][15]            x0_dc_0__15_
dc_top          net     x0_dc[0][14]            x0_dc_0__14_
dc_top          net     x0_dc[0][13]            x0_dc_0__13_
dc_top          net     x0_dc[0][12]            x0_dc_0__12_
dc_top          net     x0_dc[0][11]            x0_dc_0__11_
dc_top          net     x0_dc[0][10]            x0_dc_0__10_
dc_top          net     x0_dc[0][9]             x0_dc_0__9_
dc_top          net     x0_dc[0][8]             x0_dc_0__8_
dc_top          net     x0_dc[0][7]             x0_dc_0__7_
dc_top          net     x0_dc[0][6]             x0_dc_0__6_
dc_top          net     x0_dc[0][5]             x0_dc_0__5_
dc_top          net     x0_dc[0][4]             x0_dc_0__4_
dc_top          net     x0_dc[0][3]             x0_dc_0__3_
dc_top          net     x0_dc[0][2]             x0_dc_0__2_
dc_top          net     x0_dc[0][1]             x0_dc_0__1_
dc_top          net     x0_dc[0][0]             x0_dc_0__0_
dc_top          net     x1_dc[2][15]            x1_dc_2__15_
dc_top          net     x1_dc[2][14]            x1_dc_2__14_
dc_top          net     x1_dc[2][13]            x1_dc_2__13_
dc_top          net     x1_dc[2][12]            x1_dc_2__12_
dc_top          net     x1_dc[2][11]            x1_dc_2__11_
dc_top          net     x1_dc[2][10]            x1_dc_2__10_
dc_top          net     x1_dc[2][9]             x1_dc_2__9_
dc_top          net     x1_dc[2][8]             x1_dc_2__8_
dc_top          net     x1_dc[2][7]             x1_dc_2__7_
dc_top          net     x1_dc[2][6]             x1_dc_2__6_
dc_top          net     x1_dc[2][5]             x1_dc_2__5_
dc_top          net     x1_dc[2][4]             x1_dc_2__4_
dc_top          net     x1_dc[2][3]             x1_dc_2__3_
dc_top          net     x1_dc[2][2]             x1_dc_2__2_
dc_top          net     x1_dc[2][1]             x1_dc_2__1_
dc_top          net     x1_dc[2][0]             x1_dc_2__0_
dc_top          net     x1_dc[1][15]            x1_dc_1__15_
dc_top          net     x1_dc[1][14]            x1_dc_1__14_
dc_top          net     x1_dc[1][13]            x1_dc_1__13_
dc_top          net     x1_dc[1][12]            x1_dc_1__12_
dc_top          net     x1_dc[1][11]            x1_dc_1__11_
dc_top          net     x1_dc[1][10]            x1_dc_1__10_
dc_top          net     x1_dc[1][9]             x1_dc_1__9_
dc_top          net     x1_dc[1][8]             x1_dc_1__8_
dc_top          net     x1_dc[1][7]             x1_dc_1__7_
dc_top          net     x1_dc[1][6]             x1_dc_1__6_
dc_top          net     x1_dc[1][5]             x1_dc_1__5_
dc_top          net     x1_dc[1][4]             x1_dc_1__4_
dc_top          net     x1_dc[1][3]             x1_dc_1__3_
dc_top          net     x1_dc[1][2]             x1_dc_1__2_
dc_top          net     x1_dc[1][1]             x1_dc_1__1_
dc_top          net     x1_dc[1][0]             x1_dc_1__0_
dc_top          net     x1_dc[0][15]            x1_dc_0__15_
dc_top          net     x1_dc[0][14]            x1_dc_0__14_
dc_top          net     x1_dc[0][13]            x1_dc_0__13_
dc_top          net     x1_dc[0][12]            x1_dc_0__12_
dc_top          net     x1_dc[0][11]            x1_dc_0__11_
dc_top          net     x1_dc[0][10]            x1_dc_0__10_
dc_top          net     x1_dc[0][9]             x1_dc_0__9_
dc_top          net     x1_dc[0][8]             x1_dc_0__8_
dc_top          net     x1_dc[0][7]             x1_dc_0__7_
dc_top          net     x1_dc[0][6]             x1_dc_0__6_
dc_top          net     x1_dc[0][5]             x1_dc_0__5_
dc_top          net     x1_dc[0][4]             x1_dc_0__4_
dc_top          net     x1_dc[0][3]             x1_dc_0__3_
dc_top          net     x1_dc[0][2]             x1_dc_0__2_
dc_top          net     x1_dc[0][1]             x1_dc_0__1_
dc_top          net     x1_dc[0][0]             x1_dc_0__0_
1
