Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 11:34:16 2019
| Host         : usuario-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Ascensor_control_sets_placed.rpt
| Design       : Ascensor
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              70 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+----------------------------------+------------------+----------------+
|               Clock Signal               | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+----------------------------------+------------------+----------------+
|  inst_Clk_divider/CLK                    |               | inst_Clk_divider/count_reg[30]_0 |                1 |              4 |
|  inst_Maquina_Estado/temp_reg[1]_i_1_n_0 |               |                                  |                1 |              4 |
|  clk_IBUF_BUFG                           |               |                                  |                1 |              4 |
|  clk_IBUF_BUFG                           |               | inst_Clk_divider/count_reg[30]_0 |               16 |             66 |
+------------------------------------------+---------------+----------------------------------+------------------+----------------+


