Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Sep 09 14:41:28 2020
| Host         : Sdmuhsin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file COVER_DEFAULT_ADDER_timing_summary_routed.rpt -rpx COVER_DEFAULT_ADDER_timing_summary_routed.rpx
| Design       : COVER_DEFAULT_ADDER
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.408        0.000                      0                    8        0.184        0.000                      0                    8       19.600        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                38.408        0.000                      0                    8        0.184        0.000                      0                    8       19.600        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.408ns  (required time - arrival time)
  Source:                 b_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cout_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.714ns (48.795%)  route 0.749ns (51.205%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.901     5.440    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  b_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.246     5.686 r  b_ff_reg[4]/Q
                         net (fo=1, routed)           0.749     6.435    ca/Q[4]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.155     6.590 r  ca/cout_ff_i_4/O
                         net (fo=1, routed)           0.000     6.590    ca/cout_ff_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.903 r  ca/cout_ff_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cout_cut
    SLICE_X0Y11          FDRE                                         r  cout_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.790    45.129    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  cout_ff_reg/C
                         clock pessimism              0.311    45.440    
                         clock uncertainty           -0.035    45.405    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.093    45.312    cout_ff_reg
  -------------------------------------------------------------------
                         required time                         45.312    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                 38.408    

Slack (MET) :             38.449ns  (required time - arrival time)
  Source:                 a_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.850ns (55.028%)  route 0.695ns (44.972%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     5.687 r  a_ff_reg[2]/Q
                         net (fo=2, routed)           0.695     6.382    ca/a_ff_reg[6][2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.156     6.538 r  ca/sum_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     6.538    ca/sum_ff[3]_i_3_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.773 r  ca/sum_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.773    ca/sum_ff_reg[3]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.986 r  ca/cout_ff_reg_i_1/O[1]
                         net (fo=1, routed)           0.000     6.986    ca_n_2
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.790    45.129    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[5]/C
                         clock pessimism              0.290    45.419    
                         clock uncertainty           -0.035    45.384    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.051    45.435    sum_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         45.435    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                 38.449    

Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 a_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.776ns (52.765%)  route 0.695ns (47.235%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     5.687 r  a_ff_reg[2]/Q
                         net (fo=2, routed)           0.695     6.382    ca/a_ff_reg[6][2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.156     6.538 r  ca/sum_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     6.538    ca/sum_ff[3]_i_3_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.773 r  ca/sum_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.773    ca/sum_ff_reg[3]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.912 r  ca/cout_ff_reg_i_1/O[0]
                         net (fo=1, routed)           0.000     6.912    ca_n_3
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.790    45.129    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[4]/C
                         clock pessimism              0.290    45.419    
                         clock uncertainty           -0.035    45.384    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.051    45.435    sum_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         45.435    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.526ns  (required time - arrival time)
  Source:                 a_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.773ns (52.668%)  route 0.695ns (47.332%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     5.687 r  a_ff_reg[2]/Q
                         net (fo=2, routed)           0.695     6.382    ca/a_ff_reg[6][2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.156     6.538 r  ca/sum_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     6.538    ca/sum_ff[3]_i_3_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.773 r  ca/sum_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.773    ca/sum_ff_reg[3]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.909 r  ca/cout_ff_reg_i_1/O[2]
                         net (fo=1, routed)           0.000     6.909    ca_n_1
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.790    45.129    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[6]/C
                         clock pessimism              0.290    45.419    
                         clock uncertainty           -0.035    45.384    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.051    45.435    sum_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         45.435    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                 38.526    

Slack (MET) :             38.682ns  (required time - arrival time)
  Source:                 a_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.639ns (47.913%)  route 0.695ns (52.087%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 45.130 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     5.687 r  a_ff_reg[2]/Q
                         net (fo=2, routed)           0.695     6.382    ca/a_ff_reg[6][2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.393     6.775 r  ca/sum_ff_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.775    ca_n_4
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.791    45.130    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[3]/C
                         clock pessimism              0.311    45.441    
                         clock uncertainty           -0.035    45.406    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.051    45.457    sum_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         45.457    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 38.682    

Slack (MET) :             38.738ns  (required time - arrival time)
  Source:                 b_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.667ns (52.937%)  route 0.593ns (47.063%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 45.130 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  b_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.269     5.710 r  b_ff_reg[1]/Q
                         net (fo=1, routed)           0.593     6.303    ca/Q[1]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.053     6.356 r  ca/sum_ff[3]_i_4/O
                         net (fo=1, routed)           0.000     6.356    ca/sum_ff[3]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     6.701 r  ca/sum_ff_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.701    ca_n_5
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.791    45.130    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[2]/C
                         clock pessimism              0.293    45.423    
                         clock uncertainty           -0.035    45.388    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.051    45.439    sum_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         45.439    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 38.738    

Slack (MET) :             38.795ns  (required time - arrival time)
  Source:                 a_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.670ns (54.875%)  route 0.551ns (45.125%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 45.130 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     5.687 r  a_ff_reg[0]/Q
                         net (fo=2, routed)           0.551     6.238    ca/a_ff_reg[6][0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.153     6.391 r  ca/sum_ff[3]_i_5/O
                         net (fo=1, routed)           0.000     6.391    ca/sum_ff[3]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     6.662 r  ca/sum_ff_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.662    ca_n_6
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.791    45.130    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[1]/C
                         clock pessimism              0.311    45.441    
                         clock uncertainty           -0.035    45.406    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.051    45.457    sum_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         45.457    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 38.795    

Slack (MET) :             38.919ns  (required time - arrival time)
  Source:                 a_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.546ns (49.774%)  route 0.551ns (50.226%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 45.130 - 40.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.902     5.441    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.246     5.687 r  a_ff_reg[0]/Q
                         net (fo=2, routed)           0.551     6.238    ca/a_ff_reg[6][0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.153     6.391 r  ca/sum_ff[3]_i_5/O
                         net (fo=1, routed)           0.000     6.391    ca/sum_ff[3]_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     6.538 r  ca/sum_ff_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.538    ca_n_7
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.791    45.130    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[0]/C
                         clock pessimism              0.311    45.441    
                         clock uncertainty           -0.035    45.406    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.051    45.457    sum_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         45.457    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 38.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 b_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.179ns (67.417%)  route 0.087ns (32.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  b_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  b_ff_reg[2]/Q
                         net (fo=1, routed)           0.087     2.120    ca/Q[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.028     2.148 r  ca/sum_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     2.148    ca/sum_ff[3]_i_3_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.199 r  ca/sum_ff_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.199    ca_n_5
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[2]/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.071     2.015    sum_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 a_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.183ns (68.160%)  route 0.085ns (31.840%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  a_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  a_ff_reg[4]/Q
                         net (fo=2, routed)           0.085     2.119    ca/a_ff_reg[6][4]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.028     2.147 r  ca/cout_ff_i_4/O
                         net (fo=1, routed)           0.000     2.147    ca/cout_ff_i_4_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.202 r  ca/cout_ff_reg_i_1/O[0]
                         net (fo=1, routed)           0.000     2.202    ca_n_3
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[4]/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.071     2.015    sum_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 a_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.195ns (69.522%)  route 0.085ns (30.478%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  a_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  a_ff_reg[4]/Q
                         net (fo=2, routed)           0.085     2.119    ca/a_ff_reg[6][4]
    SLICE_X0Y11          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     2.214 r  ca/cout_ff_reg_i_1/O[1]
                         net (fo=1, routed)           0.000     2.214    ca_n_2
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[5]/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.071     2.015    sum_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 b_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.203ns (70.118%)  route 0.087ns (29.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  b_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  b_ff_reg[2]/Q
                         net (fo=1, routed)           0.087     2.120    ca/Q[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.028     2.148 r  ca/sum_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     2.148    ca/sum_ff[3]_i_3_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.223 r  ca/sum_ff_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.223    ca_n_4
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[3]/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.071     2.015    sum_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 b_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.179ns (59.789%)  route 0.120ns (40.210%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  b_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  b_ff_reg[6]/Q
                         net (fo=1, routed)           0.120     2.153    ca/Q[6]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.028     2.181 r  ca/cout_ff_i_2/O
                         net (fo=1, routed)           0.000     2.181    ca/cout_ff_i_2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.232 r  ca/cout_ff_reg_i_1/O[2]
                         net (fo=1, routed)           0.000     2.232    ca_n_1
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sum_ff_reg[6]/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.071     2.015    sum_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 a_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.204ns (70.395%)  route 0.086ns (29.606%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  a_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.091     2.024 r  a_ff_reg[1]/Q
                         net (fo=2, routed)           0.086     2.110    ca/a_ff_reg[6][1]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.064     2.174 r  ca/sum_ff[3]_i_4/O
                         net (fo=1, routed)           0.000     2.174    ca/sum_ff[3]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.223 r  ca/sum_ff_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.223    ca_n_6
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[1]/C
                         clock pessimism             -0.561     1.933    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.071     2.004    sum_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 b_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sum_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.218ns (66.005%)  route 0.112ns (33.995%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  b_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  b_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     2.145    ca/Q[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.118     2.263 r  ca/sum_ff_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.263    ca_n_7
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sum_ff_reg[0]/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.071     2.015    sum_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 a_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cout_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.230ns (72.904%)  route 0.085ns (27.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.715     1.933    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  a_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     2.033 r  a_ff_reg[4]/Q
                         net (fo=2, routed)           0.085     2.119    ca/a_ff_reg[6][4]
    SLICE_X0Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.130     2.249 r  ca/cout_ff_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    cout_cut
    SLICE_X0Y11          FDRE                                         r  cout_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.955     2.494    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  cout_ff_reg/C
                         clock pessimism             -0.550     1.944    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.017     1.961    cout_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         40.000      38.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y10    a_ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y10    a_ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y10    a_ff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y11    a_ff_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y11    a_ff_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y10    b_ff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y11    b_ff_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X1Y10    a_ff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X1Y11    a_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y10    a_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y10    a_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y10    a_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y11    a_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y11    a_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y11    a_ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y11    a_ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y10    b_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y11    b_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y11    b_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y10    a_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y10    a_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y10    a_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y10    a_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y11    a_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y11    a_ff_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y11    a_ff_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y10    b_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y10    b_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y10    b_ff_reg[2]/C



