set verilog_files {\
	img_src.v\
	uart_fsm.v\
	uart_rx.v\
	utils.v\
	vga.v\
  vga_test.v\
}

set clk CLK

set top_des_name vga_test

set dont_touch_module_name TSC
