{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 3.2000"
  ],
  "cts__clock__skew__hold": 0.287,
  "cts__clock__skew__hold__post_repair": 0.2872,
  "cts__clock__skew__hold__pre_repair": 0.2872,
  "cts__clock__skew__setup": 0.287,
  "cts__clock__skew__setup__post_repair": 0.2872,
  "cts__clock__skew__setup__pre_repair": 0.2872,
  "cts__design__instance__area": 416871.375,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 413633.2812,
  "cts__design__instance__area__pre_repair": 413633.2812,
  "cts__design__instance__area__stdcell": 416871.375,
  "cts__design__instance__area__stdcell__post_repair": 413633.2812,
  "cts__design__instance__area__stdcell__pre_repair": 413633.2812,
  "cts__design__instance__count": 65039,
  "cts__design__instance__count__hold_buffer": 231.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 64655,
  "cts__design__instance__count__pre_repair": 64655,
  "cts__design__instance__count__setup_buffer": 153.0,
  "cts__design__instance__count__stdcell": 65039,
  "cts__design__instance__count__stdcell__post_repair": 64655,
  "cts__design__instance__count__stdcell__pre_repair": 64655,
  "cts__design__instance__displacement__max": 18.0945,
  "cts__design__instance__displacement__mean": 0.0735,
  "cts__design__instance__displacement__total": 4788.4575,
  "cts__design__instance__utilization": 0.4895,
  "cts__design__instance__utilization__post_repair": 0.4857,
  "cts__design__instance__utilization__pre_repair": 0.4857,
  "cts__design__instance__utilization__stdcell": 0.4895,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4857,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4857,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.3981,
  "cts__power__internal__total__post_repair": 0.3971,
  "cts__power__internal__total__pre_repair": 0.3971,
  "cts__power__leakage__total": 0.0004,
  "cts__power__leakage__total__post_repair": 0.0004,
  "cts__power__leakage__total__pre_repair": 0.0004,
  "cts__power__switching__total": 0.2751,
  "cts__power__switching__total__post_repair": 0.2711,
  "cts__power__switching__total__pre_repair": 0.2711,
  "cts__power__total": 0.6735,
  "cts__power__total__post_repair": 0.6686,
  "cts__power__total__pre_repair": 0.6686,
  "cts__route__wirelength__estimated": 1124447.129,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.2884,
  "cts__timing__drv__max_cap_limit__post_repair": 0.3649,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.3649,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4015,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3967,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3967,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -87.79,
  "cts__timing__setup__tns__post_repair": -404.98,
  "cts__timing__setup__tns__pre_repair": -404.98,
  "cts__timing__setup__ws": -0.38,
  "cts__timing__setup__ws__post_repair": -1.29,
  "cts__timing__setup__ws__pre_repair": -1.29,
  "detailedplace__cpu__total": 57.07,
  "detailedplace__design__instance__area": 412495.6875,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 412495.6875,
  "detailedplace__design__instance__count": 64418,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 64418,
  "detailedplace__design__instance__displacement__max": 36.252,
  "detailedplace__design__instance__displacement__mean": 1.874,
  "detailedplace__design__instance__displacement__total": 120748.4415,
  "detailedplace__design__instance__utilization": 0.4844,
  "detailedplace__design__instance__utilization__stdcell": 0.4844,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 621776.0,
  "detailedplace__power__internal__total": 0.3961,
  "detailedplace__power__leakage__total": 0.0004,
  "detailedplace__power__switching__total": 0.2652,
  "detailedplace__power__total": 0.6617,
  "detailedplace__route__wirelength__estimated": 1100429.8715,
  "detailedplace__runtime__total": "0:58.34",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.3649,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.5193,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -476.28,
  "detailedplace__timing__setup__ws": -1.31,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 16932,
  "detailedroute__route__drc_errors__iter:2": 3288,
  "detailedroute__route__drc_errors__iter:3": 3070,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 60817,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 357817,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 357817,
  "detailedroute__route__wirelength": 1237539,
  "detailedroute__route__wirelength__iter:1": 1245487,
  "detailedroute__route__wirelength__iter:2": 1239013,
  "detailedroute__route__wirelength__iter:3": 1237561,
  "detailedroute__route__wirelength__iter:4": 1237543,
  "detailedroute__route__wirelength__iter:5": 1237539,
  "finish__clock__skew__hold": 0.2316,
  "finish__clock__skew__setup": 0.2316,
  "finish__cpu__total": 79.44,
  "finish__design__instance__area": 416871.375,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 416871.375,
  "finish__design__instance__count": 65039,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 65039,
  "finish__design__instance__utilization": 0.4895,
  "finish__design__instance__utilization__stdcell": 0.4895,
  "finish__design__io": 47,
  "finish__mem__peak": 2251108.0,
  "finish__power__internal__total": 0.3988,
  "finish__power__leakage__total": 0.0004,
  "finish__power__switching__total": 0.2374,
  "finish__power__total": 0.6366,
  "finish__runtime__total": "1:23.06",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9572,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.5783,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -1.16,
  "finish__timing__setup__ws": -0.12,
  "finish__timing__wns_percent_delay": -2.845129,
  "floorplan__cpu__total": 4.57,
  "floorplan__design__instance__area": 332575.1875,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 332575.1875,
  "floorplan__design__instance__count": 59878,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 59878,
  "floorplan__design__instance__utilization": 0.3905,
  "floorplan__design__instance__utilization__stdcell": 0.3905,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 381760.0,
  "floorplan__power__internal__total": 0.3493,
  "floorplan__power__leakage__total": 0.0003,
  "floorplan__power__switching__total": 0.1673,
  "floorplan__power__total": 0.517,
  "floorplan__runtime__total": "0:05.05",
  "floorplan__timing__setup__tns": -98443.2109,
  "floorplan__timing__setup__ws": -43.19,
  "globalplace__cpu__total": 47.37,
  "globalplace__design__instance__area": 336647.5312,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 336647.5312,
  "globalplace__design__instance__count": 64120,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 64120,
  "globalplace__design__instance__utilization": 0.3953,
  "globalplace__design__instance__utilization__stdcell": 0.3953,
  "globalplace__design__io": 47,
  "globalplace__mem__peak": 597660.0,
  "globalplace__power__internal__total": 0.3593,
  "globalplace__power__leakage__total": 0.0003,
  "globalplace__power__switching__total": 0.2415,
  "globalplace__power__total": 0.6011,
  "globalplace__runtime__total": "0:48.72",
  "globalplace__timing__setup__tns": -182914.6719,
  "globalplace__timing__setup__ws": -99.9,
  "globalroute__clock__skew__hold": 0.3008,
  "globalroute__clock__skew__setup": 0.3008,
  "globalroute__design__instance__area": 416871.375,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 416871.375,
  "globalroute__design__instance__count": 65039,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 65039,
  "globalroute__design__instance__utilization": 0.4895,
  "globalroute__design__instance__utilization__stdcell": 0.4895,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.398,
  "globalroute__power__leakage__total": 0.0004,
  "globalroute__power__switching__total": 0.3058,
  "globalroute__power__total": 0.7041,
  "globalroute__timing__clock__slack": -0.667,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.2293,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3631,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -173.15,
  "globalroute__timing__setup__ws": -0.67,
  "placeopt__cpu__total": 47.37,
  "placeopt__design__instance__area": 412495.6875,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 336647.5312,
  "placeopt__design__instance__area__stdcell": 412495.6875,
  "placeopt__design__instance__area__stdcell__pre_opt": 336647.5312,
  "placeopt__design__instance__count": 64418,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 64120,
  "placeopt__design__instance__count__stdcell": 64418,
  "placeopt__design__instance__count__stdcell__pre_opt": 64120,
  "placeopt__design__instance__utilization": 0.4844,
  "placeopt__design__instance__utilization__pre_opt": 0.3953,
  "placeopt__design__instance__utilization__stdcell": 0.4844,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3953,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 597660.0,
  "placeopt__power__internal__total": 0.3959,
  "placeopt__power__internal__total__pre_opt": 0.3593,
  "placeopt__power__leakage__total": 0.0004,
  "placeopt__power__leakage__total__pre_opt": 0.0003,
  "placeopt__power__switching__total": 0.2597,
  "placeopt__power__switching__total__pre_opt": 0.2415,
  "placeopt__power__total": 0.6559,
  "placeopt__power__total__pre_opt": 0.6011,
  "placeopt__runtime__total": "0:48.72",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.3606,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.5163,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -478.8,
  "placeopt__timing__setup__tns__pre_opt": -182914.6719,
  "placeopt__timing__setup__ws": -1.34,
  "placeopt__timing__setup__ws__pre_opt": -99.9,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-12-29 16:17",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "2b93d1f5f60a7e1fd2b55823379a1a485e865cec",
  "run__flow__uuid": "b13d1893-81b5-4268-b600-789513c34476",
  "run__flow__variant": "base",
  "synth__cpu__total": 227.85,
  "synth__design__instance__area__stdcell": 341603.04,
  "synth__design__instance__count__stdcell": 61842.0,
  "synth__mem__peak": 917916.0,
  "synth__runtime__total": "3:55.35",
  "total_time": "0:07:59.240000"
}