Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 03:50:36 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/OUT_VALID_reg/D (DFFRQX1M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RegFile_inst/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][1]/CK (DFFRQX2M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][1]/Q (DFFRQX2M)              0.50       0.50 r
  RegFile_inst/REG1[1] (RegFile)                          0.00       0.50 r
  ALU_inst/B[1] (ALU)                                     0.00       0.50 r
  ALU_inst/U126/Y (OAI21X2M)                              0.10       0.60 f
  ALU_inst/U44/Y (AOI211X2M)                              0.14       0.74 r
  ALU_inst/U42/Y (AOI31X2M)                               0.11       0.86 f
  ALU_inst/ALU_OUT_reg[1]/D (DFFRQX1M)                    0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[1]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U20/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[9]/D (DFFRQX1M)                    0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[9]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U21/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[10]/D (DFFRQX1M)                   0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[10]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U22/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[11]/D (DFFRQX1M)                   0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[11]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U18/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[12]/D (DFFRQX1M)                   0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[12]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U19/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[13]/D (DFFRQX1M)                   0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[13]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U17/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[14]/D (DFFRQX1M)                   0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[14]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U77/Y (NAND2X2M)                               0.17       0.80 r
  ALU_inst/U16/Y (OAI2BB1X2M)                             0.07       0.87 f
  ALU_inst/ALU_OUT_reg[15]/D (DFFRQX1M)                   0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[15]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: RegFile_inst/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][0]/CK (DFFRQX2M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][0]/Q (DFFRQX2M)              0.53       0.53 r
  RegFile_inst/REG1[0] (RegFile)                          0.00       0.53 r
  ALU_inst/B[0] (ALU)                                     0.00       0.53 r
  ALU_inst/U122/Y (OAI21X2M)                              0.11       0.64 f
  ALU_inst/U40/Y (AOI211X2M)                              0.14       0.78 r
  ALU_inst/U38/Y (AOI31X2M)                               0.11       0.89 f
  ALU_inst/ALU_OUT_reg[0]/D (DFFRQX1M)                    0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[0]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U70/Y (AOI21X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[8]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[8]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U62/Y (AOI31X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[5]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[5]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U58/Y (AOI31X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[6]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[6]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U66/Y (AOI31X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[7]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[7]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U54/Y (AOI31X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[4]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[4]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U50/Y (AOI31X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[3]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[3]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00       0.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47       0.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00       0.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00       0.47 r
  system_control/U10/Y (OAI22X1M)                         0.16       0.63 f
  system_control/ALU_EN (SYS_CNTRL)                       0.00       0.63 f
  ALU_inst/EN (ALU)                                       0.00       0.63 f
  ALU_inst/U81/Y (INVX2M)                                 0.24       0.87 r
  ALU_inst/U46/Y (AOI31X2M)                               0.06       0.93 f
  ALU_inst/ALU_OUT_reg[2]/D (DFFRQX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_inst/ALU_OUT_reg[2]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/RX_IN_r_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.05      54.25 r
  UART_inst/RX_IN_S (UART)                                0.00      54.25 r
  UART_inst/U0_UART_RX/RX_IN (UART_RX_TOP)                0.00      54.25 r
  UART_inst/U0_UART_RX/d1/RX_IN (data_sampling)           0.00      54.25 r
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/D (DFFSQX2M)        0.00      54.25 r
  data arrival time                                                 54.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                -54.25
  --------------------------------------------------------------------------
  slack (MET)                                                       54.20


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/RX_IN_r_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_inst/RX_IN_S (UART)                                0.00      54.23 f
  UART_inst/U0_UART_RX/RX_IN (UART_RX_TOP)                0.00      54.23 f
  UART_inst/U0_UART_RX/R1/RX_IN (RX_FSM)                  0.00      54.23 f
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/D (DFFSRHQX2M)      0.00      54.23 f
  data arrival time                                                 54.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/CK (DFFSRHQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -54.23
  --------------------------------------------------------------------------
  slack (MET)                                                       54.22


  Startpoint: DATA_SYNC_inst/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_inst/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_inst/sync_reg_reg[0]/CK (DFFRHQX1M)           0.00       0.00 r
  DATA_SYNC_inst/sync_reg_reg[0]/Q (DFFRHQX1M)            0.24       0.24 f
  DATA_SYNC_inst/sync_reg_reg[1]/D (DFFRQX1M)             0.00       0.24 f
  data arrival time                                                  0.24

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_inst/sync_reg_reg[1]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: reset_sync_inst1/sync_reg_reg[1]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: reset_sync_inst1/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset_sync_inst1/sync_reg_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  reset_sync_inst1/sync_reg_reg[1]/Q (DFFRQX2M)           0.46       0.46 f
  reset_sync_inst1/sync_reg_reg[0]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  reset_sync_inst1/sync_reg_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/CK (DFFRX1M)     0.00       0.00 r
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/QN (DFFRX1M)     0.40       0.40 r
  Async_fifo_inst/u_fifo_wr/U6/Y (XNOR2X2M)               0.08       0.49 f
  Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: DATA_SYNC_inst/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_inst/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_inst/sync_reg_reg[1]/CK (DFFRQX1M)            0.00       0.00 r
  DATA_SYNC_inst/sync_reg_reg[1]/Q (DFFRQX1M)             0.51       0.51 f
  DATA_SYNC_inst/enable_flop_reg/D (DFFRQX1M)             0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_inst/enable_flop_reg/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX1M)     0.50       0.50 r
  Async_fifo_inst/u_fifo_wr/U9/Y (XNOR2X2M)               0.06       0.56 f
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]/D (DFFRQX1M)     0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX1M)     0.56       0.56 f
  Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[3]/D (DFFRQX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/CK (DFFRX1M)     0.00       0.00 r
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/QN (DFFRX1M)     0.38       0.38 f
  Async_fifo_inst/u_fifo_wr/U19/Y (CLKXOR2X2M)            0.18       0.56 f
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/D (DFFRX1M)      0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[2]/Q (DFFRQX1M)     0.54       0.54 r
  Async_fifo_inst/u_fifo_wr/U8/Y (XNOR2X2M)               0.07       0.61 f
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[2]/D (DFFRQX1M)     0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ALU_inst/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: CLK_GATE_inst/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00      20.00 r
  ALU_inst/OUT_VALID_reg/Q (DFFRQX1M)                     0.47      20.47 r
  ALU_inst/OUT_VALID (ALU)                                0.00      20.47 r
  system_control/OUT_Valid (SYS_CNTRL)                    0.00      20.47 r
  system_control/U63/Y (OAI21X2M)                         0.08      20.55 f
  system_control/CLK_EN (SYS_CNTRL)                       0.00      20.55 f
  CLK_GATE_inst/CLK_EN (CLK_GATE)                         0.00      20.55 f
  CLK_GATE_inst/Latch_Out_reg/D (TLATNX2M)                0.00      20.55 f
  data arrival time                                                 20.55

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                       0.10      20.10
  CLK_GATE_inst/Latch_Out_reg/GN (TLATNX2M)               0.00      20.10 r
  library hold time                                      -0.10      20.00
  data required time                                                20.00
  --------------------------------------------------------------------------
  data required time                                                20.00
  data arrival time                                                -20.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RegFile_inst/regArr_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[3][5]/CK (DFFSQX2M)             0.00       0.00 r
  RegFile_inst/regArr_reg[3][5]/Q (DFFSQX2M)              0.47       0.47 r
  RegFile_inst/U172/Y (OAI2BB2X1M)                        0.16       0.63 r
  RegFile_inst/regArr_reg[3][5]/D (DFFSQX2M)              0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[3][5]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RegFile_inst/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[2][0]/CK (DFFSQX2M)             0.00       0.00 r
  RegFile_inst/regArr_reg[2][0]/Q (DFFSQX2M)              0.47       0.47 r
  RegFile_inst/U170/Y (OAI2BB2X1M)                        0.16       0.63 r
  RegFile_inst/regArr_reg[2][0]/D (DFFSQX2M)              0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[2][0]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: DATA_SYNC_inst/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_inst/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_inst/enable_flop_reg/CK (DFFRQX1M)            0.00       0.00 r
  DATA_SYNC_inst/enable_flop_reg/Q (DFFRQX1M)             0.42       0.42 r
  DATA_SYNC_inst/U4/Y (NAND2BX2M)                         0.17       0.59 r
  DATA_SYNC_inst/U3/Y (INVX2M)                            0.10       0.69 f
  DATA_SYNC_inst/enable_pulse_d_reg/D (DFFRQX1M)          0.00       0.69 f
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_inst/enable_pulse_d_reg/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_wr/w_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/CK (DFFRX1M)     0.00       0.00 r
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[0]/QN (DFFRX1M)     0.40       0.40 r
  Async_fifo_inst/u_fifo_wr/U7/Y (NOR2X2M)                0.08       0.48 f
  Async_fifo_inst/u_fifo_wr/U18/Y (CLKXOR2X2M)            0.20       0.68 f
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[1]/D (DFFRQX2M)     0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_wr/w_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RegFile_inst/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/RdData_VLD_reg/CK (DFFRQX1M)               0.00       0.00 r
  RegFile_inst/RdData_VLD_reg/Q (DFFRQX1M)                0.53       0.53 f
  RegFile_inst/U224/Y (OAI2BB1X2M)                        0.18       0.70 f
  RegFile_inst/RdData_VLD_reg/D (DFFRQX1M)                0.00       0.70 f
  data arrival time                                                  0.70

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/RdData_VLD_reg/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][7]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U75/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][7]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][6]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U74/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][6]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][5]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U73/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][5]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][4]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U72/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][4]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][3]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U71/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][3]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U70/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][2]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][1]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U69/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][1]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][0]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U68/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][0]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][7]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U51/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][7]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][6]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U50/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][6]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][5]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U49/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][5]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][4]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U48/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][4]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][3]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U47/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][3]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U46/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][2]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][1]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U45/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][1]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][0]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U44/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][0]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][7]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U67/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][7]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][6]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U66/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][6]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][5]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U65/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][5]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][4]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U64/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][4]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][3]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U63/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][3]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U62/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][2]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][1]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U61/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][1]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][0]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U60/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][0]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][7]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U43/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][7]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][6]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U42/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][6]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][5]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U41/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][5]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][4]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U40/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][4]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][3]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U39/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][3]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U38/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][2]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][1]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U37/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][0]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U36/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][0]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][7]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U83/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][7]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][6]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U82/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][6]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][5]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U81/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][5]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][4]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U80/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][4]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][3]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U79/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][3]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U78/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][2]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][1]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U77/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][1]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][0]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U76/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][0]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[7][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][7]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U59/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][7]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][6]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U58/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][6]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][5]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U57/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][5]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][4]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U56/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][4]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][3]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U55/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][3]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U54/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][2]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][1]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U53/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][1]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][0]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_mem/U52/Y (OAI2BB2X1M)           0.21       0.72 f
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][0]/D (DFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_mem/FIFO_MEM_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][7]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][7]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U89/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][7]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][7]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][6]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U88/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][6]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][6]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][5]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][5]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U87/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][5]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][5]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][4]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][4]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U86/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][4]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][4]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][3]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][3]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U85/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][3]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][3]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][2]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][2]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U84/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][2]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][2]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][1]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][1]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U83/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][1]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[6][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[6][0]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U82/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[6][0]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[6][0]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][7]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][7]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U161/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][7]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][7]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][6]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][6]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U160/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][6]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][6]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][5]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][5]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U159/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][5]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][5]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][4]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][4]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U158/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][4]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][4]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][3]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][3]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U157/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][3]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][3]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][2]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][2]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U156/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][2]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][2]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][1]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][1]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U155/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][1]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][1]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[14][0]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[14][0]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U154/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[14][0]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[14][0]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][7]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][7]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U129/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][7]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][7]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][6]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][6]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U128/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][6]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][6]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][5]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][5]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U127/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][5]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][5]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][4]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][4]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U126/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][4]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][4]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][3]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][3]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U125/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][3]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][3]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][2]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][2]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U124/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][2]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][2]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][1]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][1]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U123/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][1]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][1]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[10][0]/CK (DFFRQX1M)            0.00       0.00 r
  RegFile_inst/regArr_reg[10][0]/Q (DFFRQX1M)             0.51       0.51 f
  RegFile_inst/U122/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[10][0]/D (DFFRQX1M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[10][0]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][7]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][7]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U81/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][7]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][7]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][6]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U80/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][6]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][6]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][5]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][5]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U79/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][5]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][5]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][4]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][4]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U78/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][4]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][4]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][3]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][3]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U77/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][3]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][3]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][2]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][2]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U76/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][2]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][2]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][1]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][1]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U75/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][1]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[5][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[5][0]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U74/Y (OAI2BB2X1M)                         0.21       0.72 f
  RegFile_inst/regArr_reg[5][0]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[5][0]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[9][5]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[9][5]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U119/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[9][5]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[9][5]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[9][4]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[9][4]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U118/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[9][4]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[9][4]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[9][3]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[9][3]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U117/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[9][3]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[9][3]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[9][2]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[9][2]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U116/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[9][2]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[9][2]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[9][1]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[9][1]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U115/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[9][1]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[9][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RegFile_inst/regArr_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[9][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[9][0]/Q (DFFRQX1M)              0.51       0.51 f
  RegFile_inst/U114/Y (OAI2BB2X1M)                        0.21       0.72 f
  RegFile_inst/regArr_reg[9][0]/D (DFFRQX1M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_inst/regArr_reg[9][0]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: UART_inst/U0_UART_RX/p1/parity_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/p1/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/p1/parity_error_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  UART_inst/U0_UART_RX/p1/parity_error (parity_check)     0.00       0.76 f
  UART_inst/U0_UART_RX/parity_error (UART_RX_TOP)         0.00       0.76 f
  UART_inst/parity_error (UART)                           0.00       0.76 f
  parity_error (out)                                      0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.20     -54.10
  data required time                                               -54.10
  --------------------------------------------------------------------------
  data required time                                               -54.10
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.86


  Startpoint: UART_inst/U0_UART_RX/st1/stop_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/st1/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/st1/stop_error_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  UART_inst/U0_UART_RX/st1/stop_error (stop_check)        0.00       0.76 f
  UART_inst/U0_UART_RX/stop_error (UART_RX_TOP)           0.00       0.76 f
  UART_inst/framing_error (UART)                          0.00       0.76 f
  framing_error (out)                                     0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.20     -54.10
  data required time                                               -54.10
  --------------------------------------------------------------------------
  data required time                                               -54.10
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.86


  Startpoint: UART_inst/U0_UART_TX/m1/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/CK (DFFRQX2M)        0.00       0.00 r
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/Q (DFFRQX2M)         0.76       0.76 f
  UART_inst/U0_UART_TX/m1/TX_OUT (MUX)                    0.00       0.76 f
  UART_inst/U0_UART_TX/TX_OUT (UART_TX_TOP)               0.00       0.76 f
  UART_inst/TX_OUT_S (UART)                               0.00       0.76 f
  UART_TX_O (out)                                         0.00       0.76 f
  data arrival time                                                  0.76

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1734.40   -1734.30
  data required time                                             -1734.30
  --------------------------------------------------------------------------
  data required time                                             -1734.30
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                     1735.06


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U10/Y (OAI22X1M)               0.07       0.42 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U7/Y (OAI22X1M)                0.07       0.42 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U9/Y (OAI22X1M)                0.07       0.42 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U5/Y (OAI22X1M)                0.07       0.42 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U8/Y (OAI22X1M)                0.07       0.42 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U6/Y (OAI22X1M)                0.07       0.42 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U11/Y (OAI2BB2X1M)             0.10       0.45 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]/D (DFFRQX1M)     0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/CK (DFFRX1M)     0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/QN (DFFRX1M)     0.35       0.35 r
  UART_inst/U0_UART_RX/DE1/U12/Y (OAI2BB2X1M)             0.10       0.45 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/D (DFFRX1M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  Async_fifo_inst/u_fifo_rd/U13/Y (XNOR2X2M)              0.06       0.48 f
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/QN (DFFRX1M)
                                                          0.40       0.40 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.08       0.49 f
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/QN (DFFRX1M)
                                                          0.38       0.38 f
  Async_fifo_inst/u_fifo_rd/U19/Y (CLKXOR2X2M)            0.18       0.56 f
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/D (DFFRX1M)     0.00       0.56 f
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]/Q (DFFRQX1M)     0.51       0.51 r
  UART_inst/U0_UART_RX/e1/U12/Y (OAI32X1M)                0.11       0.62 f
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]/D (DFFRQX1M)     0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_inst/U0_UART_RX/d1/RX_IN_r_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/data_1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/CK (DFFSQX2M)       0.00       0.00 r
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/Q (DFFSQX2M)        0.45       0.45 f
  UART_inst/U0_UART_RX/d1/U54/Y (CLKNAND2X2M)             0.08       0.53 r
  UART_inst/U0_UART_RX/d1/U36/Y (MXI2X1M)                 0.09       0.62 f
  UART_inst/U0_UART_RX/d1/data_1_reg/D (DFFRQX1M)         0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/d1/data_1_reg/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]/Q (DFFRQX1M)     0.52       0.52 r
  UART_inst/U0_UART_RX/e1/U18/Y (OAI22X1M)                0.10       0.63 f
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]/D (DFFRQX1M)     0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_inst/U0_UART_RX/d1/RX_IN_r_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/data_3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/CK (DFFSQX2M)       0.00       0.00 r
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/Q (DFFSQX2M)        0.45       0.45 f
  UART_inst/U0_UART_RX/d1/U54/Y (CLKNAND2X2M)             0.08       0.53 r
  UART_inst/U0_UART_RX/d1/U26/Y (MXI2X1M)                 0.08       0.62 f
  UART_inst/U0_UART_RX/d1/data_3_reg/D (DFFRQX2M)         0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/d1/data_3_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_RX/d1/RX_IN_r_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/data_2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/CK (DFFSQX2M)       0.00       0.00 r
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/Q (DFFSQX2M)        0.45       0.45 f
  UART_inst/U0_UART_RX/d1/U54/Y (CLKNAND2X2M)             0.08       0.53 r
  UART_inst/U0_UART_RX/d1/U38/Y (MXI2X1M)                 0.08       0.62 f
  UART_inst/U0_UART_RX/d1/data_2_reg/D (DFFRQX2M)         0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/d1/data_2_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_RX/d1/data_3_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/st1/stop_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/d1/data_3_reg/CK (DFFRQX2M)        0.00       0.00 r
  UART_inst/U0_UART_RX/d1/data_3_reg/Q (DFFRQX2M)         0.39       0.39 r
  UART_inst/U0_UART_RX/d1/U25/Y (OAI21X1M)                0.06       0.45 f
  UART_inst/U0_UART_RX/d1/U24/Y (OAI2BB1X1M)              0.12       0.57 r
  UART_inst/U0_UART_RX/d1/sampled_bit (data_sampling)     0.00       0.57 r
  UART_inst/U0_UART_RX/st1/sampled_bit (stop_check)       0.00       0.57 r
  UART_inst/U0_UART_RX/st1/U3/Y (NOR2BX2M)                0.06       0.63 f
  UART_inst/U0_UART_RX/st1/stop_error_reg/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/st1/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_RX/R1/RX_IN_r_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/CK (DFFSRHQX2M)     0.00       0.00 r
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/Q (DFFSRHQX2M)      0.31       0.31 r
  UART_inst/U0_UART_RX/R1/U15/Y (NOR4X1M)                 0.08       0.39 f
  UART_inst/U0_UART_RX/R1/U24/Y (NAND4BX1M)               0.24       0.63 f
  UART_inst/U0_UART_RX/R1/cs_reg[0]/D (DFFRQX1M)          0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_inst/U0_UART_RX/R1/RX_IN_r_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/CK (DFFSRHQX2M)     0.00       0.00 r
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/Q (DFFSRHQX2M)      0.30       0.30 f
  UART_inst/U0_UART_RX/R1/U34/Y (OAI31X1M)                0.08       0.38 r
  UART_inst/U0_UART_RX/R1/U11/Y (AOI2BB1X2M)              0.20       0.58 r
  UART_inst/U0_UART_RX/R1/U30/Y (NAND2X2M)                0.07       0.65 f
  UART_inst/U0_UART_RX/R1/cs_reg[2]/D (DFFRQX1M)          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/R1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/QN (DFFRX1M)
                                                          0.40       0.40 r
  Async_fifo_inst/u_fifo_rd/U6/Y (NOR2X2M)                0.08       0.48 f
  Async_fifo_inst/u_fifo_rd/U11/Y (NAND2X2M)              0.07       0.55 r
  Async_fifo_inst/u_fifo_rd/U17/Y (XNOR2X2M)              0.09       0.64 f
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  Async_fifo_inst/u_fifo_rd/U16/Y (CLKXOR2X2M)            0.24       0.66 f
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_inst/U0_UART_RX/R1/RX_IN_r_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/CK (DFFSRHQX2M)     0.00       0.00 r
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/Q (DFFSRHQX2M)      0.30       0.30 f
  UART_inst/U0_UART_RX/R1/U34/Y (OAI31X1M)                0.08       0.38 r
  UART_inst/U0_UART_RX/R1/U11/Y (AOI2BB1X2M)              0.20       0.58 r
  UART_inst/U0_UART_RX/R1/U18/Y (NAND4X2M)                0.11       0.69 f
  UART_inst/U0_UART_RX/R1/cs_reg[1]/D (DFFRQX1M)          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/R1/cs_reg[1]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]/Q (DFFRQX1M)     0.56       0.56 f
  UART_inst/U0_UART_RX/e1/U16/Y (INVX2M)                  0.09       0.65 r
  UART_inst/U0_UART_RX/e1/U14/Y (OAI22X1M)                0.05       0.70 f
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]/D (DFFRQX1M)     0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/QN (DFFRX1M)
                                                          0.40       0.40 r
  Async_fifo_inst/u_fifo_rd/U6/Y (NOR2X2M)                0.08       0.48 f
  Async_fifo_inst/u_fifo_rd/U18/Y (CLKXOR2X2M)            0.20       0.68 f
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]/Q (DFFRQX1M)     0.59       0.59 r
  UART_inst/U0_UART_RX/e1/U11/Y (OAI32X1M)                0.13       0.72 f
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]/D (DFFRQX1M)     0.00       0.72 f
  data arrival time                                                  0.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/s1/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[2]/Q (DFFRQX1M)          0.53       0.53 r
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.11       0.64 f
  UART_inst/U0_UART_RX/R1/strt_chk_en (RX_FSM)            0.00       0.64 f
  UART_inst/U0_UART_RX/s1/strt_chk_en (strt_check)        0.00       0.64 f
  UART_inst/U0_UART_RX/s1/U3/Y (AND2X2M)                  0.14       0.78 f
  UART_inst/U0_UART_RX/s1/strt_glitch_reg/D (DFFRQX1M)
                                                          0.00       0.78 f
  data arrival time                                                  0.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/s1/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  UART_inst/U0_UART_RX/e1/U27/S (ADDHX1M)                 0.14       0.72 f
  UART_inst/U0_UART_RX/e1/U9/Y (AND2X2M)                  0.13       0.86 f
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.63       0.63 r
  UART_inst/U0_UART_RX/e1/U26/S (ADDHX1M)                 0.09       0.72 f
  UART_inst/U0_UART_RX/e1/U7/Y (AND2X2M)                  0.14       0.86 f
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.60       0.60 r
  UART_inst/U0_UART_RX/e1/U25/S (ADDHX1M)                 0.14       0.74 f
  UART_inst/U0_UART_RX/e1/U8/Y (AND2X2M)                  0.13       0.87 f
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       0.87 f
  data arrival time                                                  0.87

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.63       0.63 r
  UART_inst/U0_UART_RX/e1/U39/Y (CLKINVX1M)               0.10       0.73 f
  UART_inst/U0_UART_RX/e1/U21/Y (AND2X2M)                 0.15       0.88 f
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       0.88 f
  data arrival time                                                  0.88

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/p1/parity_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U21/Y (NAND3X2M)                0.12       0.72 r
  UART_inst/U0_UART_RX/R1/U33/Y (INVX2M)                  0.05       0.77 f
  UART_inst/U0_UART_RX/R1/par_chk_en (RX_FSM)             0.00       0.77 f
  UART_inst/U0_UART_RX/p1/par_chk_en (parity_check)       0.00       0.77 f
  UART_inst/U0_UART_RX/p1/U7/Y (NOR2BX2M)                 0.12       0.89 f
  UART_inst/U0_UART_RX/p1/parity_error_reg/D (DFFRQX2M)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/p1/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_inst/U0_UART_RX/e1/U40/Y (CLKXOR2X2M)              0.24       0.79 f
  UART_inst/U0_UART_RX/e1/U20/Y (AND2X2M)                 0.14       0.92 f
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.63       0.63 f
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.29       0.91 f
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: PULSE_GEN_inst/DFF1_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN_inst/DFF2_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GEN_inst/DFF1_reg/CK (DFFRQX1M)                   0.00       0.00 r
  PULSE_GEN_inst/DFF1_reg/Q (DFFRQX1M)                    0.50       0.50 f
  PULSE_GEN_inst/DFF2_reg/D (DFFRQX1M)                    0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN_inst/DFF2_reg/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_inst/U0_UART_TX/f1/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN_inst/DFF1_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/busy_reg/CK (DFFRQX1M)          0.00       0.00 r
  UART_inst/U0_UART_TX/f1/busy_reg/Q (DFFRQX1M)           0.54       0.54 f
  UART_inst/U0_UART_TX/f1/busy (FSM)                      0.00       0.54 f
  UART_inst/U0_UART_TX/BUSY (UART_TX_TOP)                 0.00       0.54 f
  UART_inst/TX_OUT_V (UART)                               0.00       0.54 f
  PULSE_GEN_inst/LVL_SIG (PULSE_GEN)                      0.00       0.54 f
  PULSE_GEN_inst/DFF1_reg/D (DFFRQX1M)                    0.00       0.54 f
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN_inst/DFF1_reg/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/ser_en_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[2]/Q (DFFRQX1M)          0.49       0.49 r
  UART_inst/U0_UART_TX/f1/U11/Y (AOI211X2M)               0.07       0.56 f
  UART_inst/U0_UART_TX/f1/ser_en_reg/D (DFFRQX1M)         0.00       0.56 f
  data arrival time                                                  0.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/f1/ser_en_reg/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/Q (DFFRQX1M)
                                                          0.51       0.51 r
  UART_inst/U0_UART_TX/s1/U29/Y (NOR2X2M)                 0.07       0.59 f
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/D (DFFRQX1M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/m1/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_inst/U0_UART_TX/s1/ser_data (serializer)           0.00       0.48 f
  UART_inst/U0_UART_TX/m1/ser_data (MUX)                  0.00       0.48 f
  UART_inst/U0_UART_TX/m1/U4/Y (NAND3X2M)                 0.09       0.57 r
  UART_inst/U0_UART_TX/m1/U3/Y (OAI21X2M)                 0.04       0.61 f
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/D (DFFRQX2M)         0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U19/Y (OAI2BB1X2M)              0.15       0.62 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U17/Y (OAI2BB1X2M)              0.15       0.62 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U15/Y (OAI2BB1X2M)              0.15       0.62 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U13/Y (OAI2BB1X2M)              0.15       0.62 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U11/Y (OAI2BB1X2M)              0.15       0.62 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U10/Y (AOI22X1M)                0.10       0.57 r
  UART_inst/U0_UART_TX/s1/U9/Y (OAI2BB1X2M)               0.06       0.63 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/s1/U8/Y (AOI22X1M)                 0.10       0.57 r
  UART_inst/U0_UART_TX/s1/U7/Y (OAI2BB1X2M)               0.06       0.63 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/Q (DFFRQX1M)
                                                          0.53       0.53 f
  UART_inst/U0_UART_TX/s1/U28/Y (OAI21X2M)                0.07       0.60 r
  UART_inst/U0_UART_TX/s1/U27/Y (AOI2B1X1M)               0.07       0.67 f
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/D (DFFRQX1M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/p1/U9/Y (AO2B2X2M)                 0.18       0.66 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/p1/U8/Y (AO2B2X2M)                 0.18       0.66 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/p1/U4/Y (AO2B2X2M)                 0.18       0.66 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/p1/U7/Y (AO2B2X2M)                 0.18       0.66 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_inst/U0_UART_TX/p1/U3/Y (AO2B2X2M)                 0.18       0.66 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_inst/U0_UART_TX/f1/ser_en_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/ser_en_reg/CK (DFFRQX1M)        0.00       0.00 r
  UART_inst/U0_UART_TX/f1/ser_en_reg/Q (DFFRQX1M)         0.50       0.50 f
  UART_inst/U0_UART_TX/f1/ser_en (FSM)                    0.00       0.50 f
  UART_inst/U0_UART_TX/s1/ser_en (serializer)             0.00       0.50 f
  UART_inst/U0_UART_TX/s1/U25/Y (INVX2M)                  0.12       0.62 r
  UART_inst/U0_UART_TX/s1/U30/Y (NOR2X2M)                 0.06       0.68 f
  UART_inst/U0_UART_TX/s1/ser_count_reg[1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/ser_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_inst/U0_UART_TX/p1/U6/Y (AO2B2X2M)                 0.18       0.66 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_inst/U0_UART_TX/p1/U10/Y (AO2B2X2M)                0.19       0.67 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  UART_inst/U0_UART_TX/s1/U21/Y (AO22X1M)                 0.14       0.52 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/Q (DFFRQX1M)
                                                          0.47       0.47 r
  UART_inst/U0_UART_TX/s1/U22/Y (NOR3X2M)                 0.09       0.56 f
  UART_inst/U0_UART_TX/s1/ser_done (serializer)           0.00       0.56 f
  UART_inst/U0_UART_TX/f1/ser_done (FSM)                  0.00       0.56 f
  UART_inst/U0_UART_TX/f1/U10/Y (INVX2M)                  0.05       0.61 r
  UART_inst/U0_UART_TX/f1/U9/Y (OAI31X1M)                 0.08       0.69 f
  UART_inst/U0_UART_TX/f1/cs_reg[2]/D (DFFRQX1M)          0.00       0.69 f
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/f1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]/Q (DFFRQX1M)
                                                          0.51       0.51 f
  UART_inst/U0_UART_TX/p1/U5/Y (AO2B2X2M)                 0.19       0.70 f
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]/D (DFFRQX1M)
                                                          0.00       0.70 f
  data arrival time                                                  0.70

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[2]/Q (DFFRQX1M)          0.49       0.49 r
  UART_inst/U0_UART_TX/f1/U12/Y (NOR2X2M)                 0.09       0.58 f
  UART_inst/U0_UART_TX/f1/U4/Y (NAND2X2M)                 0.07       0.65 r
  UART_inst/U0_UART_TX/f1/U3/Y (OAI211X2M)                0.06       0.71 f
  UART_inst/U0_UART_TX/f1/cs_reg[0]/D (DFFRQX1M)          0.00       0.71 f
  data arrival time                                                  0.71

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/f1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/Q (DFFRQX1M)
                                                          0.53       0.53 f
  UART_inst/U0_UART_TX/s1/U24/Y (AOI32X1M)                0.10       0.63 r
  UART_inst/U0_UART_TX/s1/U23/Y (OAI2BB2X1M)              0.08       0.71 f
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/D (DFFRQX1M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[0]/Q (DFFRQX1M)          0.55       0.55 f
  UART_inst/U0_UART_TX/f1/U16/Y (NAND2X2M)                0.11       0.66 r
  UART_inst/U0_UART_TX/f1/U7/Y (NAND2BX2M)                0.07       0.73 f
  UART_inst/U0_UART_TX/f1/cs_reg[1]/D (DFFRQX1M)          0.00       0.73 f
  data arrival time                                                  0.73

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/f1/cs_reg[1]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: UART_inst/U0_UART_TX/p1/parity_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/parity_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/parity_reg/CK (DFFRQX1M)        0.00       0.00 r
  UART_inst/U0_UART_TX/p1/parity_reg/Q (DFFRQX1M)         0.52       0.52 f
  UART_inst/U0_UART_TX/p1/U11/Y (OAI2BB2X1M)              0.21       0.72 f
  UART_inst/U0_UART_TX/p1/parity_reg/D (DFFRQX1M)         0.00       0.72 f
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/p1/parity_reg/CK (DFFRQX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[0]/Q (DFFRQX1M)          0.49       0.49 r
  UART_inst/U0_UART_TX/f1/U17/Y (INVX2M)                  0.09       0.58 f
  UART_inst/U0_UART_TX/f1/U15/Y (NAND2X2M)                0.09       0.67 r
  UART_inst/U0_UART_TX/f1/U8/Y (NAND2BX2M)                0.06       0.73 f
  UART_inst/U0_UART_TX/f1/busy_reg/D (DFFRQX1M)           0.00       0.73 f
  data arrival time                                                  0.73

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_inst/U0_UART_TX/f1/busy_reg/CK (DFFRQX1M)          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: reset_sync_inst2/sync_reg_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: reset_sync_inst2/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset_sync_inst2/sync_reg_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  reset_sync_inst2/sync_reg_reg[1]/Q (DFFRQX2M)           0.37       0.37 r
  reset_sync_inst2/sync_reg_reg[0]/D (DFFRHQX8M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  reset_sync_inst2/sync_reg_reg[0]/CK (DFFRHQX8M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ClkDiv_inst_TX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/odd_edge_tog_reg/CK (DFFSQX2M)           0.00       0.00 r
  ClkDiv_inst_TX/odd_edge_tog_reg/Q (DFFSQX2M)            0.44       0.44 r
  ClkDiv_inst_TX/U29/Y (XNOR2X1M)                         0.05       0.49 f
  ClkDiv_inst_TX/odd_edge_tog_reg/D (DFFSQX2M)            0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/odd_edge_tog_reg/CK (DFFSQX2M)           0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ClkDiv_inst_RX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/odd_edge_tog_reg/CK (DFFSQX2M)           0.00       0.00 r
  ClkDiv_inst_RX/odd_edge_tog_reg/Q (DFFSQX2M)            0.44       0.44 r
  ClkDiv_inst_RX/U29/Y (XNOR2X1M)                         0.05       0.49 f
  ClkDiv_inst_RX/odd_edge_tog_reg/D (DFFSQX2M)            0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/odd_edge_tog_reg/CK (DFFSQX2M)           0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ClkDiv_inst_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/div_clk_reg/CK (DFFRQX1M)                0.00       0.00 r
  ClkDiv_inst_TX/div_clk_reg/Q (DFFRQX1M)                 0.46       0.46 r
  ClkDiv_inst_TX/U26/Y (CLKXOR2X2M)                       0.21       0.67 f
  ClkDiv_inst_TX/div_clk_reg/D (DFFRQX1M)                 0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/div_clk_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ClkDiv_inst_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/div_clk_reg/CK (DFFRQX1M)                0.00       0.00 r
  ClkDiv_inst_RX/div_clk_reg/Q (DFFRQX1M)                 0.46       0.46 r
  ClkDiv_inst_RX/U26/Y (CLKXOR2X2M)                       0.21       0.67 f
  ClkDiv_inst_RX/div_clk_reg/D (DFFRQX1M)                 0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/div_clk_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ClkDiv_inst_TX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[6]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[6]/Q (DFFRQX1M)                0.54       0.54 f
  ClkDiv_inst_TX/U24/Y (AO22X1M)                          0.26       0.80 f
  ClkDiv_inst_TX/count_reg[6]/D (DFFRQX1M)                0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: ClkDiv_inst_RX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[6]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[6]/Q (DFFRQX1M)                0.54       0.54 f
  ClkDiv_inst_RX/U24/Y (AO22X1M)                          0.26       0.80 f
  ClkDiv_inst_RX/count_reg[6]/D (DFFRQX1M)                0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: ClkDiv_inst_TX/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[5]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[5]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_TX/U23/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_TX/count_reg[5]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_TX/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[4]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[4]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_TX/U22/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_TX/count_reg[4]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_TX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[3]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[3]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_TX/U21/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_TX/count_reg[3]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_RX/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[5]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[5]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_RX/U23/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_RX/count_reg[5]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_RX/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[4]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[4]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_RX/U22/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_RX/count_reg[4]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_RX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[3]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[3]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_RX/U21/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_RX/count_reg[3]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_TX/U20/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_TX/count_reg[2]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_TX/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[1]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[1]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_TX/U19/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_TX/count_reg[1]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_RX/U20/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_RX/count_reg[2]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_RX/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[1]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[1]/Q (DFFRQX1M)                0.55       0.55 f
  ClkDiv_inst_RX/U19/Y (AO22X1M)                          0.26       0.81 f
  ClkDiv_inst_RX/count_reg[1]/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ClkDiv_inst_TX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[0]/Q (DFFRQX1M)                0.56       0.56 f
  ClkDiv_inst_TX/U18/Y (AO22X1M)                          0.27       0.83 f
  ClkDiv_inst_TX/count_reg[0]/D (DFFRQX1M)                0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_TX/count_reg[0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: ClkDiv_inst_RX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[0]/Q (DFFRQX1M)                0.56       0.56 f
  ClkDiv_inst_RX/U18/Y (AO22X1M)                          0.27       0.83 f
  ClkDiv_inst_RX/count_reg[0]/D (DFFRQX1M)                0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_inst_RX/count_reg[0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


1
