INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8202040/LAB_1/LAB_1.srcs/sim_1/new/TB_RAM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_RF_1
