# Constraint file for atomik_edge_sensor_imu_fusion
# 
# Target: Generic FPGA
# Clock: 27 MHz input, 94.5 MHz PLL output (matches Phase 3)

# Clock constraint
# create_clock -name clk -period 10.582 [get_ports clk]  # 94.5 MHz

# I/O constraints
# set_property IOSTANDARD LVCMOS33 [get_ports clk]
# set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
