## Generated SDC file "TestBench_LS.out.sdc"

## Copyright (C) 2019  Intel Corporation. All rights reserved.
## Your use of Intel Corporation's design tools, logic functions 
## and other software and tools, and any partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Intel Program License 
## Subscription Agreement, the Intel Quartus Prime License Agreement,
## the Intel FPGA IP License Agreement, or other applicable license
## agreement, including, without limitation, that your use is for
## the sole purpose of programming logic devices manufactured by
## Intel and sold by Intel or its authorized distributors.  Please
## refer to the applicable agreement for further details, at
## https://fpgasoftware.intel.com/eula.


## VENDOR  "Altera"
## PROGRAM "Quartus Prime"
## VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition"

## DATE    "Mon Nov 11 13:55:44 2019"

##
## DEVICE  "EP4SGX230KF40C2"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {OSC_50_BANK6} -period 20.000 -waveform { 0.000 10.000 } [get_ports {OSC_50_BANK6}]
create_clock -name {M1_DDR2_dqs[0]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[0]}] -add
create_clock -name {M1_DDR2_dqs[1]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[1]}] -add
create_clock -name {M1_DDR2_dqs[2]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[2]}] -add
create_clock -name {M1_DDR2_dqs[3]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[3]}] -add
create_clock -name {M1_DDR2_dqs[4]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[4]}] -add
create_clock -name {M1_DDR2_dqs[5]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[5]}] -add
create_clock -name {M1_DDR2_dqs[6]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[6]}] -add
create_clock -name {M1_DDR2_dqs[7]_IN} -period 2.500 -waveform { 0.000 1.250 } [get_ports {M1_DDR2_dqs[7]}] -add


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {u0|ddr2_ram|pll0|pll_afi_clk} -source [get_ports {OSC_50_BANK6}] -multiply_by 4 -master_clock {OSC_50_BANK6} [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {u0|ddr2_ram|pll0|pll_mem_clk} -source [get_ports {OSC_50_BANK6}] -multiply_by 8 -master_clock {OSC_50_BANK6} [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {u0|ddr2_ram|pll0|pll_addr_cmd_clk} -source [get_ports {OSC_50_BANK6}] -multiply_by 4 -phase 270.000 -master_clock {OSC_50_BANK6} [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {u0|ddr2_ram|pll0|pll_write_clk} -source [get_ports {OSC_50_BANK6}] -multiply_by 8 -phase 90.000 -master_clock {OSC_50_BANK6} [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[2]}] 
create_generated_clock -name {u0|ddr2_ram|pll0|pll_avl_clk} -source [get_ports {OSC_50_BANK6}] -multiply_by 2 -master_clock {OSC_50_BANK6} [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[5]}] 
create_generated_clock -name {u0|ddr2_ram|pll0|pll_config_clk} -source [get_ports {OSC_50_BANK6}] -divide_by 2 -master_clock {OSC_50_BANK6} [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[6]}] 
create_generated_clock -name {M1_DDR2_clk[0]} -source [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[1]}] -master_clock {u0|ddr2_ram|pll0|pll_mem_clk} [get_ports {M1_DDR2_clk[0]}] 
create_generated_clock -name {M1_DDR2_clk[1]} -source [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[1]}] -master_clock {u0|ddr2_ram|pll0|pll_mem_clk} [get_ports {M1_DDR2_clk[1]}] 
create_generated_clock -name {M1_DDR2_clk_n[0]} -source [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[1]}] -master_clock {u0|ddr2_ram|pll0|pll_mem_clk} -invert [get_ports {M1_DDR2_clk_n[0]}] 
create_generated_clock -name {M1_DDR2_clk_n[1]} -source [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[1]}] -master_clock {u0|ddr2_ram|pll0|pll_mem_clk} -invert [get_ports {M1_DDR2_clk_n[1]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_0} -source [get_ports {M1_DDR2_dqs[0]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[0]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[0]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_1} -source [get_ports {M1_DDR2_dqs[1]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[1]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[1]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_2} -source [get_ports {M1_DDR2_dqs[2]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[2]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[2]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_3} -source [get_ports {M1_DDR2_dqs[3]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[3]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[3]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_4} -source [get_ports {M1_DDR2_dqs[4]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[4]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[4]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_5} -source [get_ports {M1_DDR2_dqs[5]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[5]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[5]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_6} -source [get_ports {M1_DDR2_dqs[6]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[6]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[6]}] 
create_generated_clock -name {u0|ddr2_ram|div_clock_7} -source [get_ports {M1_DDR2_dqs[7]}] -divide_by 2 -offset 0.001 -phase 90.000 -master_clock {M1_DDR2_dqs[7]_IN} [get_registers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[7]}] 
create_generated_clock -name {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} -source [get_pins {u0|ddr2_ram|pll0|upll_memphy|auto_generated|pll1|clk[2]}] -phase 90.000 -master_clock {u0|ddr2_ram|pll0|pll_write_clk} [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oe_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_oct_bar_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oct_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].data_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_alignment|clk u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oct_alignment|clk}] 
create_generated_clock -name {M1_DDR2_dqs[0]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[0]}] -add
create_generated_clock -name {M1_DDR2_dqs[1]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[1]}] -add
create_generated_clock -name {M1_DDR2_dqs[2]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[2]}] -add
create_generated_clock -name {M1_DDR2_dqs[3]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[3]}] -add
create_generated_clock -name {M1_DDR2_dqs[4]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[4]}] -add
create_generated_clock -name {M1_DDR2_dqs[5]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[5]}] -add
create_generated_clock -name {M1_DDR2_dqs[6]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[6]}] -add
create_generated_clock -name {M1_DDR2_dqs[7]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqs[7]}] -add
create_generated_clock -name {M1_DDR2_dqsn[0]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[0]}] 
create_generated_clock -name {M1_DDR2_dqsn[1]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[1]}] 
create_generated_clock -name {M1_DDR2_dqsn[2]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[2]}] 
create_generated_clock -name {M1_DDR2_dqsn[3]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[3]}] 
create_generated_clock -name {M1_DDR2_dqsn[4]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[4]}] 
create_generated_clock -name {M1_DDR2_dqsn[5]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[5]}] 
create_generated_clock -name {M1_DDR2_dqsn[6]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[6]}] 
create_generated_clock -name {M1_DDR2_dqsn[7]_OUT} -source [get_pins {u0|ddr2_ram|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o}] -phase 90.000 -master_clock {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk} [get_ports {M1_DDR2_dqsn[7]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_7}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_7}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_7}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_7}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[7]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[6]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_5}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[5]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_4}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[4]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_3}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[3]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_2}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[2]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_1}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[1]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|div_clock_0}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk_n[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_mem_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {OSC_50_BANK6}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -rise_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {M1_DDR2_dqs[0]_IN}] -fall_to [get_clocks {altera_reserved_tck}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_7}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_7}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_7}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_7}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_6}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_6}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_6}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_6}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_5}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_5}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_5}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_5}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_4}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_4}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_4}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_4}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_3}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_3}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_3}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_3}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_1}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_1}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_1}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_1}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_0}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_0}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_0}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_0}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_2}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|div_clock_2}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_2}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|div_clock_2}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -rise_to [get_clocks {M1_DDR2_clk[1]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -fall_to [get_clocks {M1_DDR2_clk[1]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -rise_to [get_clocks {M1_DDR2_clk[0]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -fall_to [get_clocks {M1_DDR2_clk[0]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|testbench_ls_ddr2_ram_p0_leveling_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[7]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[6]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[5]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[4]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[3]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[2]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[1]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {M1_DDR2_dqs[0]_IN}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_config_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_avl_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_addr_cmd_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {OSC_50_BANK6}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {OSC_50_BANK6}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {OSC_50_BANK6}] -rise_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {OSC_50_BANK6}] -fall_to [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[0]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[0]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[1]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[1]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[2]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[2]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[3]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[3]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[4]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[4]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[5]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[5]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[6]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[6]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  0.284 [get_ports {M1_DDR2_dq[7]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_IN}]  -0.434 [get_ports {M1_DDR2_dq[7]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[8]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[8]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[9]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[9]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[10]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[10]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[11]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[11]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[12]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[12]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[13]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[13]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[14]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[14]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  0.284 [get_ports {M1_DDR2_dq[15]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_IN}]  -0.434 [get_ports {M1_DDR2_dq[15]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[16]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[16]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[17]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[17]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[18]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[18]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[19]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[19]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[20]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[20]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[21]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[21]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[22]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[22]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  0.284 [get_ports {M1_DDR2_dq[23]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_IN}]  -0.434 [get_ports {M1_DDR2_dq[23]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[24]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[24]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[25]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[25]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[26]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[26]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[27]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[27]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[28]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[28]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[29]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[29]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[30]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[30]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  0.284 [get_ports {M1_DDR2_dq[31]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_IN}]  -0.434 [get_ports {M1_DDR2_dq[31]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[32]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[32]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[33]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[33]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[34]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[34]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[35]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[35]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[36]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[36]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[37]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[37]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[38]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[38]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  0.284 [get_ports {M1_DDR2_dq[39]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_IN}]  -0.434 [get_ports {M1_DDR2_dq[39]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[40]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[40]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[41]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[41]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[42]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[42]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[43]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[43]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[44]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[44]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[45]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[45]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[46]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[46]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  0.284 [get_ports {M1_DDR2_dq[47]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_IN}]  -0.434 [get_ports {M1_DDR2_dq[47]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[48]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[48]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[49]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[49]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[50]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[50]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[51]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[51]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[52]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[52]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[53]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[53]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[54]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[54]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  0.284 [get_ports {M1_DDR2_dq[55]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_IN}]  -0.434 [get_ports {M1_DDR2_dq[55]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[56]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[56]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[57]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[57]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[58]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[58]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[59]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[59]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[60]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[60]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[61]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[61]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[62]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[62]}]
set_input_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  0.284 [get_ports {M1_DDR2_dq[63]}]
set_input_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_IN}]  -0.434 [get_ports {M1_DDR2_dq[63]}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[3]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[3]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[3]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[3]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[4]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[4]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[4]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[4]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[5]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[5]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[5]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[5]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[6]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[6]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[6]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[6]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[7]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[7]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[7]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[7]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[8]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[8]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[8]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[8]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[9]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[9]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[9]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[9]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[10]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[10]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[10]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[10]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[11]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[11]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[11]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[11]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[12]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[12]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[12]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[12]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_addr[13]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_addr[13]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_addr[13]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_addr[13]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_ba[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_ba[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_ba[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_ba[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_cas_n}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_cas_n}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_cas_n}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_cas_n}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_cke[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_cke[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_cke[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_cke[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_cs_n[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_cs_n[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_cs_n[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_cs_n[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dm[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dm[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dm[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dm[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dm[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dm[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dm[3]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[3]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dm[3]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[3]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dm[4]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[4]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dm[4]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[4]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dm[5]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[5]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dm[5]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[5]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dm[6]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[6]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dm[6]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[6]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dm[7]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[7]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dm[7]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dm[7]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[1]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[1]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[2]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[2]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[3]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[3]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[3]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[3]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[4]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[4]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[4]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[4]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[5]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[5]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[5]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[5]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[6]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[6]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[6]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[6]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[7]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[7]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  0.629 [get_ports {M1_DDR2_dq[7]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[0]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[7]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[8]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[8]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[8]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[8]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[9]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[9]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[9]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[9]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[10]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[10]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[10]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[10]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[11]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[11]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[11]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[11]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[12]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[12]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[12]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[12]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[13]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[13]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[13]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[13]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[14]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[14]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[14]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[14]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[15]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[15]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  0.629 [get_ports {M1_DDR2_dq[15]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[1]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[15]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[16]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[16]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[16]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[16]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[17]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[17]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[17]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[17]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[18]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[18]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[18]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[18]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[19]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[19]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[19]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[19]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[20]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[20]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[20]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[20]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[21]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[21]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[21]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[21]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[22]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[22]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[22]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[22]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[23]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[23]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  0.629 [get_ports {M1_DDR2_dq[23]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[2]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[23]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[24]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[24]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[24]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[24]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[25]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[25]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[25]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[25]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[26]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[26]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[26]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[26]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[27]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[27]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[27]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[27]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[28]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[28]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[28]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[28]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[29]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[29]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[29]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[29]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[30]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[30]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[30]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[30]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[31]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[31]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  0.629 [get_ports {M1_DDR2_dq[31]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[3]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[31]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[32]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[32]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[32]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[32]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[33]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[33]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[33]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[33]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[34]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[34]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[34]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[34]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[35]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[35]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[35]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[35]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[36]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[36]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[36]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[36]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[37]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[37]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[37]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[37]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[38]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[38]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[38]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[38]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[39]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[39]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  0.629 [get_ports {M1_DDR2_dq[39]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[4]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[39]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[40]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[40]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[40]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[40]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[41]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[41]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[41]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[41]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[42]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[42]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[42]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[42]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[43]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[43]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[43]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[43]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[44]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[44]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[44]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[44]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[45]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[45]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[45]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[45]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[46]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[46]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[46]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[46]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[47]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[47]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  0.629 [get_ports {M1_DDR2_dq[47]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[5]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[47]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[48]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[48]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[48]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[48]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[49]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[49]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[49]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[49]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[50]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[50]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[50]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[50]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[51]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[51]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[51]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[51]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[52]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[52]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[52]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[52]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[53]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[53]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[53]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[53]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[54]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[54]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[54]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[54]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[55]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[55]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  0.629 [get_ports {M1_DDR2_dq[55]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[6]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[55]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[56]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[56]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[56]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[56]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[57]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[57]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[57]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[57]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[58]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[58]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[58]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[58]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[59]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[59]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[59]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[59]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[60]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[60]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[60]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[60]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[61]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[61]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[61]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[61]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[62]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[62]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[62]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[62]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[63]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqsn[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[63]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  0.629 [get_ports {M1_DDR2_dq[63]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_dqs[7]_OUT}]  -0.518 [get_ports {M1_DDR2_dq[63]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_odt[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_odt[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_odt[0]}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_odt[0]}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_ras_n}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_ras_n}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_ras_n}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_ras_n}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[1]}]  1.195 [get_ports {M1_DDR2_we_n}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[1]}]  0.085 [get_ports {M1_DDR2_we_n}]
set_output_delay -add_delay -max -clock [get_clocks {M1_DDR2_clk[0]}]  1.195 [get_ports {M1_DDR2_we_n}]
set_output_delay -add_delay -min -clock [get_clocks {M1_DDR2_clk[0]}]  0.085 [get_ports {M1_DDR2_we_n}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[0]_IN u0|ddr2_ram|div_clock_0}] -group [get_clocks {M1_DDR2_dqs[0]_OUT M1_DDR2_dqsn[0]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[1]_IN u0|ddr2_ram|div_clock_1}] -group [get_clocks {M1_DDR2_dqs[1]_OUT M1_DDR2_dqsn[1]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[2]_IN u0|ddr2_ram|div_clock_2}] -group [get_clocks {M1_DDR2_dqs[2]_OUT M1_DDR2_dqsn[2]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[3]_IN u0|ddr2_ram|div_clock_3}] -group [get_clocks {M1_DDR2_dqs[3]_OUT M1_DDR2_dqsn[3]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[4]_IN u0|ddr2_ram|div_clock_4}] -group [get_clocks {M1_DDR2_dqs[4]_OUT M1_DDR2_dqsn[4]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[5]_IN u0|ddr2_ram|div_clock_5}] -group [get_clocks {M1_DDR2_dqs[5]_OUT M1_DDR2_dqsn[5]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[6]_IN u0|ddr2_ram|div_clock_6}] -group [get_clocks {M1_DDR2_dqs[6]_OUT M1_DDR2_dqsn[6]_OUT}] 
set_clock_groups -physically_exclusive -group [get_clocks {M1_DDR2_dqs[7]_IN u0|ddr2_ram|div_clock_7}] -group [get_clocks {M1_DDR2_dqs[7]_OUT M1_DDR2_dqsn[7]_OUT}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_0}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_1}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_2}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_3}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_4}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_5}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_6}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}]  -to  [get_clocks {u0|ddr2_ram|div_clock_7}]
set_false_path  -from  [get_clocks {u0|ddr2_ram|pll0|pll_write_clk}]  -to  [get_clocks {*_IN}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}] 
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers *]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}] 
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -from [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_nios2_oci_break:the_testbench_ls_nios_cpu_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|*sr*}]
set_false_path -from [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|*sr[33]}]
set_false_path -from [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|*sr[0]}]
set_false_path -from [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|*sr[34]}]
set_false_path -from [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_nios2_ocimem:the_testbench_ls_nios_cpu_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|*sr*}]
set_false_path -from [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|*sr*}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_sysclk:the_testbench_ls_nios_cpu_cpu_debug_slave_sysclk|*jdo*}]
set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_sysclk:the_testbench_ls_nios_cpu_cpu_debug_slave_sysclk|ir*}]
set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*testbench_ls_nios_cpu_cpu:*|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug|monitor_go}]
set_false_path -from [get_registers {*altera_jtag_src_crosser:*|sink_data_buffer*}] -to [get_registers {*altera_jtag_src_crosser:*|src_data*}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|enable_ctrl~DQS_ENABLE_OUT_DFF}] -to [get_keepers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|dqs_enable_block~DFFIN}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|enable_ctrl~DFFEXTENDDQSENABLE}] -to [get_keepers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|dqs_enable_block~DFFIN}]
set_false_path -to [get_ports {M1_DDR2_dqs[0]}]
set_false_path -to [get_ports {M1_DDR2_dqs[1]}]
set_false_path -to [get_ports {M1_DDR2_dqs[2]}]
set_false_path -to [get_ports {M1_DDR2_dqs[3]}]
set_false_path -to [get_ports {M1_DDR2_dqs[4]}]
set_false_path -to [get_ports {M1_DDR2_dqs[5]}]
set_false_path -to [get_ports {M1_DDR2_dqs[6]}]
set_false_path -to [get_ports {M1_DDR2_dqs[7]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[0]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[1]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[2]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[3]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[4]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[5]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[6]}]
set_false_path -to [get_ports {M1_DDR2_dqsn[7]}]
set_false_path -to [get_ports {M1_DDR2_clk[0]}]
set_false_path -to [get_ports {M1_DDR2_clk[1]}]
set_false_path -to [get_ports {M1_DDR2_clk_n[0]}]
set_false_path -to [get_ports {M1_DDR2_clk_n[1]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[0]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[0]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[1]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[1]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[2]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[2]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[3]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[3]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[4]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[4]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[5]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[5]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[6]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[6]}]
set_false_path -from [get_clocks {u0|ddr2_ram|pll0|pll_afi_clk}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[7]}]
set_false_path -from [get_keepers {*:u0|*:ddr2_ram|*:s0|*}] -to [get_keepers {u0|ddr2_ram|p0|umemphy|uread_datapath|read_capture_clk_div2[7]}]
set_false_path -from [get_registers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].read_subgroup[*].uread_fifo*|data_stored[*][*]}] -to [get_registers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_fifo*|rd_data[*]}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -from [get_registers {*:u0|*:ddr2_ram|*s0|*sequencer_phy_mgr_inst|phy_mux_sel}] -to [remove_from_collection [get_keepers *] [get_registers {*:u0|*:ddr2_ram|*s0|*sequencer_phy_mgr_inst|phy_mux_sel *:u0|*:ddr2_ram|*p0|*altdq_dqs2_inst|oct_*reg*}]] 3
set_multicycle_path -hold -end -from [get_registers {*:u0|*:ddr2_ram|*s0|*sequencer_phy_mgr_inst|phy_mux_sel}] -to [remove_from_collection [get_keepers *] [get_registers {*:u0|*:ddr2_ram|*s0|*sequencer_phy_mgr_inst|phy_mux_sel *:u0|*:ddr2_ram|*p0|*altdq_dqs2_inst|oct_*reg*}]] 2
set_multicycle_path -setup -end -to [get_registers {*:u0|*:ddr2_ram|*p0|*umemphy|*uio_pads|*uaddr_cmd_pads|*clock_gen[*].umem_ck_pad|*}] 4
set_multicycle_path -hold -end -to [get_registers {*:u0|*:ddr2_ram|*p0|*umemphy|*uio_pads|*uaddr_cmd_pads|*clock_gen[*].umem_ck_pad|*}] 4


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from [get_ports {M1_DDR2_dq[0]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[1]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[2]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[3]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[4]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[5]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[6]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[7]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[8]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[9]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[10]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[11]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[12]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[13]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[14]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[15]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[16]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[17]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[18]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[19]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[20]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[21]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[22]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[23]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[24]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[25]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[26]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[27]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[28]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[29]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[30]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[31]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[32]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[33]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[34]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[35]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[36]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[37]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[38]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[39]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[40]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[41]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[42]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[43]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[44]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[45]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[46]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[47]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[48]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[49]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[50]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[51]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[52]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[53]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[54]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[55]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[56]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[57]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[58]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[59]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[60]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[61]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[62]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_ports {M1_DDR2_dq[63]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] 0.000
set_max_delay -from [get_registers {*:u0|*:ddr2_ram*read_data_out*}] -to [get_keepers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].read_subgroup[*].uread_fifo*|data_stored[*][*]}] -0.050


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from [get_ports {M1_DDR2_dq[0]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[1]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[2]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[3]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[4]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[5]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[6]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[7]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[8]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[9]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[10]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[11]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[12]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[13]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[14]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[15]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[16]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[17]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[18]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[19]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[20]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[21]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[22]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[23]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[24]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[25]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[26]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[27]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[28]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[29]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[30]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[31]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[32]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[33]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[34]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[35]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[36]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[37]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[38]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[39]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[40]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[41]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[42]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[43]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[44]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[45]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[46]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[47]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[48]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[49]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[50]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[51]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[52]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[53]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[54]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[55]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[56]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[57]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[58]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[59]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[60]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[61]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[62]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_ports {M1_DDR2_dq[63]}] -to [get_keepers {{*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg*} {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*read_data_out[*]}}] -1.250
set_min_delay -from [get_registers {*:u0|*:ddr2_ram*read_data_out*}] -to [get_keepers {*:u0|*:ddr2_ram|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].read_subgroup[*].uread_fifo*|data_stored[*][*]}] -2.300


#**************************************************************
# Set Input Transition
#**************************************************************

