vlib work
vlib riviera

vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_vip_v1_1_6
vlib riviera/zynq_ultra_ps_e_vip_v1_0_6
vlib riviera/xil_defaultlib
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/lib_cdc_v1_0_2
vlib riviera/interrupt_control_v3_1_4
vlib riviera/axi_gpio_v2_0_22
vlib riviera/generic_baseblocks_v2_1_0
vlib riviera/axi_register_slice_v2_1_20
vlib riviera/fifo_generator_v13_2_5
vlib riviera/axi_data_fifo_v2_1_19
vlib riviera/axi_crossbar_v2_1_21
vlib riviera/proc_sys_reset_v5_0_13
vlib riviera/axi_bram_ctrl_v4_1_2
vlib riviera/blk_mem_gen_v8_4_4
vlib riviera/lib_pkg_v1_0_2
vlib riviera/lib_srl_fifo_v1_0_2
vlib riviera/axi_uart16550_v2_0_22
vlib riviera/xlslice_v1_0_2
vlib riviera/xlconcat_v2_1_3
vlib riviera/axis_infrastructure_v1_1_0
vlib riviera/axis_register_slice_v1_1_20
vlib riviera/axis_dwidth_converter_v1_1_19
vlib riviera/xbip_utils_v3_0_10
vlib riviera/axi_utils_v2_0_6
vlib riviera/fir_compiler_v7_2_13
vlib riviera/axis_broadcaster_v1_1_19
vlib riviera/cic_compiler_v4_0_15
vlib riviera/axis_combiner_v1_1_18
vlib riviera/xbip_pipe_v3_0_6
vlib riviera/xbip_bram18k_v3_0_6
vlib riviera/mult_gen_v12_0_16
vlib riviera/cmpy_v6_0_18
vlib riviera/xbip_dsp48_wrapper_v3_0_4
vlib riviera/xbip_dsp48_addsub_v3_0_6
vlib riviera/xbip_dsp48_multadd_v3_0_6
vlib riviera/dds_compiler_v6_0_19
vlib riviera/sim_clk_gen_v1_0_2
vlib riviera/xlconstant_v1_1_6
vlib riviera/axi_protocol_converter_v2_1_20
vlib riviera/axi_clock_converter_v2_1_19
vlib riviera/axi_dwidth_converter_v2_1_20

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_6 riviera/axi_vip_v1_1_6
vmap zynq_ultra_ps_e_vip_v1_0_6 riviera/zynq_ultra_ps_e_vip_v1_0_6
vmap xil_defaultlib riviera/xil_defaultlib
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap lib_cdc_v1_0_2 riviera/lib_cdc_v1_0_2
vmap interrupt_control_v3_1_4 riviera/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_22 riviera/axi_gpio_v2_0_22
vmap generic_baseblocks_v2_1_0 riviera/generic_baseblocks_v2_1_0
vmap axi_register_slice_v2_1_20 riviera/axi_register_slice_v2_1_20
vmap fifo_generator_v13_2_5 riviera/fifo_generator_v13_2_5
vmap axi_data_fifo_v2_1_19 riviera/axi_data_fifo_v2_1_19
vmap axi_crossbar_v2_1_21 riviera/axi_crossbar_v2_1_21
vmap proc_sys_reset_v5_0_13 riviera/proc_sys_reset_v5_0_13
vmap axi_bram_ctrl_v4_1_2 riviera/axi_bram_ctrl_v4_1_2
vmap blk_mem_gen_v8_4_4 riviera/blk_mem_gen_v8_4_4
vmap lib_pkg_v1_0_2 riviera/lib_pkg_v1_0_2
vmap lib_srl_fifo_v1_0_2 riviera/lib_srl_fifo_v1_0_2
vmap axi_uart16550_v2_0_22 riviera/axi_uart16550_v2_0_22
vmap xlslice_v1_0_2 riviera/xlslice_v1_0_2
vmap xlconcat_v2_1_3 riviera/xlconcat_v2_1_3
vmap axis_infrastructure_v1_1_0 riviera/axis_infrastructure_v1_1_0
vmap axis_register_slice_v1_1_20 riviera/axis_register_slice_v1_1_20
vmap axis_dwidth_converter_v1_1_19 riviera/axis_dwidth_converter_v1_1_19
vmap xbip_utils_v3_0_10 riviera/xbip_utils_v3_0_10
vmap axi_utils_v2_0_6 riviera/axi_utils_v2_0_6
vmap fir_compiler_v7_2_13 riviera/fir_compiler_v7_2_13
vmap axis_broadcaster_v1_1_19 riviera/axis_broadcaster_v1_1_19
vmap cic_compiler_v4_0_15 riviera/cic_compiler_v4_0_15
vmap axis_combiner_v1_1_18 riviera/axis_combiner_v1_1_18
vmap xbip_pipe_v3_0_6 riviera/xbip_pipe_v3_0_6
vmap xbip_bram18k_v3_0_6 riviera/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_16 riviera/mult_gen_v12_0_16
vmap cmpy_v6_0_18 riviera/cmpy_v6_0_18
vmap xbip_dsp48_wrapper_v3_0_4 riviera/xbip_dsp48_wrapper_v3_0_4
vmap xbip_dsp48_addsub_v3_0_6 riviera/xbip_dsp48_addsub_v3_0_6
vmap xbip_dsp48_multadd_v3_0_6 riviera/xbip_dsp48_multadd_v3_0_6
vmap dds_compiler_v6_0_19 riviera/dds_compiler_v6_0_19
vmap sim_clk_gen_v1_0_2 riviera/sim_clk_gen_v1_0_2
vmap xlconstant_v1_1_6 riviera/xlconstant_v1_1_6
vmap axi_protocol_converter_v2_1_20 riviera/axi_protocol_converter_v2_1_20
vmap axi_clock_converter_v2_1_19 riviera/axi_clock_converter_v2_1_19
vmap axi_dwidth_converter_v2_1_20 riviera/axi_dwidth_converter_v2_1_20

vlog -work xilinx_vip  -sv2k12 "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -sv2k12 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93 \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_6  -sv2k12 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/dc12/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work zynq_ultra_ps_e_vip_v1_0_6  -sv2k12 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim/ultra96v2_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

vcom -work axi_lite_ipif_v3_0_4 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_4 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_22 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_0/sim/ultra96v2_bd_axi_gpio_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_20  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_5  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_5 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_5  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_19  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_21  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_xbar_0/sim/ultra96v2_bd_xbar_0.v" \

vcom -work proc_sys_reset_v5_0_13 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_rst_ps8_0_100M_1/sim/ultra96v2_bd_rst_ps8_0_100M_1.vhd" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_1/sim/ultra96v2_bd_axi_gpio_0_1.vhd" \

vcom -work axi_bram_ctrl_v4_1_2 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axi_bram_ctrl_0_0/sim/ultra96v2_bd_axi_bram_ctrl_0_0.vhd" \

vlog -work blk_mem_gen_v8_4_4  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_blk_mem_gen_0_0/sim/ultra96v2_bd_blk_mem_gen_0_0.v" \

vcom -work lib_pkg_v1_0_2 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_uart16550_v2_0_22 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/7d1b/hdl/axi_uart16550_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axi_uart16550_0_0/sim/ultra96v2_bd_axi_uart16550_0_0.vhd" \

vlog -work xlslice_v1_0_2  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_0_0/sim/ultra96v2_bd_xlslice_0_0.v" \

vlog -work xlconcat_v2_1_3  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_xlconcat_0_0/sim/ultra96v2_bd_xlconcat_0_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_clk_wiz_0_0/ultra96v2_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_clk_wiz_0_0/ultra96v2_bd_clk_wiz_0_0.v" \

vlog -work axis_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_register_slice_v1_1_20  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/00d6/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work axis_dwidth_converter_v1_1_19  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_dwidth_converter_0_0/sim/ultra96v2_bd_axis_dwidth_converter_0_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_dwidth_converter_1_0/sim/ultra96v2_bd_axis_dwidth_converter_1_0.v" \

vcom -work xbip_utils_v3_0_10 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/b795/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_6 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work fir_compiler_v7_2_13 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/352e/hdl/fir_compiler_v7_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_fir_compiler_0_0/sim/ultra96v2_bd_fir_compiler_0_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/tdata_ultra96v2_bd_axis_broadcaster_0_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/tuser_ultra96v2_bd_axis_broadcaster_0_0.v" \

vlog -work axis_broadcaster_v1_1_19  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/d7e4/hdl/axis_broadcaster_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/top_ultra96v2_bd_axis_broadcaster_0_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/sim/ultra96v2_bd_axis_broadcaster_0_0.v" \

vcom -work cic_compiler_v4_0_15 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0aa2/hdl/cic_compiler_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_cic_compiler_0_0/sim/ultra96v2_bd_cic_compiler_0_0.vhd" \

vlog -work axis_combiner_v1_1_18  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ddc9/hdl/axis_combiner_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_axis_combiner_0_0/sim/ultra96v2_bd_axis_combiner_0_0.v" \

vcom -work xbip_pipe_v3_0_6 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_16 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work cmpy_v6_0_18 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/231d/hdl/cmpy_v6_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_cmpy_0_0/sim/ultra96v2_bd_cmpy_0_0.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_6 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work dds_compiler_v6_0_19 -93 \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/c3fd/hdl/dds_compiler_v6_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_dds_compiler_0_0/sim/ultra96v2_bd_dds_compiler_0_0.vhd" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_cic_compiler_0_1/sim/ultra96v2_bd_cic_compiler_0_1.vhd" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_proc_sys_reset_0_0/sim/ultra96v2_bd_proc_sys_reset_0_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_bus_to_axis_0_0/sim/ultra96v2_bd_bus_to_axis_0_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_dds_compiler_1_0/sim/ultra96v2_bd_dds_compiler_1_0.vhd" \

vlog -work sim_clk_gen_v1_0_2  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/b740/hdl/sim_clk_gen_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_sim_clk_gen_0_0/sim/ultra96v2_bd_sim_clk_gen_0_0.v" \
"../../../bd/ultra96v2_bd/sim/ultra96v2_bd.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_0_2/sim/ultra96v2_bd_xlslice_0_2.v" \

vlog -work xlconstant_v1_1_6  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_xlconstant_0_0/sim/ultra96v2_bd_xlconstant_0_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_3_0/sim/ultra96v2_bd_xlslice_3_0.v" \

vlog -work axi_protocol_converter_v2_1_20  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work axi_clock_converter_v2_1_19  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work axi_dwidth_converter_v2_1_20  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim_tlm" "+incdir+../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0" "+incdir+C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_0/sim/ultra96v2_bd_auto_ds_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_0/sim/ultra96v2_bd_auto_pc_0.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_1/sim/ultra96v2_bd_auto_ds_1.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_1/sim/ultra96v2_bd_auto_pc_1.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_2/sim/ultra96v2_bd_auto_ds_2.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_3/sim/ultra96v2_bd_auto_ds_3.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_2/sim/ultra96v2_bd_auto_pc_2.v" \
"../../../bd/ultra96v2_bd/ip/ultra96v2_bd_cvt_offset_binary_0_0/sim/ultra96v2_bd_cvt_offset_binary_0_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

