#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b6da20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b6dbb0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b78ef0 .functor NOT 1, L_0x1ba3920, C4<0>, C4<0>, C4<0>;
L_0x1ba3680 .functor XOR 1, L_0x1ba3520, L_0x1ba35e0, C4<0>, C4<0>;
L_0x1ba3810 .functor XOR 1, L_0x1ba3680, L_0x1ba3740, C4<0>, C4<0>;
v0x1b9f940_0 .net *"_ivl_10", 0 0, L_0x1ba3740;  1 drivers
v0x1b9fa40_0 .net *"_ivl_12", 0 0, L_0x1ba3810;  1 drivers
v0x1b9fb20_0 .net *"_ivl_2", 0 0, L_0x1ba18f0;  1 drivers
v0x1b9fbe0_0 .net *"_ivl_4", 0 0, L_0x1ba3520;  1 drivers
v0x1b9fcc0_0 .net *"_ivl_6", 0 0, L_0x1ba35e0;  1 drivers
v0x1b9fdf0_0 .net *"_ivl_8", 0 0, L_0x1ba3680;  1 drivers
v0x1b9fed0_0 .net "a", 0 0, v0x1b9c800_0;  1 drivers
v0x1b9ff70_0 .net "b", 0 0, v0x1b9c8a0_0;  1 drivers
v0x1ba0010_0 .net "c", 0 0, v0x1b9c940_0;  1 drivers
v0x1ba00b0_0 .var "clk", 0 0;
v0x1ba0150_0 .net "d", 0 0, v0x1b9ca80_0;  1 drivers
v0x1ba01f0_0 .net "q_dut", 0 0, L_0x1ba33c0;  1 drivers
v0x1ba0290_0 .net "q_ref", 0 0, L_0x1ba0930;  1 drivers
v0x1ba0330_0 .var/2u "stats1", 159 0;
v0x1ba03d0_0 .var/2u "strobe", 0 0;
v0x1ba0470_0 .net "tb_match", 0 0, L_0x1ba3920;  1 drivers
v0x1ba0530_0 .net "tb_mismatch", 0 0, L_0x1b78ef0;  1 drivers
v0x1ba05f0_0 .net "wavedrom_enable", 0 0, v0x1b9cb70_0;  1 drivers
v0x1ba0690_0 .net "wavedrom_title", 511 0, v0x1b9cc10_0;  1 drivers
L_0x1ba18f0 .concat [ 1 0 0 0], L_0x1ba0930;
L_0x1ba3520 .concat [ 1 0 0 0], L_0x1ba0930;
L_0x1ba35e0 .concat [ 1 0 0 0], L_0x1ba33c0;
L_0x1ba3740 .concat [ 1 0 0 0], L_0x1ba0930;
L_0x1ba3920 .cmp/eeq 1, L_0x1ba18f0, L_0x1ba3810;
S_0x1b6dd40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b6dbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b59ea0 .functor NOT 1, v0x1b9c800_0, C4<0>, C4<0>, C4<0>;
L_0x1b6e4a0 .functor XOR 1, L_0x1b59ea0, v0x1b9c8a0_0, C4<0>, C4<0>;
L_0x1b78f60 .functor XOR 1, L_0x1b6e4a0, v0x1b9c940_0, C4<0>, C4<0>;
L_0x1ba0930 .functor XOR 1, L_0x1b78f60, v0x1b9ca80_0, C4<0>, C4<0>;
v0x1b79160_0 .net *"_ivl_0", 0 0, L_0x1b59ea0;  1 drivers
v0x1b79200_0 .net *"_ivl_2", 0 0, L_0x1b6e4a0;  1 drivers
v0x1b59ff0_0 .net *"_ivl_4", 0 0, L_0x1b78f60;  1 drivers
v0x1b5a090_0 .net "a", 0 0, v0x1b9c800_0;  alias, 1 drivers
v0x1b9bbc0_0 .net "b", 0 0, v0x1b9c8a0_0;  alias, 1 drivers
v0x1b9bcd0_0 .net "c", 0 0, v0x1b9c940_0;  alias, 1 drivers
v0x1b9bd90_0 .net "d", 0 0, v0x1b9ca80_0;  alias, 1 drivers
v0x1b9be50_0 .net "q", 0 0, L_0x1ba0930;  alias, 1 drivers
S_0x1b9bfb0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b6dbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b9c800_0 .var "a", 0 0;
v0x1b9c8a0_0 .var "b", 0 0;
v0x1b9c940_0 .var "c", 0 0;
v0x1b9c9e0_0 .net "clk", 0 0, v0x1ba00b0_0;  1 drivers
v0x1b9ca80_0 .var "d", 0 0;
v0x1b9cb70_0 .var "wavedrom_enable", 0 0;
v0x1b9cc10_0 .var "wavedrom_title", 511 0;
E_0x1b68980/0 .event negedge, v0x1b9c9e0_0;
E_0x1b68980/1 .event posedge, v0x1b9c9e0_0;
E_0x1b68980 .event/or E_0x1b68980/0, E_0x1b68980/1;
E_0x1b68bd0 .event posedge, v0x1b9c9e0_0;
E_0x1b529f0 .event negedge, v0x1b9c9e0_0;
S_0x1b9c300 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b9bfb0;
 .timescale -12 -12;
v0x1b9c500_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b9c600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b9bfb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b9cd70 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b6dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ba0a60 .functor NOT 1, v0x1b9c800_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0ad0 .functor NOT 1, v0x1b9c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0b60 .functor AND 1, L_0x1ba0a60, L_0x1ba0ad0, C4<1>, C4<1>;
L_0x1ba0c20 .functor NOT 1, v0x1b9c940_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0cc0 .functor AND 1, L_0x1ba0b60, L_0x1ba0c20, C4<1>, C4<1>;
L_0x1ba0dd0 .functor AND 1, L_0x1ba0cc0, v0x1b9ca80_0, C4<1>, C4<1>;
L_0x1ba0ed0 .functor NOT 1, v0x1b9c800_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0f40 .functor NOT 1, v0x1b9c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba1000 .functor AND 1, L_0x1ba0ed0, L_0x1ba0f40, C4<1>, C4<1>;
L_0x1ba1110 .functor AND 1, L_0x1ba1000, v0x1b9c940_0, C4<1>, C4<1>;
L_0x1ba1230 .functor NOT 1, v0x1b9ca80_0, C4<0>, C4<0>, C4<0>;
L_0x1ba12a0 .functor AND 1, L_0x1ba1110, L_0x1ba1230, C4<1>, C4<1>;
L_0x1ba13d0 .functor OR 1, L_0x1ba0dd0, L_0x1ba12a0, C4<0>, C4<0>;
L_0x1ba14e0 .functor NOT 1, v0x1b9c800_0, C4<0>, C4<0>, C4<0>;
L_0x1ba1360 .functor AND 1, L_0x1ba14e0, v0x1b9c8a0_0, C4<1>, C4<1>;
L_0x1ba1620 .functor NOT 1, v0x1b9c940_0, C4<0>, C4<0>, C4<0>;
L_0x1ba1720 .functor AND 1, L_0x1ba1360, L_0x1ba1620, C4<1>, C4<1>;
L_0x1ba1830 .functor AND 1, L_0x1ba1720, v0x1b9ca80_0, C4<1>, C4<1>;
L_0x1ba1990 .functor OR 1, L_0x1ba13d0, L_0x1ba1830, C4<0>, C4<0>;
L_0x1ba1aa0 .functor NOT 1, v0x1b9c800_0, C4<0>, C4<0>, C4<0>;
L_0x1ba1cd0 .functor AND 1, L_0x1ba1aa0, v0x1b9c8a0_0, C4<1>, C4<1>;
L_0x1ba1ea0 .functor AND 1, L_0x1ba1cd0, v0x1b9c940_0, C4<1>, C4<1>;
L_0x1ba2130 .functor NOT 1, v0x1b9ca80_0, C4<0>, C4<0>, C4<0>;
L_0x1ba22b0 .functor AND 1, L_0x1ba1ea0, L_0x1ba2130, C4<1>, C4<1>;
L_0x1ba2490 .functor OR 1, L_0x1ba1990, L_0x1ba22b0, C4<0>, C4<0>;
L_0x1ba25a0 .functor NOT 1, v0x1b9c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba26f0 .functor AND 1, v0x1b9c800_0, L_0x1ba25a0, C4<1>, C4<1>;
L_0x1ba27b0 .functor NOT 1, v0x1b9c940_0, C4<0>, C4<0>, C4<0>;
L_0x1ba2910 .functor AND 1, L_0x1ba26f0, L_0x1ba27b0, C4<1>, C4<1>;
L_0x1ba2a20 .functor AND 1, L_0x1ba2910, v0x1b9ca80_0, C4<1>, C4<1>;
L_0x1ba2be0 .functor OR 1, L_0x1ba2490, L_0x1ba2a20, C4<0>, C4<0>;
L_0x1ba2cf0 .functor AND 1, v0x1b9c800_0, v0x1b9c8a0_0, C4<1>, C4<1>;
L_0x1ba2e70 .functor NOT 1, v0x1b9c940_0, C4<0>, C4<0>, C4<0>;
L_0x1ba2ee0 .functor AND 1, L_0x1ba2cf0, L_0x1ba2e70, C4<1>, C4<1>;
L_0x1ba3110 .functor NOT 1, v0x1b9ca80_0, C4<0>, C4<0>, C4<0>;
L_0x1ba3180 .functor AND 1, L_0x1ba2ee0, L_0x1ba3110, C4<1>, C4<1>;
L_0x1ba33c0 .functor OR 1, L_0x1ba2be0, L_0x1ba3180, C4<0>, C4<0>;
v0x1b9d060_0 .net *"_ivl_0", 0 0, L_0x1ba0a60;  1 drivers
v0x1b9d140_0 .net *"_ivl_10", 0 0, L_0x1ba0dd0;  1 drivers
v0x1b9d220_0 .net *"_ivl_12", 0 0, L_0x1ba0ed0;  1 drivers
v0x1b9d310_0 .net *"_ivl_14", 0 0, L_0x1ba0f40;  1 drivers
v0x1b9d3f0_0 .net *"_ivl_16", 0 0, L_0x1ba1000;  1 drivers
v0x1b9d520_0 .net *"_ivl_18", 0 0, L_0x1ba1110;  1 drivers
v0x1b9d600_0 .net *"_ivl_2", 0 0, L_0x1ba0ad0;  1 drivers
v0x1b9d6e0_0 .net *"_ivl_20", 0 0, L_0x1ba1230;  1 drivers
v0x1b9d7c0_0 .net *"_ivl_22", 0 0, L_0x1ba12a0;  1 drivers
v0x1b9d8a0_0 .net *"_ivl_24", 0 0, L_0x1ba13d0;  1 drivers
v0x1b9d980_0 .net *"_ivl_26", 0 0, L_0x1ba14e0;  1 drivers
v0x1b9da60_0 .net *"_ivl_28", 0 0, L_0x1ba1360;  1 drivers
v0x1b9db40_0 .net *"_ivl_30", 0 0, L_0x1ba1620;  1 drivers
v0x1b9dc20_0 .net *"_ivl_32", 0 0, L_0x1ba1720;  1 drivers
v0x1b9dd00_0 .net *"_ivl_34", 0 0, L_0x1ba1830;  1 drivers
v0x1b9dde0_0 .net *"_ivl_36", 0 0, L_0x1ba1990;  1 drivers
v0x1b9dec0_0 .net *"_ivl_38", 0 0, L_0x1ba1aa0;  1 drivers
v0x1b9dfa0_0 .net *"_ivl_4", 0 0, L_0x1ba0b60;  1 drivers
v0x1b9e080_0 .net *"_ivl_40", 0 0, L_0x1ba1cd0;  1 drivers
v0x1b9e160_0 .net *"_ivl_42", 0 0, L_0x1ba1ea0;  1 drivers
v0x1b9e240_0 .net *"_ivl_44", 0 0, L_0x1ba2130;  1 drivers
v0x1b9e320_0 .net *"_ivl_46", 0 0, L_0x1ba22b0;  1 drivers
v0x1b9e400_0 .net *"_ivl_48", 0 0, L_0x1ba2490;  1 drivers
v0x1b9e4e0_0 .net *"_ivl_50", 0 0, L_0x1ba25a0;  1 drivers
v0x1b9e5c0_0 .net *"_ivl_52", 0 0, L_0x1ba26f0;  1 drivers
v0x1b9e6a0_0 .net *"_ivl_54", 0 0, L_0x1ba27b0;  1 drivers
v0x1b9e780_0 .net *"_ivl_56", 0 0, L_0x1ba2910;  1 drivers
v0x1b9e860_0 .net *"_ivl_58", 0 0, L_0x1ba2a20;  1 drivers
v0x1b9e940_0 .net *"_ivl_6", 0 0, L_0x1ba0c20;  1 drivers
v0x1b9ea20_0 .net *"_ivl_60", 0 0, L_0x1ba2be0;  1 drivers
v0x1b9eb00_0 .net *"_ivl_62", 0 0, L_0x1ba2cf0;  1 drivers
v0x1b9ebe0_0 .net *"_ivl_64", 0 0, L_0x1ba2e70;  1 drivers
v0x1b9ecc0_0 .net *"_ivl_66", 0 0, L_0x1ba2ee0;  1 drivers
v0x1b9efb0_0 .net *"_ivl_68", 0 0, L_0x1ba3110;  1 drivers
v0x1b9f090_0 .net *"_ivl_70", 0 0, L_0x1ba3180;  1 drivers
v0x1b9f170_0 .net *"_ivl_8", 0 0, L_0x1ba0cc0;  1 drivers
v0x1b9f250_0 .net "a", 0 0, v0x1b9c800_0;  alias, 1 drivers
v0x1b9f2f0_0 .net "b", 0 0, v0x1b9c8a0_0;  alias, 1 drivers
v0x1b9f3e0_0 .net "c", 0 0, v0x1b9c940_0;  alias, 1 drivers
v0x1b9f4d0_0 .net "d", 0 0, v0x1b9ca80_0;  alias, 1 drivers
v0x1b9f5c0_0 .net "q", 0 0, L_0x1ba33c0;  alias, 1 drivers
S_0x1b9f720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b6dbb0;
 .timescale -12 -12;
E_0x1b68720 .event anyedge, v0x1ba03d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba03d0_0;
    %nor/r;
    %assign/vec4 v0x1ba03d0_0, 0;
    %wait E_0x1b68720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b9bfb0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c8a0_0, 0;
    %assign/vec4 v0x1b9c800_0, 0;
    %wait E_0x1b529f0;
    %wait E_0x1b68bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c8a0_0, 0;
    %assign/vec4 v0x1b9c800_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b68980;
    %load/vec4 v0x1b9c800_0;
    %load/vec4 v0x1b9c8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b9c940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b9ca80_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c8a0_0, 0;
    %assign/vec4 v0x1b9c800_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b9c600;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b68980;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9c8a0_0, 0;
    %assign/vec4 v0x1b9c800_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b6dbb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba00b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba03d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b6dbb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ba00b0_0;
    %inv;
    %store/vec4 v0x1ba00b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b6dbb0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9c9e0_0, v0x1ba0530_0, v0x1b9fed0_0, v0x1b9ff70_0, v0x1ba0010_0, v0x1ba0150_0, v0x1ba0290_0, v0x1ba01f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b6dbb0;
T_7 ;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b6dbb0;
T_8 ;
    %wait E_0x1b68980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba0330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba0330_0, 4, 32;
    %load/vec4 v0x1ba0470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba0330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba0330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba0330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ba0290_0;
    %load/vec4 v0x1ba0290_0;
    %load/vec4 v0x1ba01f0_0;
    %xor;
    %load/vec4 v0x1ba0290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba0330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ba0330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba0330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit2/iter6/response0/top_module.sv";
