Quartus II 64-Bit
Version 11.0 Build 157 04/27/2011 SJ Full Version
15
1326
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
ROM_ba22
# storage
db|ba22_filtrado.(1).cnf
db|ba22_filtrado.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|rom_ba22.vhd
a9bac405df471469e0a23aa2e7e86
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
addr_width
14
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ROM_ba22:u_rom
}
# macro_sequence

# end
# entity
qmem_ctrl
# storage
db|ba22_filtrado.(3).cnf
db|ba22_filtrado.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|qmem_ctrl.v
dcb6b55a68666a859530e7caa61743b3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|qmem_defines.v
516c46742a2d6d27d284a32256834b7
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|ba22_defines.v
8bf1b7b53f9cc32566e6eb9ff7bdad9
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|timescale.v
591075d2425cf144ff1afcf072692034
}
# hierarchies {
qmem_ctrl:u_qmem_ctrl
}
# macro_sequence
BA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
ba22_top_qmem
# storage
db|ba22_filtrado.(4).cnf
db|ba22_filtrado.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|wrappers|ba22_top_qmem.v
f8381e1e12966cbe435c599dd46a774
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|ba22_constants.v
786392798ffc70acb5a9cbe86a123a
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|qmem_defines.v
516c46742a2d6d27d284a32256834b7
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|ba22_defines.v
8bf1b7b53f9cc32566e6eb9ff7bdad9
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem
}
# macro_sequence
EXT_IQMEM_WRITEBA22_PIC_INTS3BA22_AHBBA22_QMEM_UNIFIED_DPIDQMEM_AW13       IDQMEM_AW13       EXT_IQMEM_WRITEIDQMEM_AW13       IDQMEM_AW13       IDQMEM_AW13       IDQMEM_AW13       BA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
ba22_top
# storage
db|ba22_filtrado.(5).cnf
db|ba22_filtrado.(5).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top
}
# macro_sequence

# end
# entity
ba22_pipe_unfolded0
# storage
db|ba22_filtrado.(6).cnf
db|ba22_filtrado.(6).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe
}
# macro_sequence

# end
# entity
ba22_fpu32_iface
# storage
db|ba22_filtrado.(7).cnf
db|ba22_filtrado.(7).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32
}
# macro_sequence

# end
# entity
fpu32_fpmul_top
# storage
db|ba22_filtrado.(8).cnf
db|ba22_filtrado.(8).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL
}
# macro_sequence

# end
# entity
inc_10_0
# storage
db|ba22_filtrado.(9).cnf
db|ba22_filtrado.(9).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_0:U_XPNT3_modgen_inc_2135
}
# macro_sequence

# end
# entity
inc_8_0
# storage
db|ba22_filtrado.(10).cnf
db|ba22_filtrado.(10).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_8_0:U_RSMX_NRM_RES_inc8_1i1
}
# macro_sequence

# end
# entity
add_36_0
# storage
db|ba22_filtrado.(11).cnf
db|ba22_filtrado.(11).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|add_36_0:U_CPA_SUMP_add40_0
}
# macro_sequence

# end
# entity
add_31_0
# storage
db|ba22_filtrado.(12).cnf
db|ba22_filtrado.(12).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|add_31_0:U_CPA_PROD_add32_1
}
# macro_sequence

# end
# entity
inc_24_0
# storage
db|ba22_filtrado.(13).cnf
db|ba22_filtrado.(13).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_24_0:U_RBAS_rtlc_390_inc_2134
}
# macro_sequence

# end
# entity
inc_24_1
# storage
db|ba22_filtrado.(14).cnf
db|ba22_filtrado.(14).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_24_1:U_RBAS_modgen_inc_2133
}
# macro_sequence

# end
# entity
inc_10_1
# storage
db|ba22_filtrado.(15).cnf
db|ba22_filtrado.(15).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_1:U_XPNT1_XPNTR_inc10_2
}
# macro_sequence

# end
# entity
inc_10_2
# storage
db|ba22_filtrado.(16).cnf
db|ba22_filtrado.(16).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_10_2:U_XPNT1_XPNTR_N_inc10_0i2
}
# macro_sequence

# end
# entity
inc_5_0
# storage
db|ba22_filtrado.(17).cnf
db|ba22_filtrado.(17).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|fpu32_fpmul_top:i_fpu32_top_U_MUL|inc_5_0:U_XPNT1_modgen_inc_1555
}
# macro_sequence

# end
# entity
inc_7_0
# storage
db|ba22_filtrado.(18).cnf
db|ba22_filtrado.(18).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_7_0:i_fpu32_top_U_ADD_U_XPNT3_XPNTR_RP2_inc9_0
}
# macro_sequence

# end
# entity
inc_8_1
# storage
db|ba22_filtrado.(19).cnf
db|ba22_filtrado.(19).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_1:i_fpu32_top_U_ADD_U_XPNT3_rtlc_143_inc_1454
}
# macro_sequence

# end
# entity
inc_8_2
# storage
db|ba22_filtrado.(20).cnf
db|ba22_filtrado.(20).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_2:i_fpu32_top_U_ADD_U_ASCMX_XPNTR_CC_inc8_0i1
}
# macro_sequence

# end
# entity
inc_25_0
# storage
db|ba22_filtrado.(21).cnf
db|ba22_filtrado.(21).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_0:i_fpu32_top_U_ADD_U_RBASC_A_modgen_inc_1461
}
# macro_sequence

# end
# entity
inc_24_2
# storage
db|ba22_filtrado.(22).cnf
db|ba22_filtrado.(22).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_2:i_fpu32_top_U_ADD_U_RBASC_A_rtlc_598_inc_1462
}
# macro_sequence

# end
# entity
add_25_0
# storage
db|ba22_filtrado.(23).cnf
db|ba22_filtrado.(23).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_0:i_fpu32_top_U_ADD_U_SUMF_XP1_add25_0
}
# macro_sequence

# end
# entity
inc_25_1
# storage
db|ba22_filtrado.(24).cnf
db|ba22_filtrado.(24).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_1:i_fpu32_top_U_ADD_U_SUMF_SUML_F_inc25_1
}
# macro_sequence

# end
# entity
inc_25_2
# storage
db|ba22_filtrado.(25).cnf
db|ba22_filtrado.(25).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_2:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1441
}
# macro_sequence

# end
# entity
inc_24_3
# storage
db|ba22_filtrado.(26).cnf
db|ba22_filtrado.(26).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_3:i_fpu32_top_U_ADD_U_RBASF_modgen_inc_1442
}
# macro_sequence

# end
# entity
inc_8_3
# storage
db|ba22_filtrado.(27).cnf
db|ba22_filtrado.(27).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_3:i_fpu32_top_U_ADD_U_CLOG2_XEFF_AC_inc9_3i2
}
# macro_sequence

# end
# entity
add_26_0
# storage
db|ba22_filtrado.(28).cnf
db|ba22_filtrado.(28).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_0:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS1_add26_1
}
# macro_sequence

# end
# entity
add_26_1
# storage
db|ba22_filtrado.(29).cnf
db|ba22_filtrado.(29).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS2_add26_2
}
# macro_sequence

# end
# entity
add_25_1
# storage
db|ba22_filtrado.(30).cnf
db|ba22_filtrado.(30).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_1:i_fpu32_top_U_ADD_U_CLOG1_SUM12_C_add25_4
}
# macro_sequence

# end
# entity
add_25_2
# storage
db|ba22_filtrado.(31).cnf
db|ba22_filtrado.(31).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_2:i_fpu32_top_U_ADD_U_CLOG1_SUM21_C_add25_5
}
# macro_sequence

# end
# entity
add_25_3
# storage
db|ba22_filtrado.(32).cnf
db|ba22_filtrado.(32).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_3:i_fpu32_top_U_ADD_U_CLOG1_SUM12_CS1_add26_0
}
# macro_sequence

# end
# entity
add_25_4
# storage
db|ba22_filtrado.(33).cnf
db|ba22_filtrado.(33).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_25_4:i_fpu32_top_U_ADD_U_CLOG1_SUM21_CS2_add26_3
}
# macro_sequence

# end
# entity
addsub_32_0
# storage
db|ba22_filtrado.(34).cnf
db|ba22_filtrado.(34).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|addsub_32_0:i_fpu32_top_U_CNV_U_OPILOG_INT_addsub32_0
}
# macro_sequence

# end
# entity
inc_25_3
# storage
db|ba22_filtrado.(35).cnf
db|ba22_filtrado.(35).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_25_3:i_fpu32_top_U_CNV_U_MUXI_CY_I_inc25_1
}
# macro_sequence

# end
# entity
inc_5_1
# storage
db|ba22_filtrado.(36).cnf
db|ba22_filtrado.(36).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_5_1:i_fpu32_top_U_CNV_U_MUXI_XPNT_IR_R2_inc8_0
}
# macro_sequence

# end
# entity
addsub_32_1
# storage
db|ba22_filtrado.(37).cnf
db|ba22_filtrado.(37).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|addsub_32_1:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_addsub32_0
}
# macro_sequence

# end
# entity
inc_32_0
# storage
db|ba22_filtrado.(38).cnf
db|ba22_filtrado.(38).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_32_0:i_fpu32_top_U_CNV_U_MUXF_RES_NRM_inc32_1i1
}
# macro_sequence

# end
# entity
inc_24_4
# storage
db|ba22_filtrado.(39).cnf
db|ba22_filtrado.(39).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_4:i_fpu32_top_U_DIV_U_NLOGX_SGND_RX_TMP_inc24_0i11
}
# macro_sequence

# end
# entity
add_24_0
# storage
db|ba22_filtrado.(40).cnf
db|ba22_filtrado.(40).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_24_0:i_fpu32_top_U_DIV_U_DRS_SGNDS_DR3_add24_0
}
# macro_sequence

# end
# entity
inc_8_4
# storage
db|ba22_filtrado.(41).cnf
db|ba22_filtrado.(41).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_4:i_fpu32_top_U_DIV_U_XPNT_XPNT_N_inc8_1
}
# macro_sequence

# end
# entity
inc_8_5
# storage
db|ba22_filtrado.(42).cnf
db|ba22_filtrado.(42).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_8_5:i_fpu32_top_U_DIV_U_XPNT_XPNT_FP1_inc10_3
}
# macro_sequence

# end
# entity
inc_24_5
# storage
db|ba22_filtrado.(43).cnf
db|ba22_filtrado.(43).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_5:i_fpu32_top_U_DIV_U_NLOGS_SGND_RS_TMP_inc24_0i42
}
# macro_sequence

# end
# entity
add_26_2
# storage
db|ba22_filtrado.(44).cnf
db|ba22_filtrado.(44).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_26_2:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD2_R_add28_0
}
# macro_sequence

# end
# entity
add_27_0
# storage
db|ba22_filtrado.(45).cnf
db|ba22_filtrado.(45).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_27_0:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD1_R_add28_0
}
# macro_sequence

# end
# entity
add_27_1
# storage
db|ba22_filtrado.(46).cnf
db|ba22_filtrado.(46).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|add_27_1:i_fpu32_top_U_DIV_U_DIV_U_DR42_U_ADD3_R_add28_0
}
# macro_sequence

# end
# entity
inc_24_6
# storage
db|ba22_filtrado.(47).cnf
db|ba22_filtrado.(47).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_24_6:i_fpu32_top_U_DIV_U_DLOG_SGND_RD_inc24_0
}
# macro_sequence

# end
# entity
inc_6_0
# storage
db|ba22_filtrado.(48).cnf
db|ba22_filtrado.(48).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|ba22_fpu32_iface:i_fpu32|inc_6_0:i_fpu32_top_U_DIV_U_NRM_LZD_E_inc6_0
}
# macro_sequence

# end
# entity
inc_32_1
# storage
db|ba22_filtrado.(49).cnf
db|ba22_filtrado.(49).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_1:i_div_x_abs_inc32_0
}
# macro_sequence

# end
# entity
inc_32_2
# storage
db|ba22_filtrado.(50).cnf
db|ba22_filtrado.(50).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_2:i_div_y_abs_inc32_1
}
# macro_sequence

# end
# entity
sub_33_0
# storage
db|ba22_filtrado.(51).cnf
db|ba22_filtrado.(51).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_0:i_div_adder0_sub33_0i1
}
# macro_sequence

# end
# entity
sub_33_1
# storage
db|ba22_filtrado.(52).cnf
db|ba22_filtrado.(52).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_1:i_div_adder1_sub33_0i2
}
# macro_sequence

# end
# entity
inc_32_3
# storage
db|ba22_filtrado.(53).cnf
db|ba22_filtrado.(53).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_32_3:i_div_z_o_inc32_0i3
}
# macro_sequence

# end
# entity
add_32_0
# storage
db|ba22_filtrado.(54).cnf
db|ba22_filtrado.(54).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_0:i_ftc_w_next_pc_add32_0i4
}
# macro_sequence

# end
# entity
inc_29_0
# storage
db|ba22_filtrado.(55).cnf
db|ba22_filtrado.(55).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_29_0:i_ftc_modgen_inc_79
}
# macro_sequence

# end
# entity
add_32_1
# storage
db|ba22_filtrado.(56).cnf
db|ba22_filtrado.(56).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_1:i_exe_next_pc_add32_0
}
# macro_sequence

# end
# entity
sub_33_2
# storage
db|ba22_filtrado.(57).cnf
db|ba22_filtrado.(57).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_33_2:i_exe_i_cmp_lim_o_sub33_1
}
# macro_sequence

# end
# entity
sub_24_0
# storage
db|ba22_filtrado.(58).cnf
db|ba22_filtrado.(58).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_24_0:i_exe_i_fpu32_fpcmp_top_U_CMPLOG_SDIFF_sub24_0
}
# macro_sequence

# end
# entity
inc_5_2
# storage
db|ba22_filtrado.(59).cnf
db|ba22_filtrado.(59).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_5_2:i_exe_i_alu_ror_y_inc5_0
}
# macro_sequence

# end
# entity
inc_6_1
# storage
db|ba22_filtrado.(60).cnf
db|ba22_filtrado.(60).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_6_1:i_exe_i_alu_ff1_add_inc6_1
}
# macro_sequence

# end
# entity
sub_32_0
# storage
db|ba22_filtrado.(61).cnf
db|ba22_filtrado.(61).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|sub_32_0:i_exe_i_alu_addsub_semipar_sub_sub32_2
}
# macro_sequence

# end
# entity
add_32_2
# storage
db|ba22_filtrado.(62).cnf
db|ba22_filtrado.(62).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|add_32_2:i_exe_i_alu_addsub_semipar_add_add32_0i18
}
# macro_sequence

# end
# entity
inc_30_0
# storage
db|ba22_filtrado.(63).cnf
db|ba22_filtrado.(63).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ba22_pipe_unfolded0:i_cpu_i_ba22_pipe|inc_30_0:i_idc_i_ba22_id_reg_alu_imm_l_inc30_2
}
# macro_sequence

# end
# entity
ram_dq_32_0
# storage
db|ba22_filtrado.(64).cnf
db|ba22_filtrado.(64).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_32_0:i_cpu_reg_rf
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(65).cnf
db|ba22_filtrado.(65).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
5
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_11j2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
clocken1
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_11j2
# storage
db|ba22_filtrado.(66).cnf
db|ba22_filtrado.(66).cnf
# case_insensitive
# source_file
db|altsyncram_11j2.tdf
a658ee594d246c1e94aaa339b2f11e96
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887|altsyncram_11j2:auto_generated
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888|altsyncram_11j2:auto_generated
}
# macro_sequence

# end
# entity
ram_dq_32_1
# storage
db|ba22_filtrado.(67).cnf
db|ba22_filtrado.(67).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_32_1:i_cpu_i_ba22_rf_reg_rf
}
# macro_sequence

# end
# entity
add_32_3
# storage
db|ba22_filtrado.(68).cnf
db|ba22_filtrado.(68).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|add_32_3:i_cpu_i_mdb_nxt_daddr_add32_0
}
# macro_sequence

# end
# entity
add_64_0
# storage
db|ba22_filtrado.(69).cnf
db|ba22_filtrado.(69).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|add_64_0:i_cpu_i_ba22_mac_nxt_sub_addsub65_0
}
# macro_sequence

# end
# entity
inc_32_4
# storage
db|ba22_filtrado.(70).cnf
db|ba22_filtrado.(70).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|inc_32_4:i_cpu_i_ba22_tt_rtlc_872_inc_2749
}
# macro_sequence

# end
# entity
sub_33_3
# storage
db|ba22_filtrado.(71).cnf
db|ba22_filtrado.(71).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_3:i_cpu_i_ba22_du_subxy0_sub33_0
}
# macro_sequence

# end
# entity
sub_33_4
# storage
db|ba22_filtrado.(72).cnf
db|ba22_filtrado.(72).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_4:i_cpu_i_ba22_du_subyx0_sub33_1
}
# macro_sequence

# end
# entity
sub_33_5
# storage
db|ba22_filtrado.(73).cnf
db|ba22_filtrado.(73).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_5:i_cpu_i_ba22_du_subxy1_sub33_2
}
# macro_sequence

# end
# entity
sub_33_6
# storage
db|ba22_filtrado.(74).cnf
db|ba22_filtrado.(74).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_6:i_cpu_i_ba22_du_subyx1_sub33_3
}
# macro_sequence

# end
# entity
sub_33_7
# storage
db|ba22_filtrado.(75).cnf
db|ba22_filtrado.(75).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_7:i_cpu_i_ba22_du_subxy2_sub33_4
}
# macro_sequence

# end
# entity
sub_33_8
# storage
db|ba22_filtrado.(76).cnf
db|ba22_filtrado.(76).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_8:i_cpu_i_ba22_du_subyx2_sub33_5
}
# macro_sequence

# end
# entity
sub_33_9
# storage
db|ba22_filtrado.(77).cnf
db|ba22_filtrado.(77).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_9:i_cpu_i_ba22_du_subxy3_sub33_6
}
# macro_sequence

# end
# entity
sub_33_10
# storage
db|ba22_filtrado.(78).cnf
db|ba22_filtrado.(78).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_10:i_cpu_i_ba22_du_subyx3_sub33_7
}
# macro_sequence

# end
# entity
sub_33_11
# storage
db|ba22_filtrado.(79).cnf
db|ba22_filtrado.(79).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_11:i_cpu_i_ba22_du_subxy4_sub33_8
}
# macro_sequence

# end
# entity
sub_33_12
# storage
db|ba22_filtrado.(80).cnf
db|ba22_filtrado.(80).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_12:i_cpu_i_ba22_du_subyx4_sub33_9
}
# macro_sequence

# end
# entity
sub_33_13
# storage
db|ba22_filtrado.(81).cnf
db|ba22_filtrado.(81).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_13:i_cpu_i_ba22_du_subxy5_sub33_10
}
# macro_sequence

# end
# entity
sub_33_14
# storage
db|ba22_filtrado.(82).cnf
db|ba22_filtrado.(82).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_14:i_cpu_i_ba22_du_subyx5_sub33_11
}
# macro_sequence

# end
# entity
sub_33_15
# storage
db|ba22_filtrado.(83).cnf
db|ba22_filtrado.(83).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_15:i_cpu_i_ba22_du_subxy6_sub33_12
}
# macro_sequence

# end
# entity
sub_33_16
# storage
db|ba22_filtrado.(84).cnf
db|ba22_filtrado.(84).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_16:i_cpu_i_ba22_du_subyx6_sub33_13
}
# macro_sequence

# end
# entity
sub_33_17
# storage
db|ba22_filtrado.(85).cnf
db|ba22_filtrado.(85).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_17:i_cpu_i_ba22_du_subxy7_sub33_14
}
# macro_sequence

# end
# entity
sub_33_18
# storage
db|ba22_filtrado.(86).cnf
db|ba22_filtrado.(86).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|sub_33_18:i_cpu_i_ba22_du_subyx7_sub33_15
}
# macro_sequence

# end
# entity
ram_dq_160_0
# storage
db|ba22_filtrado.(87).cnf
db|ba22_filtrado.(87).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(88).cnf
db|ba22_filtrado.(88).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
152
PARAMETER_UNKNOWN
USR
WIDTHAD_A
11
PARAMETER_UNKNOWN
USR
NUMWORDS_A
2048
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
152
PARAMETER_UNKNOWN
USR
WIDTHAD_B
11
PARAMETER_UNKNOWN
USR
NUMWORDS_B
2048
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c3k2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_c3k2
# storage
db|ba22_filtrado.(89).cnf
db|ba22_filtrado.(89).cnf
# case_insensitive
# source_file
db|altsyncram_c3k2.tdf
624edb5864d5fc60e279d28b5384becc
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647|altsyncram_c3k2:auto_generated
}
# macro_sequence

# end
# entity
inc_8_6
# storage
db|ba22_filtrado.(90).cnf
db|ba22_filtrado.(90).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|inc_8_6:i_cpu_i_ba22_du_i_trp_nxt_cnt_syp_inc8_0
}
# macro_sequence

# end
# entity
ram_dq_39_0
# storage
db|ba22_filtrado.(91).cnf
db|ba22_filtrado.(91).cnf
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|netlist|altera_cycloneiv|ba22_top.vqm
fde4f9cda2b478955e6b6f545d50a6fd
28
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(92).cnf
db|ba22_filtrado.(92).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
39
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
39
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_anj2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_anj2
# storage
db|ba22_filtrado.(93).cnf
db|ba22_filtrado.(93).cnf
# case_insensitive
# source_file
db|altsyncram_anj2.tdf
ae93d6325fed65672cf573cbffb417e3
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575|altsyncram_anj2:auto_generated
}
# macro_sequence

# end
# entity
tdpram64_32
# storage
db|ba22_filtrado.(94).cnf
db|ba22_filtrado.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|tdpram64_32.v
a3d88bd7164ddf074d9c544bb6ccfc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|bench_defines.v
f5693986d7eb812afd7a7bd3122bab83
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|ba22_constants.v
786392798ffc70acb5a9cbe86a123a
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|ba22_defines.v
8bf1b7b53f9cc32566e6eb9ff7bdad9
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|timescale.v
591075d2425cf144ff1afcf072692034
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32
}
# macro_sequence
OUTPUT_DELAY10OUTPUT_DELAY10BA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
tdpram32
# storage
db|ba22_filtrado.(95).cnf
db|ba22_filtrado.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|models|tdpram32.v
7def42fa68431dfcfb7eb1578d52ab
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32
}
# macro_sequence
BA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
tdpram8
# storage
db|ba22_filtrado.(96).cnf
db|ba22_filtrado.(96).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|models|tdpram8.v
9acea48fe8d0819b17123aaaeca8c865
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_7_0
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_15_8
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_23_16
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_31_0|tdpram8:u_tdpram8_31_24
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_7_0
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_15_8
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_23_16
ba22_top_qmem:i_ba22_top_qmem|tdpram64_32:u_dpram64_32|tdpram32:u_tdpram32_63_32|tdpram8:u_tdpram8_31_24
}
# macro_sequence
BA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
c_clgen
# storage
db|ba22_filtrado.(97).cnf
db|ba22_filtrado.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|c_clgen.v
3ce75114cfa3a4be76a45344e696cc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
count0
00
PARAMETER_UNSIGNED_BIN
DEF
count1
01
PARAMETER_UNSIGNED_BIN
DEF
count2
10
PARAMETER_UNSIGNED_BIN
DEF
count3
11
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|ba22_defines.v
8bf1b7b53f9cc32566e6eb9ff7bdad9
}
# hierarchies {
c_clgen:i_clgen
}
# macro_sequence
BA22_PM_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
monitor
# storage
db|ba22_filtrado.(98).cnf
db|ba22_filtrado.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|monitor.v
f119c64f80b9bafe7ec4742c1018fa
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|bench_defines.v
f5693986d7eb812afd7a7bd3122bab83
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|ba22_constants.v
786392798ffc70acb5a9cbe86a123a
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|bench_constants.v
8a276ae086a41efa7a6ab1a872242595
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|qmem_defines.v
516c46742a2d6d27d284a32256834b7
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|ba22_defines.v
8bf1b7b53f9cc32566e6eb9ff7bdad9
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|timescale.v
591075d2425cf144ff1afcf072692034
}
# hierarchies {
monitor:u_monitor
}
# macro_sequence
BA22_PIC_INTS3BA22_AHB_WDATA_RANGE31:0BA22_QMEM_UNIFIED_DPBA22_RST_I_EVENTor negedge rst_iBA22_RST_I_ACT(rst_i == `BA22_RST_I_VAL)BA22_RST_I_VAL(1'b0)BA22_EXC_VECT_TICK_TIMER32'h0000_0500BA22_RST_I_EVENTor negedge rst_iBA22_RST_I_ACT(rst_i == `BA22_RST_I_VAL)BA22_RST_I_VAL(1'b0)BA22_EXC_VECT_INT32'h0000_0800BA22_EXC_VECT_EPH32'hf0000000BA22_EXC_VECT_RESET32'h0000_0100BA22_EXC_VECT_ITLB_MISS32'h0000_0A00BA22_EXC_VECT_IPAGE_FAULT32'h0000_0400BA22_EXC_VECT_DBUS_ERR32'h0000_0200BA22_EXC_VECT_UNDEF_INST32'h0000_0700BA22_EXC_VECT_UNALIGNED32'h0000_0600BA22_EXC_VECT_SYSCALL32'h0000_0C00BA22_EXC_VECT_TRAP32'h0000_0E00BA22_EXC_VECT_DTLB_MISS32'h0000_0900BA22_EXC_VECT_DPAGE_FAULT32'h0000_0300BA22_EXC_VECT_TICK_TIMER32'h0000_0500BA22_EXC_VECT_INT32'h0000_0800BA22_EXC_VECT_FP32'h0000_0d00BA22_AHBBA22_DAHB_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
altsyncram
# storage
db|ba22_filtrado.(99).cnf
db|ba22_filtrado.(99).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_UNKNOWN
USR
WIDTHAD_A
13
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8192
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_UNKNOWN
USR
WIDTHAD_B
13
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8192
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_6lq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a7
-1
1
data_a6
-1
1
data_a5
-1
1
data_a4
-1
1
data_a3
-1
1
data_a2
-1
1
data_a1
-1
1
data_a0
-1
1
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_6lq1
# storage
db|ba22_filtrado.(100).cnf
db|ba22_filtrado.(100).cnf
# case_insensitive
# source_file
db|altsyncram_6lq1.tdf
4d937c11f9c17a368c7947dcfe1e56
7
# used_port {
wren_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(101).cnf
db|ba22_filtrado.(101).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
14
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16384
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
ba22_filtrado.bench0.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_l101
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_l101
# storage
db|ba22_filtrado.(102).cnf
db|ba22_filtrado.(102).cnf
# case_insensitive
# source_file
db|altsyncram_l101.tdf
a8e1c64889277251e1dd62b786d99de1
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
ba22_filtrado.bench0.rtl.mif
d5bdde71abae941da837afdc8d2e7bf9
}
# macro_sequence

# end
# entity
decode_c8a
# storage
db|ba22_filtrado.(103).cnf
db|ba22_filtrado.(103).cnf
# case_insensitive
# source_file
db|decode_c8a.tdf
a74a5c4e4fd5deff52d7e9afeb47f2
7
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
mux_gob
# storage
db|ba22_filtrado.(104).cnf
db|ba22_filtrado.(104).cnf
# case_insensitive
# source_file
db|mux_gob.tdf
f5b28ea93a3b8826163ffdf7e7ae124
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(105).cnf
db|ba22_filtrado.(105).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
5
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_11j2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
clocken1
-1
2
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(106).cnf
db|ba22_filtrado.(106).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
152
PARAMETER_UNKNOWN
USR
WIDTHAD_A
11
PARAMETER_UNKNOWN
USR
NUMWORDS_A
2048
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
152
PARAMETER_UNKNOWN
USR
WIDTHAD_B
11
PARAMETER_UNKNOWN
USR
NUMWORDS_B
2048
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c3k2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(107).cnf
db|ba22_filtrado.(107).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
39
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
39
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_anj2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(108).cnf
db|ba22_filtrado.(108).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_UNKNOWN
USR
WIDTHAD_A
13
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8192
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_UNKNOWN
USR
WIDTHAD_B
13
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8192
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_6lq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a7
-1
1
data_a6
-1
1
data_a5
-1
1
data_a4
-1
1
data_a3
-1
1
data_a2
-1
1
data_a1
-1
1
data_a0
-1
1
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(109).cnf
db|ba22_filtrado.(109).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
14
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16384
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
ba22_filtrado.bench0.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_l101
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
}
# macro_sequence

# end
# entity
bench
# storage
db|ba22_filtrado.(0).cnf
db|ba22_filtrado.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|bench.v
84b2343586f3adce26f3b30fb1c23
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|bench_defines.v
f5693986d7eb812afd7a7bd3122bab83
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|bench_constants.v
8a276ae086a41efa7a6ab1a872242595
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|qmem_defines.v
516c46742a2d6d27d284a32256834b7
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|timescale.v
591075d2425cf144ff1afcf072692034
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|common|ba22|ba22_constants.v
786392798ffc70acb5a9cbe86a123a
|dropbox|bolsista eduardo|ba22_filtrado|src|synth|config|de_fpu32_dfchip|ba22_defines.v
8bf1b7b53f9cc32566e6eb9ff7bdad9
}
# hierarchies {
|
}
# macro_sequence
BA22_PIC_INTS3BA22_AHBBA22_AHB_ADDR_RANGE31:0BA22_AHB_HTRANS_RANGE1:0BA22_AHB_HSIZE_RANGE2:0BA22_AHB_HBURST_RANGE2:0BA22_AHB_HPROT_RANGE3:0BA22_AHB_WDATA_RANGE31:0BA22_AHB_RDATA_RANGE31:0BA22_AHB_HRESP_RANGE1:0BA22_AHB_ADDR_RANGE31:0BA22_AHB_HTRANS_RANGE1:0BA22_AHB_HSIZE_RANGE2:0BA22_AHB_HBURST_RANGE2:0BA22_AHB_HPROT_RANGE3:0BA22_AHB_WDATA_RANGE31:0BA22_AHB_RDATA_RANGE31:0BA22_AHB_HRESP_RANGE1:0BA22_PIC_INTS3EXT_IQMEM_WRITEEXT_IQMEM_WRITEBA22_PM_IMPLEMENTEDOUTPUT_DELAY10OUTPUT_DELAY10OUTPUT_DELAY10OUTPUT_DELAY10BA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
initram32
# storage
db|ba22_filtrado.(2).cnf
db|ba22_filtrado.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|dropbox|bolsista eduardo|ba22_filtrado|src|sim|initram32.v
b5fabe523b3a126b7927a7bf5a812dd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
s0
00
PARAMETER_UNSIGNED_BIN
DEF
s1
01
PARAMETER_UNSIGNED_BIN
DEF
s_done
10
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
initram32:u_initram32
}
# macro_sequence
BA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_AHBBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_AHBBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_QMEM_UNIFIED_DPBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_TB_IMPLEMENTEDBA22_DU_HWBKPTSBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DTLBMR_V_IMPLEMENTEDBA22_DTLBMR_VPN_IMPLEMENTEDBA22_DTLBTR_CI_IMPLEMENTEDBA22_DTLBTR_URE_IMPLEMENTEDBA22_DTLBTR_UWE_IMPLEMENTEDBA22_DTLBTR_SRE_IMPLEMENTEDBA22_DTLBTR_SWE_IMPLEMENTEDBA22_DTLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_ITLBMR_V_IMPLEMENTEDBA22_ITLBMR_CID_IMPLEMENTEDBA22_ITLBMR_RES_IMPLEMENTEDBA22_ITLBMR_VPN_IMPLEMENTEDBA22_ITLBTR_CI_IMPLEMENTEDBA22_ITLBTR_SXE_IMPLEMENTEDBA22_ITLBTR_UXE_IMPLEMENTEDBA22_ITLBTR_PPN_IMPLEMENTEDBA22_MMU2_MODELBA22_2WAY_BTCBA22_RST_ASYNCBA22_CARRY_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_CARRY_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_MUL_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_SATARITH_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_DIV_IMPLEMENTEDBA22_DU_DRAR11'd22BA22_ITLB_WAYS_4BA22_DTLB_WAYS_4BA22_DC_WAYS_4BA22_IC_WAYS_4BA22_DU_TB_IMPLEMENTEDBA22_DMMU_TLBEIR4'b0010BA22_IMMU_TLBEIR4'b0010BA22_DC_DCBIR4'b0011BA22_DC_DCFRI4'b0010BA22_IC_ICIR4'b0010BA22_DU_DVR711'd7BA22_DU_TB_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_PM_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTEDBA22_FPU32_IMPLEMENTEDBA22_NON_CACHEABLE_REGION0BA22_FPU32_IMPLEMENTEDBA22_DU_IMPLEMENTEDBA22_DU_HWBKPTSBA22_DU_PAIR0_IMPLEMENTEDBA22_DU_PAIR1_IMPLEMENTEDBA22_DU_PAIR2_IMPLEMENTEDBA22_DU_PAIR3_IMPLEMENTEDBA22_DU_PAIR4_IMPLEMENTEDBA22_DU_PAIR5_IMPLEMENTEDBA22_DU_PAIR6_IMPLEMENTEDBA22_DU_PAIR7_IMPLEMENTEDBA22_MAC_IMPLEMENTEDBA22_PIC_IMPLEMENTEDBA22_TT_IMPLEMENTED
# end
# entity
altsyncram
# storage
db|ba22_filtrado.(110).cnf
db|ba22_filtrado.(110).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
5
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_11j2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
clocken1
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix56310z16887
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_32_0:i_cpu_reg_rf|altsyncram:ix51175z16888
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(111).cnf
db|ba22_filtrado.(111).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
152
PARAMETER_UNKNOWN
USR
WIDTHAD_A
11
PARAMETER_UNKNOWN
USR
NUMWORDS_A
2048
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
152
PARAMETER_UNKNOWN
USR
WIDTHAD_B
11
PARAMETER_UNKNOWN
USR
NUMWORDS_B
2048
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c3k2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_160_0:i_cpu_i_ba22_du_merged|altsyncram:ix61212z62647
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(112).cnf
db|ba22_filtrado.(112).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
39
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
39
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_anj2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
ba22_top_qmem:i_ba22_top_qmem|ba22_top:i_ba22_top|ram_dq_39_0:i_cpu_i_ba22_du_i_trp_fifo|altsyncram:ix63289z33575
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(113).cnf
db|ba22_filtrado.(113).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_UNKNOWN
USR
WIDTHAD_A
13
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8192
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_UNKNOWN
USR
WIDTHAD_B
13
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8192
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_6lq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a7
-1
1
data_a6
-1
1
data_a5
-1
1
data_a4
-1
1
data_a3
-1
1
data_a2
-1
1
data_a1
-1
1
data_a0
-1
1
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ba22_filtrado.(114).cnf
db|ba22_filtrado.(114).cnf
# case_insensitive
# source_file
|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
14
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16384
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
ba22_filtrado.bench0.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_l101
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# complete
