{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686572449006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686572449006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 20:20:48 2023 " "Processing started: Mon Jun 12 20:20:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686572449006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686572449006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demosaic -c demosaic " "Command: quartus_map --read_settings_files=on --write_settings_files=off demosaic -c demosaic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686572449006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686572449124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686572449124 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "demosic.v " "Can't analyze file -- file demosic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686572453782 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(156) " "Verilog HDL warning at demosaic.v(156): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(170) " "Verilog HDL warning at demosaic.v(170): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(239) " "Verilog HDL warning at demosaic.v(239): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(240) " "Verilog HDL warning at demosaic.v(240): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(241) " "Verilog HDL warning at demosaic.v(241): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "demosaic.v(270) " "Verilog HDL information at demosaic.v(270): always construct contains both blocking and non-blocking assignments" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686572453808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "demosaic.v(422) " "Verilog HDL information at demosaic.v(422): always construct contains both blocking and non-blocking assignments" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 422 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686572453808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "demosaic.v(456) " "Verilog HDL information at demosaic.v(456): always construct contains both blocking and non-blocking assignments" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 456 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686572453808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "demosaic.v(501) " "Verilog HDL information at demosaic.v(501): always construct contains both blocking and non-blocking assignments" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 501 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686572453809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(525) " "Verilog HDL warning at demosaic.v(525): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 525 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(531) " "Verilog HDL warning at demosaic.v(531): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(538) " "Verilog HDL warning at demosaic.v(538): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 538 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(544) " "Verilog HDL warning at demosaic.v(544): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 544 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "demosaic.v(550) " "Verilog HDL warning at demosaic.v(550): extended using \"x\" or \"z\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 550 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686572453809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demosaic.v 1 1 " "Using design file demosaic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demosaic " "Found entity 1: demosaic" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686572453810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686572453810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demosaic " "Elaborating entity \"demosaic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686572453820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(48) " "Verilog HDL assignment warning at demosaic.v(48): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(57) " "Verilog HDL assignment warning at demosaic.v(57): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(58) " "Verilog HDL assignment warning at demosaic.v(58): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(66) " "Verilog HDL assignment warning at demosaic.v(66): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(68) " "Verilog HDL assignment warning at demosaic.v(68): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 demosaic.v(71) " "Verilog HDL assignment warning at demosaic.v(71): truncated value with size 32 to match size of target (4)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(81) " "Verilog HDL assignment warning at demosaic.v(81): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 demosaic.v(83) " "Verilog HDL assignment warning at demosaic.v(83): truncated value with size 32 to match size of target (7)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 demosaic.v(85) " "Verilog HDL assignment warning at demosaic.v(85): truncated value with size 32 to match size of target (7)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 demosaic.v(88) " "Verilog HDL assignment warning at demosaic.v(88): truncated value with size 32 to match size of target (4)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(97) " "Verilog HDL assignment warning at demosaic.v(97): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 demosaic.v(99) " "Verilog HDL assignment warning at demosaic.v(99): truncated value with size 32 to match size of target (7)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 demosaic.v(101) " "Verilog HDL assignment warning at demosaic.v(101): truncated value with size 32 to match size of target (7)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 demosaic.v(104) " "Verilog HDL assignment warning at demosaic.v(104): truncated value with size 32 to match size of target (4)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(110) " "Verilog HDL assignment warning at demosaic.v(110): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 demosaic.v(116) " "Verilog HDL assignment warning at demosaic.v(116): truncated value with size 32 to match size of target (4)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "refine demosaic.v(44) " "Verilog HDL Always Construct warning at demosaic.v(44): inferring latch(es) for variable \"refine\", which holds its previous value in one or more paths through the always construct" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demosaic.v(129) " "Verilog HDL Case Statement warning at demosaic.v(129): incomplete case statement has no default case item" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 129 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demosaic.v(146) " "Verilog HDL Case Statement warning at demosaic.v(146): incomplete case statement has no default case item" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 146 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demosaic.v(160) " "Verilog HDL Case Statement warning at demosaic.v(160): incomplete case statement has no default case item" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "demosaic.v(127) " "Verilog HDL Case Statement warning at demosaic.v(127): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 127 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 demosaic.v(175) " "Verilog HDL assignment warning at demosaic.v(175): truncated value with size 32 to match size of target (8)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 demosaic.v(176) " "Verilog HDL assignment warning at demosaic.v(176): truncated value with size 32 to match size of target (8)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 demosaic.v(179) " "Verilog HDL assignment warning at demosaic.v(179): truncated value with size 32 to match size of target (8)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 demosaic.v(180) " "Verilog HDL assignment warning at demosaic.v(180): truncated value with size 32 to match size of target (8)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "demosaic.v(188) " "Verilog HDL Case Statement warning at demosaic.v(188): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 188 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(278) " "Verilog HDL assignment warning at demosaic.v(278): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(279) " "Verilog HDL assignment warning at demosaic.v(279): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(280) " "Verilog HDL assignment warning at demosaic.v(280): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(283) " "Verilog HDL assignment warning at demosaic.v(283): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(284) " "Verilog HDL assignment warning at demosaic.v(284): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(285) " "Verilog HDL assignment warning at demosaic.v(285): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(288) " "Verilog HDL assignment warning at demosaic.v(288): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(289) " "Verilog HDL assignment warning at demosaic.v(289): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(290) " "Verilog HDL assignment warning at demosaic.v(290): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(293) " "Verilog HDL assignment warning at demosaic.v(293): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(294) " "Verilog HDL assignment warning at demosaic.v(294): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 demosaic.v(295) " "Verilog HDL assignment warning at demosaic.v(295): truncated value with size 32 to match size of target (14)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 demosaic.v(301) " "Verilog HDL assignment warning at demosaic.v(301): truncated value with size 14 to match size of target (8)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 demosaic.v(329) " "Verilog HDL assignment warning at demosaic.v(329): truncated value with size 32 to match size of target (13)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 demosaic.v(361) " "Verilog HDL assignment warning at demosaic.v(361): truncated value with size 32 to match size of target (13)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 demosaic.v(383) " "Verilog HDL assignment warning at demosaic.v(383): truncated value with size 32 to match size of target (13)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 demosaic.v(405) " "Verilog HDL assignment warning at demosaic.v(405): truncated value with size 32 to match size of target (13)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "demosaic.v(429) " "Verilog HDL warning at demosaic.v(429): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 429 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "demosaic.v(429) " "Verilog HDL Case Statement warning at demosaic.v(429): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 429 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 demosaic.v(502) " "Verilog HDL assignment warning at demosaic.v(502): truncated value with size 32 to match size of target (3)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demosaic.v(547) " "Verilog HDL Case Statement warning at demosaic.v(547): case item expression covers a value already covered by a previous case item" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 547 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "demosaic.v(509) " "Verilog HDL Case Statement warning at demosaic.v(509): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 509 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "demosaic.v(509) " "Verilog HDL Case Statement warning at demosaic.v(509): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 509 0 0 } }  } 0 10209 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686572453831 "|demosaic"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "demosaic.v(592) " "Verilog HDL Case Statement warning at demosaic.v(592): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 592 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686572453832 "|demosaic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refine demosaic.v(44) " "Inferred latch for \"refine\" at demosaic.v(44)" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686572453832 "|demosaic"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686572453832 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "demosaic.v" "Mult0" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 463 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686572456715 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686572456715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 463 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686572456739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686572456739 ""}  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 463 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686572456739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "/home/cicero/code/DIC_2023/hw5/file/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686572456762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686572456762 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "64 " "Ignored 64 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686572457128 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686572457128 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686572457146 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686572457146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686572464123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cicero/code/DIC_2023/hw5/file/demosaic.map.smsg " "Generated suppressed messages file /home/cicero/code/DIC_2023/hw5/file/demosaic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686572465983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686572466167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686572466167 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_en " "No output dependent on input pin \"in_en\"" {  } { { "demosaic.v" "" { Text "/home/cicero/code/DIC_2023/hw5/file/demosaic.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686572466319 "|demosaic|in_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686572466319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4625 " "Implemented 4625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686572466319 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686572466319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4516 " "Implemented 4516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686572466319 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686572466319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686572466319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686572466328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 20:21:06 2023 " "Processing ended: Mon Jun 12 20:21:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686572466328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686572466328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686572466328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686572466328 ""}
