// Seed: 1467277042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri1 id_3;
  output wire id_2;
  output wire id_1;
  wire [1 'd0 : -1] id_5;
  final begin : LABEL_0
    wait (1);
  end
  reg id_6;
  for (id_7 = id_5; 1; id_6 = 1) begin : LABEL_1
    assign id_3 = -1;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd94,
    parameter id_6 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  inout wire _id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_2
  );
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_6 : -1] id_7;
  ;
  logic [7:0] id_8;
  assign id_4 = id_8[id_5];
  wire id_9;
endmodule
