--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml rotate_test.twx rotate_test.ncd -o rotate_test.twr
rotate_test.pcf -ucf x9.ucf

Design file:              rotate_test.ncd
Physical constraint file: rotate_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1217 paths analyzed, 248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.830ns.
--------------------------------------------------------------------------------

Paths for end point rot/data_30 (SLICE_X15Y60.B4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_15 (FF)
  Destination:          rot/data_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.660 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_15 to rot/data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_15
    SLICE_X9Y55.A2       net (fanout=2)        0.975   rot/count/r_reg<15>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X15Y60.B4      net (fanout=16)       1.052   rot/update_en_AND_1_o5_rstpot1
    SLICE_X15Y60.CLK     Tas                   0.373   rot/data<32>
                                                       rot/data_30_dpot
                                                       rot/data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.412ns logic, 3.339ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_12 (FF)
  Destination:          rot/data_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.660 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_12 to rot/data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.AQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_12
    SLICE_X9Y55.A1       net (fanout=2)        0.767   rot/count/r_reg<12>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X15Y60.B4      net (fanout=16)       1.052   rot/update_en_AND_1_o5_rstpot1
    SLICE_X15Y60.CLK     Tas                   0.373   rot/data<32>
                                                       rot/data_30_dpot
                                                       rot/data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (1.412ns logic, 3.131ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_13 (FF)
  Destination:          rot/data_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.660 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_13 to rot/data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_13
    SLICE_X9Y55.A3       net (fanout=2)        0.587   rot/count/r_reg<13>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X15Y60.B4      net (fanout=16)       1.052   rot/update_en_AND_1_o5_rstpot1
    SLICE_X15Y60.CLK     Tas                   0.373   rot/data<32>
                                                       rot/data_30_dpot
                                                       rot/data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.412ns logic, 2.951ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point rot/data_33 (SLICE_X17Y60.A4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_15 (FF)
  Destination:          rot/data_33 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.660 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_15 to rot/data_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_15
    SLICE_X9Y55.A2       net (fanout=2)        0.975   rot/count/r_reg<15>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X17Y60.A4      net (fanout=16)       1.047   rot/update_en_AND_1_o5_rstpot1
    SLICE_X17Y60.CLK     Tas                   0.373   rot/data<36>
                                                       rot/data_33_dpot
                                                       rot/data_33
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (1.412ns logic, 3.334ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_12 (FF)
  Destination:          rot/data_33 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.660 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_12 to rot/data_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.AQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_12
    SLICE_X9Y55.A1       net (fanout=2)        0.767   rot/count/r_reg<12>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X17Y60.A4      net (fanout=16)       1.047   rot/update_en_AND_1_o5_rstpot1
    SLICE_X17Y60.CLK     Tas                   0.373   rot/data<36>
                                                       rot/data_33_dpot
                                                       rot/data_33
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (1.412ns logic, 3.126ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_13 (FF)
  Destination:          rot/data_33 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.660 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_13 to rot/data_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_13
    SLICE_X9Y55.A3       net (fanout=2)        0.587   rot/count/r_reg<13>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X17Y60.A4      net (fanout=16)       1.047   rot/update_en_AND_1_o5_rstpot1
    SLICE_X17Y60.CLK     Tas                   0.373   rot/data<36>
                                                       rot/data_33_dpot
                                                       rot/data_33
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.412ns logic, 2.946ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point rot/data_37 (SLICE_X9Y57.A4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_15 (FF)
  Destination:          rot/data_37 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_15 to rot/data_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_15
    SLICE_X9Y55.A2       net (fanout=2)        0.975   rot/count/r_reg<15>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X9Y57.A4       net (fanout=16)       1.053   rot/update_en_AND_1_o5_rstpot1
    SLICE_X9Y57.CLK      Tas                   0.373   rot/data<39>
                                                       rot/data_37_dpot
                                                       rot/data_37
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.412ns logic, 3.340ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_12 (FF)
  Destination:          rot/data_37 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_12 to rot/data_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.AQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_12
    SLICE_X9Y55.A1       net (fanout=2)        0.767   rot/count/r_reg<12>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X9Y57.A4       net (fanout=16)       1.053   rot/update_en_AND_1_o5_rstpot1
    SLICE_X9Y57.CLK      Tas                   0.373   rot/data<39>
                                                       rot/data_37_dpot
                                                       rot/data_37
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.412ns logic, 3.132ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rot/count/r_reg_13 (FF)
  Destination:          rot/data_37 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rot/count/r_reg_13 to rot/data_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.525   rot/count/r_reg<15>
                                                       rot/count/r_reg_13
    SLICE_X9Y55.A3       net (fanout=2)        0.587   rot/count/r_reg<13>
    SLICE_X9Y55.A        Tilo                  0.259   rot/update_en_AND_1_o3
                                                       rot/update_en_AND_1_o3
    SLICE_X12Y56.C1      net (fanout=3)        1.312   rot/update_en_AND_1_o3
    SLICE_X12Y56.C       Tilo                  0.255   rot/data<23>
                                                       rot/update_en_AND_1_o5_rstpot_1
    SLICE_X9Y57.A4       net (fanout=16)       1.053   rot/update_en_AND_1_o5_rstpot1
    SLICE_X9Y57.CLK      Tas                   0.373   rot/data<39>
                                                       rot/data_37_dpot
                                                       rot/data_37
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.412ns logic, 2.952ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rot/data_3 (SLICE_X6Y56.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rot/data_3 (FF)
  Destination:          rot/data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rot/data_3 to rot/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.DQ       Tcko                  0.200   rot/data<3>
                                                       rot/data_3
    SLICE_X6Y56.D6       net (fanout=3)        0.034   rot/data<3>
    SLICE_X6Y56.CLK      Tah         (-Th)    -0.190   rot/data<3>
                                                       rot/data_3_dpot
                                                       rot/data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point rot/data_19 (SLICE_X10Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rot/data_19 (FF)
  Destination:          rot/data_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rot/data_19 to rot/data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.DQ      Tcko                  0.200   rot/data<19>
                                                       rot/data_19
    SLICE_X10Y51.D6      net (fanout=3)        0.035   rot/data<19>
    SLICE_X10Y51.CLK     Tah         (-Th)    -0.190   rot/data<19>
                                                       rot/data_19_dpot
                                                       rot/data_19
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point rot/data_1 (SLICE_X6Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rot/data_1 (FF)
  Destination:          rot/data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rot/data_1 to rot/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.200   rot/data<3>
                                                       rot/data_1
    SLICE_X6Y56.A6       net (fanout=3)        0.036   rot/data<1>
    SLICE_X6Y56.CLK      Tah         (-Th)    -0.190   rot/data<3>
                                                       rot/data_1_dpot
                                                       rot/data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rot/count/r_reg<3>/CLK
  Logical resource: rot/count/r_reg_0/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: rot/count/r_reg<3>/SR
  Logical resource: rot/count/r_reg_0/SR
  Location pin: SLICE_X8Y53.SR
  Clock network: sw_2_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.830|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1217 paths, 0 nets, and 234 connections

Design statistics:
   Minimum period:   4.830ns{1}   (Maximum frequency: 207.039MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May  5 09:07:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



