## EE2026 Digital Design - Project

### About This Project

This project is written in Verilog HDL and runs on Basys3 FPGA board.  
It utilises a Digilent Pmod 96x64 pixel RGB OLED as display, and a Digilent Pmod Mic 3 as audio input.

### Group Members

|*Name*|*Role*|
| ---- | ---- |
| [*Justin Wong*](https://github.com/justinfidelis) | Visual Display Integration |
| [*Hoang Trong Tan*](https://github.com/jushg) | Audio Integration |
