# MIPS-Processor
Implementation of a processor with the MIPS architecture and the HDL Verilog.

## Modules:
- [ ] Register file, MUX, ALU.
- [ ] Program counter, Instruction memory, ADD. 
- [ ] Data memory, MUX.
- [ ] Shift left, ADD, MUX.

###### Participants:
- Gonzalo Alfaro Caso.
- Esteban Principe.
