{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561960873251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561960873260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 08:01:13 2019 " "Processing started: Mon Jul 01 08:01:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561960873260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960873260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960873260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561960873823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561960873823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synthesizer-arch " "Found design unit 1: Synthesizer-arch" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960888263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synthesizer " "Found entity 1: Synthesizer" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960888263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960888263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Synthesizer " "Elaborating entity \"Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561960888311 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led8 Synthesizer.vhd(16) " "VHDL Signal Declaration warning at Synthesizer.vhd(16): used implicit default value for signal \"led8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888312 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 Synthesizer.vhd(17) " "VHDL Signal Declaration warning at Synthesizer.vhd(17): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2 Synthesizer.vhd(18) " "VHDL Signal Declaration warning at Synthesizer.vhd(18): used implicit default value for signal \"led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3 Synthesizer.vhd(19) " "VHDL Signal Declaration warning at Synthesizer.vhd(19): used implicit default value for signal \"led3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led4 Synthesizer.vhd(20) " "VHDL Signal Declaration warning at Synthesizer.vhd(20): used implicit default value for signal \"led4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led5 Synthesizer.vhd(21) " "VHDL Signal Declaration warning at Synthesizer.vhd(21): used implicit default value for signal \"led5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led6 Synthesizer.vhd(22) " "VHDL Signal Declaration warning at Synthesizer.vhd(22): used implicit default value for signal \"led6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led7 Synthesizer.vhd(23) " "VHDL Signal Declaration warning at Synthesizer.vhd(23): used implicit default value for signal \"led7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "master_clk Synthesizer.vhd(31) " "VHDL Signal Declaration warning at Synthesizer.vhd(31): used implicit default value for signal \"master_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960888313 "|Synthesizer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l_data_rx Synthesizer.vhd(34) " "Verilog HDL or VHDL warning at Synthesizer.vhd(34): object \"l_data_rx\" assigned a value but never read" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561960888314 "|Synthesizer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data_rx Synthesizer.vhd(35) " "Verilog HDL or VHDL warning at Synthesizer.vhd(35): object \"r_data_rx\" assigned a value but never read" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561960888314 "|Synthesizer"}
{ "Warning" "WSGN_SEARCH_FILE" "i2s.vhd 2 1 " "Using design file i2s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-logic " "Found design unit 1: i2s-logic" {  } { { "i2s.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/i2s.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960888383 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/i2s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960888383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561960888383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s i2s:i2s_0 " "Elaborating entity \"i2s\" for hierarchy \"i2s:i2s_0\"" {  } { { "Synthesizer.vhd" "i2s_0" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561960888385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sawtooth.vhd 2 1 " "Using design file sawtooth.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sawtooth-Behavioral " "Found design unit 1: sawtooth-Behavioral" {  } { { "sawtooth.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/sawtooth.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960888445 ""} { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "sawtooth.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/sawtooth.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960888445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561960888445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth sawtooth:saw_0 " "Elaborating entity \"sawtooth\" for hierarchy \"sawtooth:saw_0\"" {  } { { "Synthesizer.vhd" "saw_0" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561960888446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mclk\[0\] GND " "Pin \"mclk\[0\]\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|mclk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mclk\[1\] GND " "Pin \"mclk\[1\]\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|mclk[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sclk\[0\] GND " "Pin \"sclk\[0\]\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|sclk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sclk\[1\] GND " "Pin \"sclk\[1\]\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|sclk[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ws\[0\] GND " "Pin \"ws\[0\]\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|ws[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ws\[1\] GND " "Pin \"ws\[1\]\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|ws[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_tx GND " "Pin \"sd_tx\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|sd_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led8"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561960889084 "|Synthesizer|led7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561960889084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561960889305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561960889305 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561960889404 "|Synthesizer|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561960889404 "|Synthesizer|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sd_rx " "No output dependent on input pin \"sd_rx\"" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561960889404 "|Synthesizer|sd_rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561960889404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561960889404 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561960889404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561960889404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561960889464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 08:01:29 2019 " "Processing ended: Mon Jul 01 08:01:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561960889464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561960889464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561960889464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960889464 ""}
