
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 45.12

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
osc period_min = 54.88 fmax = 18.22

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock osc
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by osc)
Endpoint: clockp[1] (output port clocked by osc)
Path Group: osc
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
     1    0.01    0.00    0.00   20.00 ^ enable (in)
                                         enable (net)
                  0.00    0.00   20.00 ^ input7/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     2    0.09    0.65    2.22   22.22 ^ input7/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net7 (net)
                  0.32    0.00   22.22 ^ ringosc/enable (ring_osc2x13)
     1    0.01    0.13    7.18   29.40 ^ ringosc/clockp[1] (ring_osc2x13)
                                         net36 (net)
                  0.26    0.00   29.41 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.00    0.09    1.89   31.30 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.09    0.00   31.30 ^ clockp[1] (out)
                                 31.30   data arrival time

                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                        -20.00  -20.00   output external delay
                                -20.00   data required time
-----------------------------------------------------------------------------
                                -20.00   data required time
                                -31.30   data arrival time
-----------------------------------------------------------------------------
                                 51.30   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: resetb (input port clocked by osc)
Endpoint: clockp[0] (output port clocked by osc)
Path Group: osc
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
     1    0.01    0.00    0.00   20.00 v resetb (in)
                                         resetb (net)
                  0.00    0.00   20.00 v input34/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     2    0.08    0.49    2.34   22.34 v input34/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net34 (net)
                  0.24    0.00   22.34 v ringosc/reset (ring_osc2x13)
     2    0.08    0.48   10.21   32.55 v ringosc/clockp[0] (ring_osc2x13)
                                         net35 (net)
                  0.97    0.00   32.55 v output35/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.00    0.17    2.33   34.88 v output35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[0] (net)
                  0.17    0.00   34.88 v clockp[0] (out)
                                 34.88   data arrival time

                  0.00  100.00  100.00   clock osc (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -34.88   data arrival time
-----------------------------------------------------------------------------
                                 45.12   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: resetb (input port clocked by osc)
Endpoint: clockp[0] (output port clocked by osc)
Path Group: osc
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
     1    0.01    0.00    0.00   20.00 v resetb (in)
                                         resetb (net)
                  0.00    0.00   20.00 v input34/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     2    0.08    0.49    2.34   22.34 v input34/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net34 (net)
                  0.24    0.00   22.34 v ringosc/reset (ring_osc2x13)
     2    0.08    0.48   10.21   32.55 v ringosc/clockp[0] (ring_osc2x13)
                                         net35 (net)
                  0.97    0.00   32.55 v output35/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.00    0.17    2.33   34.88 v output35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[0] (net)
                  0.17    0.00   34.88 v clockp[0] (out)
                                 34.88   data arrival time

                  0.00  100.00  100.00   clock osc (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -34.88   data arrival time
-----------------------------------------------------------------------------
                                 45.12   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
4.001828193664551

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7696

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.6244528293609619

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.7106999754905701

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8786

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
34.8847

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
45.1153

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
129.326897

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.50e-05   4.19e-06   5.25e-09   1.92e-05  99.9%
Clock                  0.00e+00   0.00e+00   1.57e-08   1.57e-08   0.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.50e-05   4.19e-06   2.10e-08   1.92e-05 100.0%
                          78.1%      21.8%       0.1%
