# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 0.000128 512 100 280 146944 5.64982 3.51379 33.1456 105.006 147.462 147.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 6.4e-05 2048 200 1130 231424 56.1764 28.2827 659.453 838.454 1582.54 1582.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 0.000128 512 100 280 146880 5.60611 3.51968 37.5074 104.993 151.766 151.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 6.4e-05 2048 200 1130 231552 56.2862 28.4027 747.506 838.341 1670.7 1670.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 0.000128 512 100 280 146560 5.64582 3.51795 40.4188 104.943 154.671 154.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 6.4e-05 2048 200 1130 231680 56.1016 28.4078 782.679 837.882 1705.24 1705.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 0.000128 512 100 280 146688 5.63005 3.51405 37.2922 104.801 151.378 151.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 6.4e-05 2048 200 1130 230400 56.2051 28.3989 726.931 836.702 1648.41 1648.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 0.000128 512 100 280 146400 5.71187 3.52435 37.6105 104.947 151.935 152.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 6.4e-05 2048 200 1130 230400 56.4241 28.3527 735.945 837.892 1658.78 1658.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 0.000128 512 100 280 146048 5.65078 3.51232 38.4158 104.891 152.614 152.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 6.4e-05 2048 200 1130 231168 56.1357 28.3976 758.796 837.42 1680.91 1681.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 0.000128 512 100 280 145920 5.65488 3.51923 38.9332 104.528 152.777 152.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 6.4e-05 2048 200 1130 230400 56.2295 28.322 757.425 834.437 1676.59 1676.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 0.000128 512 100 280 146432 5.64512 3.51427 38.0637 104.733 152.099 152.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 6.4e-05 2048 200 1130 229376 56.2027 28.3584 730.296 836.088 1651.12 1651.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 0.000128 512 100 280 145920 5.62531 3.50416 37.8522 104.431 151.555 151.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 6.4e-05 2048 200 1130 227328 56.3186 28.1762 728.253 833.713 1646.63 1646.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 0.000128 512 100 280 145600 5.66518 3.51578 40.5356 104.478 154.34 154.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 6.4e-05 2048 200 1130 227200 56.5318 28.2519 776.853 833.907 1695.71 1695.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 0.000128 512 100 280 145408 5.66451 3.51437 46.593 104.736 160.652 160.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 6.4e-05 2048 200 1130 229376 56.1665 28.3238 925.633 835.778 1846.07 1846.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1240 0.000128 512 100 285 146176 5.59795 3.51267 56.4213 105.006 170.682 170.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 6.4e-05 2048 200 1140 231936 56.2775 28.289 1212.41 838.567 2135.72 2135.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1240 0.000128 512 100 285 146240 5.69965 3.52109 33.6327 105.014 148.013 148.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 6.4e-05 2048 200 1140 231680 56.309 28.447 653.35 838.595 1576.87 1577.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 0.000128 512 100 285 145920 5.65027 3.5152 33.2602 104.748 147.323 147.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 6.4e-05 2048 200 1140 231168 56.1956 28.3343 646.995 836.433 1568.13 1568.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 0.000128 512 100 285 146048 5.69587 3.52106 33.8656 104.842 148.064 148.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 6.4e-05 2048 200 1140 231168 56.3365 28.3504 668.395 837.164 1590.42 1590.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 0.000128 512 100 285 145920 5.66282 3.51386 35.8722 104.914 150.108 150.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 6.4e-05 2048 200 1140 231424 56.1466 28.3454 683.102 837.676 1605.44 1605.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 0.000128 512 100 285 146304 5.6872 3.52461 39.8315 104.98 154.17 154.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 6.4e-05 2048 200 1140 231552 56.2611 28.4802 770.231 838.236 1693.39 1693.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 0.000128 512 100 285 145920 5.65392 3.51542 39.1372 105.038 153.49 153.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 6.4e-05 2048 200 1140 231680 56.1225 28.3177 755.067 838.701 1678.38 1678.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 0.000128 512 100 285 145920 5.64851 3.51187 41.6035 104.863 155.765 155.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 6.4e-05 2048 200 1140 230400 56.159 28.287 800.647 837.351 1722.61 1722.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 0.000128 512 100 285 145600 5.72317 3.52198 42.2155 104.848 156.454 156.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 6.4e-05 2048 200 1140 230400 56.3867 28.3926 793.803 837.093 1715.84 1715.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 0.000128 512 100 285 146048 5.64141 3.51437 41.9107 104.896 156.105 156.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 6.4e-05 2048 200 1140 231168 56.1196 28.4159 801.795 837.391 1723.89 1724.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 0.000128 512 100 285 144960 5.6751 3.51846 41.4085 104.539 155.284 155.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 6.4e-05 2048 200 1140 230400 56.2186 28.414 784.42 834.56 1703.78 1703.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 0.000128 512 100 285 145408 5.66528 3.51027 39.4977 104.728 153.55 153.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 6.4e-05 2048 200 1140 229376 56.1756 28.2952 747.95 836.077 1668.67 1668.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 0.000128 512 100 285 144384 5.66096 3.50333 43.4132 104.32 157.043 157.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 6.4e-05 2048 200 1140 227328 56.2761 28.1893 870.168 832.613 1787.41 1787.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 0.000128 512 100 285 144000 5.70163 3.51536 45.4101 104.351 159.122 159.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 6.4e-05 2048 200 1140 227200 56.5168 28.3276 870.557 832.888 1788.45 1788.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 0.000128 512 100 285 145408 5.6673 3.51459 42.6499 104.793 156.769 156.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 6.4e-05 2048 200 1140 229376 56.1893 28.3116 803.651 836.22 1724.54 1724.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1240 0.000128 512 100 280 146688 5.6336 3.5112 53.699 104.899 167.889 168.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 6.4e-05 2048 200 1140 229888 56.4672 28.3752 1166.73 837.694 2089.44 2089.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1240 0.000128 512 100 280 146560 5.66947 3.52051 34.7989 104.893 149.024 149.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 6.4e-05 2048 200 1140 229760 56.5656 28.3695 685.509 837.646 1608.25 1608.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 0.000128 512 100 280 146304 5.63517 3.51878 32.3191 104.771 146.384 146.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 6.4e-05 2048 200 1140 229632 56.3841 28.3443 638.271 836.562 1559.73 1559.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 0.000128 512 100 280 146496 5.6625 3.51744 33.3034 104.842 147.468 147.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 6.4e-05 2048 200 1140 229376 56.5885 28.3427 650.722 837.177 1572.99 1573.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 0.000128 512 100 280 146432 5.66659 3.51578 33.6179 104.925 147.87 147.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 6.4e-05 2048 200 1140 229376 56.4618 28.5264 655.539 837.84 1578.54 1578.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 0.000128 512 100 280 146304 5.68486 3.52458 41.4399 104.984 155.781 155.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 6.4e-05 2048 200 1140 229248 56.5532 28.34 804.626 838.233 1727.92 1728.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 0.000128 512 100 280 145152 5.64291 3.50672 29.2917 104.634 143.217 143.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 6.4e-05 2048 200 1140 228096 56.3932 28.3462 558.609 835.238 1478.75 1478.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 0.000128 512 100 280 146560 5.64211 3.5183 41.2109 104.941 155.461 155.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 6.4e-05 2048 200 1140 229120 56.4758 28.3464 770.385 837.884 1693.27 1693.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 0.000128 512 100 280 144640 5.61853 3.50765 28.381 104.214 141.866 141.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 6.4e-05 2048 200 1140 227840 56.6578 28.3425 539.355 838.806 1463.33 1463.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 0.000128 512 100 280 145920 5.64589 3.5127 37.9 104.758 151.961 152.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 6.4e-05 2048 200 1140 228864 56.3799 28.3975 720.729 836.374 1642.05 1642.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 0.000128 512 100 280 144384 5.66333 3.51027 26.6628 104.406 140.386 140.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 6.4e-05 2048 200 1140 227328 56.2886 28.178 515.871 833.295 1433.8 1433.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 0.000128 512 100 280 146400 5.71146 3.52253 39.0411 104.965 153.386 153.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 6.4e-05 2048 200 1140 228800 56.6961 28.3831 756.728 837.878 1679.85 1679.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 0.000128 512 100 280 145600 5.65898 3.51814 27.7202 104.477 141.523 141.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 6.4e-05 2048 200 1140 227200 56.5273 28.3073 531.477 833.86 1450.33 1450.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 0.000128 512 100 280 146048 5.64614 3.51565 48.9866 104.883 163.175 163.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 6.4e-05 2048 200 1140 229376 56.3788 28.4467 970.739 837.314 1893.05 1893.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 0.000128 512 100 280 145152 5.6656 3.5079 31.8613 104.956 146.135 146.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 6.4e-05 2048 200 1140 229376 56.2769 28.2844 631.678 837.605 1554.01 1554.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 0.000128 512 100 280 145920 5.6631 3.51882 47.4559 104.614 161.395 161.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 6.4e-05 2048 200 1140 228480 56.4327 28.3709 923.461 835.197 1843.63 1843.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 0.000128 512 100 280 145920 5.63302 3.51232 32.3432 104.717 146.351 146.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 6.4e-05 2048 200 1140 226560 56.6958 28.4119 622.718 835.677 1543.67 1543.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 0.000128 512 100 280 145408 5.67136 3.51414 46.1099 104.73 160.17 160.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 6.4e-05 2048 200 1140 227328 56.4844 28.2522 891.557 836.075 1812.54 1812.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 0.000128 512 100 280 145408 5.66301 3.51232 31.5997 104.801 145.72 145.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 6.4e-05 2048 200 1140 225280 56.8789 28.2829 598.045 836.316 1519.69 1519.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 0.000128 512 100 280 144384 5.66128 3.50784 40.4994 104.416 154.234 154.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 6.4e-05 2048 200 1140 227328 56.2625 28.3555 779.944 833.399 1698.13 1698.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 0.000128 512 100 280 141312 5.63293 3.49238 27.8189 103.513 140.6 140.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 6.4e-05 2048 200 1140 221184 56.5115 27.896 534.396 825.665 1444.63 1444.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 0.000128 512 100 280 145600 5.67062 3.51619 42.3038 104.374 156.008 156.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 6.4e-05 2048 200 1140 227200 56.5326 28.2706 807.687 833.131 1725.79 1725.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 0.000128 512 100 280 144000 5.55482 3.49594 30.8211 103.525 143.541 143.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 6.4e-05 2048 200 1140 224000 56.0752 28.0429 565.076 825.732 1475.09 1475.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1240 0.000128 512 100 288 145920 5.64864 3.51027 36.6406 104.977 150.922 151.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 6.4e-05 2048 200 1128 230912 56.3562 28.287 1134.1 838.315 2057.22 2057.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 0.000128 512 100 288 145920 5.6897 3.52266 33.8368 105.009 148.204 148.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 6.4e-05 2048 200 1128 231040 56.4325 28.3946 639.09 838.589 1562.67 1562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 0.000128 512 100 288 145536 5.65734 3.51949 33.361 104.768 147.451 147.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 6.4e-05 2048 200 1128 230400 56.3157 28.3976 628.238 836.566 1549.69 1549.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1240 0.000128 512 100 288 145152 5.65766 3.51424 22.8203 104.867 137.008 137.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 6.4e-05 2048 200 1128 230400 56.188 28.2729 403.754 837.275 1325.66 1325.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 0.000128 512 100 288 145600 5.68528 3.5161 38.7547 104.734 152.837 152.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 6.4e-05 2048 200 1128 230272 56.4291 28.3484 728.131 836.289 1649.36 1649.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 0.000128 512 100 288 145152 5.65053 3.51232 25.5235 104.767 139.6 139.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 6.4e-05 2048 200 1128 229376 56.3656 28.3238 462.505 836.429 1383.79 1383.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 0.000128 512 100 288 145920 5.67283 3.51501 37.9471 105.019 152.295 152.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 6.4e-05 2048 200 1128 230400 56.2361 28.2981 704.681 838.569 1627.96 1628.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 0.000128 512 100 288 145408 5.66982 3.50726 25.889 104.732 139.939 140.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 6.4e-05 2048 200 1128 229376 56.1589 28.2622 469.844 836.082 1390.52 1390.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 0.000128 512 100 288 145728 5.68598 3.51597 41.661 104.889 155.896 156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 6.4e-05 2048 200 1128 230400 56.4068 28.3444 770.045 837.489 1692.45 1692.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 0.000128 512 100 288 145152 5.64608 3.50989 29.7716 104.559 143.63 143.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 6.4e-05 2048 200 1128 228096 56.3788 28.3054 535.527 834.657 1455.03 1455.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 0.000128 512 100 288 145920 5.65395 3.51482 40.1477 105.029 154.487 154.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 6.4e-05 2048 200 1128 230400 56.2903 28.3505 728.467 838.593 1651.87 1652.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 0.000128 512 100 288 144640 5.61037 3.5089 28.408 104.236 141.906 142.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 6.4e-05 2048 200 1128 230400 56.2052 28.3464 526.139 838.917 1449.77 1449.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 0.000128 512 100 288 145152 5.65888 3.51027 49.3486 104.783 163.446 163.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 6.4e-05 2048 200 1128 230400 56.1448 28.2936 942.181 836.567 1863.36 1863.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 0.000128 512 100 288 144384 5.66592 3.50806 32.0293 104.427 145.775 145.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 6.4e-05 2048 200 1128 227328 56.2631 28.3883 593.408 833.512 1511.74 1511.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 0.000128 512 100 288 145600 5.71766 3.5281 49.7172 105.862 164.97 165.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 6.4e-05 2048 200 1128 230400 56.3747 28.3508 924.379 845.138 1854.42 1854.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 0.000128 512 100 288 144000 5.70032 3.51501 33.2036 104.39 146.953 147.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 6.4e-05 2048 200 1128 227200 56.5239 28.2425 620.07 833.396 1538.4 1538.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 0.000128 512 100 288 145152 5.66211 3.51642 47.3174 104.88 161.519 161.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 6.4e-05 2048 200 1128 229376 56.3609 28.3013 903.378 837.329 1825.54 1825.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 0.000128 512 100 288 145152 5.66563 3.50576 31.8699 104.884 146.072 146.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 6.4e-05 2048 200 1128 229376 56.2792 28.2793 598.472 837.17 1520.37 1520.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 0.000128 512 100 288 144960 5.68957 3.51872 44.7322 104.525 158.611 158.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 6.4e-05 2048 200 1128 228480 56.4436 28.3418 873.015 834.722 1792.68 1792.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 0.000128 512 100 288 144000 5.68534 3.51488 31.2676 104.6 145.209 145.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 6.4e-05 2048 200 1128 226560 56.702 28.3259 559.911 834.737 1479.84 1479.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 0.000128 512 100 288 145408 5.6712 3.5136 43.6159 104.72 157.663 157.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 6.4e-05 2048 200 1128 229376 56.1776 28.2578 838.694 835.963 1759.26 1759.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 0.000128 512 100 288 145408 5.66864 3.51642 30.8685 104.808 145.004 145.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 6.4e-05 2048 200 1128 229376 56.1742 28.3546 564.772 836.326 1485.79 1485.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1240 0.000128 512 100 275 145920 5.6464 3.51571 34.8389 105 149.146 149.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 6.4e-05 2048 200 1150 229888 56.4291 28.3176 1273.13 838.486 2196.53 2196.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 0.000128 512 100 275 145920 5.69888 3.52304 30.7316 104.9 145.004 145.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 6.4e-05 2048 200 1150 229760 56.6076 28.401 620.256 837.691 1543.14 1543.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1240 0.000128 512 100 275 145920 5.65107 3.51517 20.7883 104.944 135.043 135.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 6.4e-05 2048 200 1150 229120 56.766 28.4682 1100.33 837.903 2023.64 2023.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 0.000128 512 100 275 145536 5.65037 3.51402 32.9132 104.848 147.073 147.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 6.4e-05 2048 200 1150 229632 56.3697 28.3008 655.963 837.246 1578.05 1578.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1240 0.000128 512 100 275 145152 5.6528 3.51027 22.4417 104.761 136.512 136.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 6.4e-05 2048 200 1150 228864 56.3892 28.2681 421.321 836.399 1342.54 1342.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 0.000128 512 100 275 145600 5.69501 3.51328 35.2429 104.842 149.43 149.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 6.4e-05 2048 200 1150 229376 56.543 28.333 710.759 837.318 1633.12 1633.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 0.000128 512 100 275 145152 5.66502 3.51232 23.2758 104.904 137.646 137.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 6.4e-05 2048 200 1150 229376 56.378 28.4351 451.521 837.214 1373.72 1373.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 0.000128 512 100 275 145920 5.66688 3.51398 37.012 105.031 151.37 151.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 6.4e-05 2048 200 1150 229376 56.4007 28.352 733.653 838.66 1657.23 1657.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 0.000128 512 100 275 145408 5.66589 3.51107 25.3127 104.647 139.281 139.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 6.4e-05 2048 200 1150 227328 56.4889 28.2644 485.483 835.431 1405.84 1405.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 0.000128 512 100 275 145728 5.68128 3.52093 40.0099 104.997 154.35 154.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 6.4e-05 2048 200 1150 229248 56.5628 28.3602 771.43 838.494 1695.02 1695.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 0.000128 512 100 275 145152 5.64938 3.51264 28.3573 104.572 142.237 142.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 6.4e-05 2048 200 1150 228096 56.3969 28.2957 554.055 834.782 1473.7 1473.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 0.000128 512 100 275 145920 5.65862 3.51488 38.2488 105.032 152.599 152.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 6.4e-05 2048 200 1150 229120 56.4546 28.3263 752.336 838.623 1675.91 1676.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 0.000128 512 100 275 144640 5.61334 3.50634 26.9995 104.226 140.486 140.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 6.4e-05 2048 200 1150 227840 56.6435 28.2936 528.557 838.808 1452.47 1452.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 0.000128 512 100 275 145152 5.66026 3.51098 46.143 104.877 160.344 160.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 6.4e-05 2048 200 1150 228864 56.3848 28.2975 918.4 837.339 1840.59 1840.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 0.000128 512 100 275 144384 5.66547 3.50822 30.0669 104.404 143.794 143.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 6.4e-05 2048 200 1150 227328 56.2833 28.154 612.331 833.303 1530.24 1530.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 0.000128 512 100 275 145600 5.7209 3.52051 46.35 104.855 160.598 160.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 6.4e-05 2048 200 1150 228800 56.737 28.3759 915.94 837.081 1838.31 1838.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 0.000128 512 100 275 144000 5.70214 3.51763 31.7971 104.475 145.637 145.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 6.4e-05 2048 200 1150 227200 56.5291 28.2501 614.751 833.857 1533.56 1533.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 0.000128 512 100 275 145152 5.66688 3.51613 43.1873 104.807 157.324 157.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 6.4e-05 2048 200 1150 229376 56.3512 28.3825 893.974 836.751 1815.62 1815.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 0.000128 512 100 275 145152 5.66397 3.50726 29.3127 104.967 143.596 143.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 6.4e-05 2048 200 1150 229376 56.26 28.2848 588.531 837.709 1510.96 1511.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 0.000128 512 100 275 144960 5.67818 3.51734 41.6852 104.639 155.662 155.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 6.4e-05 2048 200 1150 228480 56.4251 28.3228 862.768 835.362 1783.04 1783.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 0.000128 512 100 275 144000 5.68342 3.51283 29.2965 104.721 143.358 143.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 6.4e-05 2048 200 1150 226560 56.7124 28.3807 566.315 835.712 1487.29 1487.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 0.000128 512 100 275 145408 5.66787 3.51466 42.2814 104.719 156.326 156.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 6.4e-05 2048 200 1150 227328 56.4725 28.2529 821.339 835.989 1742.23 1742.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 0.000128 512 100 275 145408 5.66944 3.51414 29.289 104.716 143.33 143.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 6.4e-05 2048 200 1150 225280 56.8601 28.281 574.332 835.623 1495.26 1495.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1240 0.000128 512 100 288 144384 5.68691 3.51318 33.124 104.904 147.378 147.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 6.4e-05 2048 200 1152 230912 56.374 28.4421 1077.22 837.768 1999.97 2000.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1240 0.000128 512 100 288 144384 5.71187 3.51437 53.4755 105.032 167.875 167.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 6.4e-05 2048 200 1152 230400 56.557 28.2852 1059.13 838.683 1982.84 1982.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 0.000128 512 100 288 144320 5.73622 3.5208 33.1535 104.99 147.549 147.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 6.4e-05 2048 200 1152 231040 56.4271 28.3791 620.428 838.432 1543.83 1543.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1240 0.000128 512 100 288 144000 5.69507 3.51917 22.6844 104.937 136.98 137.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 6.4e-05 2048 200 1152 230400 56.2956 28.4099 399.079 837.886 1321.83 1321.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 0.000128 512 100 288 144000 5.68656 3.51987 36.659 104.846 150.856 150.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 6.4e-05 2048 200 1152 230400 56.259 28.3507 668.413 837.236 1590.43 1590.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 0.000128 512 100 288 143616 5.70381 3.51613 23.206 104.799 137.368 137.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 6.4e-05 2048 200 1152 230400 56.1491 28.3441 431.262 836.69 1352.61 1352.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 0.000128 512 100 288 144256 5.73859 3.51891 35.0681 104.842 149.313 149.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 6.4e-05 2048 200 1152 230272 56.4344 28.3328 661.67 837.18 1583.79 1583.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 0.000128 512 100 288 144256 5.69158 3.5129 23.1547 104.794 137.295 137.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 6.4e-05 2048 200 1152 229376 56.3649 28.5378 424.72 836.598 1346.39 1346.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 0.000128 512 100 288 143808 5.73251 3.51978 19.7622 104.832 133.995 134.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 6.4e-05 2048 200 1152 228480 56.7056 28.3956 350.904 836.77 1272.95 1273.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 0.000128 512 100 288 144384 5.7176 3.51642 36.8119 104.933 151.124 151.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 6.4e-05 2048 200 1152 230400 56.2344 28.4186 670.871 837.873 1593.56 1593.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 0.000128 512 100 288 143360 5.708 3.51424 25.0897 104.632 139.092 139.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 6.4e-05 2048 200 1152 229376 56.1577 28.2485 452.094 835.287 1371.95 1372.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 0.000128 512 100 288 142848 5.68374 3.50675 21.0557 104.343 134.736 134.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 6.4e-05 2048 200 1152 227328 56.2901 28.203 373.795 832.836 1291.29 1291.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 0.000128 512 100 288 144000 5.72861 3.51786 49.8609 104.889 164.143 164.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 6.4e-05 2048 200 1152 230400 56.4046 28.3448 956.847 837.503 1879.27 1879.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 0.000128 512 100 288 142848 5.69389 3.51197 32.3201 104.561 146.231 146.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 6.4e-05 2048 200 1152 228096 56.3656 28.2884 595.546 834.665 1515.03 1515.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 0.000128 512 100 288 143424 5.73264 3.52051 27.312 104.605 141.315 141.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 6.4e-05 2048 200 1152 228096 56.5463 28.4297 491.856 834.832 1411.83 1411.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 0.000128 512 100 288 144000 5.70464 3.51642 47.674 105.04 162.077 162.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 6.4e-05 2048 200 1152 230400 56.285 28.4227 889.17 838.69 1812.73 1812.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 0.000128 512 100 288 142080 5.67504 3.50586 32.7465 104.128 146.2 146.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 6.4e-05 2048 200 1152 230400 56.1975 28.2897 601.077 838.036 1523.77 1523.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 0.000128 512 100 288 142080 5.7201 3.51437 26.3426 104.719 140.44 140.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 6.4e-05 2048 200 1152 226560 56.6969 28.2978 494.084 835.684 1414.93 1415.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 0.000128 512 100 288 143616 5.69123 3.51053 43.1356 104.88 157.366 157.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 6.4e-05 2048 200 1152 230400 56.1473 28.6159 846.109 837.599 1768.64 1768.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 0.000128 512 100 288 142848 5.70317 3.50922 29.914 104.31 143.582 143.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 6.4e-05 2048 200 1152 227328 56.27 28.1925 541.075 832.754 1458.46 1458.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 0.000128 512 100 288 140544 5.66912 3.50003 26.7084 103.967 139.99 140.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 6.4e-05 2048 200 1152 225792 56.0566 28.1657 469.727 829.554 1383.67 1383.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 0.000128 512 100 288 144000 5.76515 3.52442 45.2523 104.85 159.534 159.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 6.4e-05 2048 200 1152 230400 56.4045 28.3578 832.859 837.099 1754.89 1755.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 0.000128 512 100 288 142400 5.72358 3.51642 30.8087 104.455 144.654 144.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 6.4e-05 2048 200 1152 227200 56.4993 28.2507 570.263 833.68 1488.87 1489.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 0.000128 512 100 288 141600 5.66346 3.50691 26.7389 103.367 139.424 139.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 6.4e-05 2048 200 1152 230400 56.4754 28.5224 481.997 837.594 1404.77 1404.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 0.000128 512 100 288 144256 5.68998 3.51178 42.7926 104.79 156.93 157.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 6.4e-05 2048 200 1152 229376 56.3524 28.3129 803.715 836.554 1725.1 1725.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 0.000128 512 100 288 143360 5.70531 3.50605 30.2812 104.885 144.521 144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 6.4e-05 2048 200 1152 229376 56.2806 28.2849 561.631 837.035 1483.4 1483.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 0.000128 512 100 288 142464 5.73699 3.51437 25.9952 105.031 140.425 140.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 6.4e-05 2048 200 1152 225792 56.9872 28.3335 456.994 837.915 1380.4 1380.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 0.000128 512 100 288 143040 5.72195 3.5169 43.6449 104.626 157.655 157.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 6.4e-05 2048 200 1152 228480 56.4373 28.4662 785.118 835.261 1705.45 1705.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 0.000128 512 100 288 142080 5.72822 3.51802 30.419 104.618 144.425 144.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 6.4e-05 2048 200 1152 226560 56.6897 28.3339 560.503 834.894 1480.59 1480.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 0.000128 512 100 288 141120 5.7817 3.5296 25.8973 104.702 140.056 140.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 6.4e-05 2048 200 1152 224640 57.1644 28.3217 458.745 835.214 1379.62 1379.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 0.000128 512 100 288 143360 5.7104 3.51248 42.3516 104.637 156.358 156.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 6.4e-05 2048 200 1152 229376 56.1911 28.2708 794.682 835.292 1714.6 1714.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 0.000128 512 100 288 143360 5.7144 3.51642 31.3915 104.792 145.558 145.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 6.4e-05 2048 200 1152 229376 56.1713 28.3341 539.182 836.244 1460.1 1460.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 0.000128 512 100 288 141312 5.63622 3.48813 25.9541 103.515 138.736 138.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 6.4e-05 2048 200 1152 221184 56.4772 27.9224 469.538 825.679 1379.78 1379.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1240 0.000128 512 100 280 146432 5.64422 3.50822 32.7892 104.988 147.073 147.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 6.4e-05 2048 200 1160 229888 56.464 28.4705 1095.46 838.369 2018.92 2019.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1240 0.000128 512 100 280 146432 5.66858 3.51296 53.2079 105.038 167.573 167.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 6.4e-05 2048 200 1160 229376 56.6681 28.3361 1078.03 838.556 2001.78 2001.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 0.000128 512 100 280 146240 5.69219 3.52435 35.5343 104.895 149.789 149.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 6.4e-05 2048 200 1160 229760 56.5034 28.3609 698.069 837.609 1620.71 1620.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1240 0.000128 512 100 280 145920 5.65245 3.51642 24.1948 104.954 138.462 138.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 6.4e-05 2048 200 1160 229120 56.4651 28.3405 447.053 838.021 1370.04 1370.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1240 0.000128 512 100 280 144960 5.67395 3.5208 20.2468 104.557 134.145 134.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 6.4e-05 2048 200 1160 228480 56.6159 28.3652 1219.02 834.708 2138.87 2139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 0.000128 512 100 280 145920 5.65552 3.51574 33.4598 105.774 148.551 148.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 6.4e-05 2048 200 1160 228864 56.4592 28.3773 640.439 844.657 1570.11 1570.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 0.000128 512 100 280 145920 5.64096 3.50864 21.9623 104.873 136.128 136.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 6.4e-05 2048 200 1160 228864 56.3798 28.2855 421.511 837.271 1343.61 1343.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 0.000128 512 100 280 145152 5.6233 3.51238 18.3865 104.656 132.321 132.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 6.4e-05 2048 200 1160 228096 56.382 28.2926 345.06 835.433 1265.33 1265.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 0.000128 512 100 280 146048 5.6903 3.51728 45.3134 104.843 159.508 159.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 6.4e-05 2048 200 1160 229376 56.5375 28.3205 928.991 837.18 1851.19 1851.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 0.000128 512 100 280 146048 5.65491 3.51213 29.4431 104.881 143.635 143.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 6.4e-05 2048 200 1160 229376 56.3642 28.4393 585.009 837.317 1507.3 1507.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 0.000128 512 100 280 145152 5.70285 3.52038 24.98 104.919 139.266 139.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 6.4e-05 2048 200 1160 228480 56.6719 28.4106 474.963 837.471 1397.68 1397.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 0.000128 512 100 280 146432 5.6679 3.51232 44.119 104.91 158.358 158.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 6.4e-05 2048 200 1160 229376 56.4168 28.3269 863.637 837.667 1786.22 1786.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 0.000128 512 100 280 145408 5.66819 3.50618 29.0305 104.714 143.065 143.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 6.4e-05 2048 200 1160 227328 56.497 28.3318 545.375 835.882 1466.25 1466.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 0.000128 512 100 280 144384 5.66266 3.51251 23.5207 104.334 137.178 137.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 6.4e-05 2048 200 1160 227328 56.2778 28.1682 442.961 832.682 1360.26 1360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 0.000128 512 100 280 146304 5.6927 3.52048 43.8913 104.996 158.244 158.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 6.4e-05 2048 200 1160 229248 56.5673 28.3955 880.836 838.335 1804.31 1804.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 0.000128 512 100 280 145152 5.64019 3.51178 30.378 104.657 144.335 144.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 6.4e-05 2048 200 1160 228096 56.3542 28.3874 571.588 835.434 1491.93 1492.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 0.000128 512 100 280 145152 5.68406 3.51843 26.7672 104.606 140.719 140.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 6.4e-05 2048 200 1160 228096 56.563 28.3197 504.159 834.83 1424.04 1424.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 0.000128 512 100 280 142848 5.61238 3.50003 23.6176 103.978 136.856 136.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 6.4e-05 2048 200 1160 225792 56.0484 28.0371 443.946 829.623 1357.83 1357.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 0.000128 512 100 280 145920 5.6553 3.52259 43.1574 105.016 157.499 157.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 6.4e-05 2048 200 1160 229120 56.4732 28.3104 827.331 838.511 1750.79 1750.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 0.000128 512 100 280 144640 5.6208 3.50365 29.4612 104.136 142.864 142.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 6.4e-05 2048 200 1160 227840 56.6508 28.2996 558.205 838.099 1481.42 1481.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 0.000128 512 100 280 144000 5.68717 3.5119 26.2885 104.717 140.347 140.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 6.4e-05 2048 200 1160 226560 56.6801 28.3259 466.238 835.699 1387.11 1387.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 0.000128 512 100 280 143360 5.5711 3.49594 23.2635 103.471 135.944 136.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 6.4e-05 2048 200 1160 220160 56.6157 27.9943 445.858 825.501 1356.13 1356.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 0.000128 512 100 280 145920 5.65338 3.51789 41.3455 104.869 155.533 155.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 6.4e-05 2048 200 1160 228864 56.348 28.3867 776.726 837.273 1698.91 1699.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 0.000128 512 100 280 144384 5.66173 3.5111 28.72 104.32 142.356 142.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 6.4e-05 2048 200 1160 227328 56.2561 28.158 550.79 832.64 1468.01 1468.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 0.000128 512 100 280 142848 5.61568 3.50413 24.3676 103.878 137.506 137.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 6.4e-05 2048 200 1160 225792 56.0712 28.0575 451.873 828.844 1365.01 1365.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 0.000128 512 100 280 141312 5.63523 3.48838 22.6937 103.509 135.465 135.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 6.4e-05 2048 200 1160 221184 56.4735 27.9532 417.574 825.593 1327.76 1327.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 0.000128 512 100 280 145600 5.72486 3.51869 42.1125 104.949 156.449 156.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 6.4e-05 2048 200 1160 228800 56.6954 28.4641 807.422 837.897 1730.64 1730.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 0.000128 512 100 280 144000 5.70048 3.51642 30.4708 104.474 144.309 144.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 6.4e-05 2048 200 1160 227200 56.5013 28.2622 547.679 833.878 1466.49 1466.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 0.000128 512 100 280 141600 5.65213 3.50301 25.1924 103.448 137.94 138.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 6.4e-05 2048 200 1160 225600 57.2822 28.3685 470.446 838.244 1394.5 1394.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 0.000128 512 100 280 140800 5.6367 3.49446 23.5506 103.421 136.245 136.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 6.4e-05 2048 200 1160 224000 56.0378 28.0104 431.425 824.887 1340.53 1340.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1240 0.000128 512 100 288 144896 5.6784 3.51248 38.2344 105 152.576 152.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 6.4e-05 2048 200 1152 230400 56.2414 28.3382 808.918 838.53 1732.2 1732.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1240 0.000128 512 100 288 144896 5.68147 3.51395 35.4416 105.03 149.816 149.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 6.4e-05 2048 200 1152 230400 56.4129 28.416 1179.76 838.64 2103.39 2103.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1240 0.000128 512 100 288 144384 5.62918 3.51187 60.9916 104.804 175.078 175.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 6.4e-05 2048 200 1152 228864 56.6628 28.2901 1170.29 836.687 2092.1 2092.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 0.000128 512 100 288 144640 5.72419 3.51933 35.5259 104.913 149.828 149.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 6.4e-05 2048 200 1152 230400 56.4268 28.3791 650.359 837.784 1573.13 1573.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 0.000128 512 100 288 144640 5.68365 3.51776 23.3688 105.044 137.759 137.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 6.4e-05 2048 200 1152 230400 56.2647 28.459 427.703 838.691 1351.29 1351.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1240 0.000128 512 100 288 144000 5.70426 3.51642 20.0869 104.537 133.992 134.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 6.4e-05 2048 200 1152 228480 56.5636 28.3383 515.508 834.573 1435.14 1435.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 0.000128 512 100 288 144384 5.69334 3.51846 46.5507 104.949 160.861 160.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 6.4e-05 2048 200 1152 229632 56.3038 28.298 906.252 836.313 1827.34 1827.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 0.000128 512 100 288 144384 5.68771 3.5177 30.164 104.78 144.292 144.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 6.4e-05 2048 200 1152 228864 56.3663 28.2952 568.748 836.571 1490.15 1490.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 0.000128 512 100 288 144000 5.68512 3.50902 25.8119 105.564 140.716 140.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 6.4e-05 2048 200 1152 228096 56.356 28.2829 458.463 842.666 1385.93 1386.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1240 0.000128 512 100 288 142848 5.69654 3.50653 22.7291 104.422 136.496 136.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 6.4e-05 2048 200 1152 227328 56.2859 28.2829 385.768 833.41 1303.9 1304.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 0.000128 512 100 288 144256 5.73107 3.52051 44.6348 104.853 158.887 159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 6.4e-05 2048 200 1152 229376 56.5258 28.5178 839.843 837.273 1762.32 1762.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 0.000128 512 100 288 144256 5.68531 3.51037 29.6557 104.797 143.792 143.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 6.4e-05 2048 200 1152 229376 56.3583 28.3131 533.449 836.62 1454.91 1455.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 0.000128 512 100 288 143808 5.72867 3.52096 24.5815 104.847 138.822 138.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 6.4e-05 2048 200 1152 228480 56.6668 28.3636 435.685 837.022 1357.91 1358.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 0.000128 512 100 288 143360 5.70317 3.51197 22.2448 104.967 136.57 136.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 6.4e-05 2048 200 1152 229376 56.2988 28.2806 397.976 837.697 1320.42 1320.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 0.000128 512 100 288 144896 5.70429 3.51232 43.3971 105.034 157.794 157.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 6.4e-05 2048 200 1152 230400 56.2498 28.3607 815.811 838.649 1739.24 1739.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 0.000128 512 100 288 144384 5.68739 3.50682 29.2477 104.732 143.319 143.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 6.4e-05 2048 200 1152 229376 56.1779 28.2736 529.492 835.995 1450.1 1450.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 0.000128 512 100 288 142848 5.69229 3.50694 24.6126 104.331 138.287 138.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 6.4e-05 2048 200 1152 227328 56.2729 28.1604 439.337 832.724 1356.66 1356.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 0.000128 512 100 288 143360 5.70618 3.51456 22.6598 104.726 136.752 136.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 6.4e-05 2048 200 1152 229376 56.1943 28.3231 390.208 835.688 1310.58 1310.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 0.000128 512 100 288 144576 5.72317 3.51722 44.4073 104.897 158.688 158.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 6.4e-05 2048 200 1152 230400 56.4141 28.3511 795.679 837.541 1718.15 1718.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 0.000128 512 100 288 144000 5.68592 3.5104 31.2491 104.555 145.147 145.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 6.4e-05 2048 200 1152 228096 56.3611 28.2829 550.468 834.647 1469.93 1470.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 0.000128 512 100 288 143424 5.73216 3.51866 26.7169 104.606 140.719 140.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 6.4e-05 2048 200 1152 228096 56.5708 28.4427 465.403 834.842 1385.42 1385.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 0.000128 512 100 288 142848 5.62797 3.50179 24.9542 103.97 138.2 138.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 6.4e-05 2048 200 1152 225792 56.0576 27.9962 462.516 829.547 1376.29 1376.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 0.000128 512 100 288 144640 5.68685 3.51437 44.2761 105.012 158.637 158.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 6.4e-05 2048 200 1152 230400 56.2726 28.34 788.864 838.489 1712.13 1712.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 0.000128 512 100 288 143360 5.63405 3.50618 30.6847 104.146 144.117 144.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 6.4e-05 2048 200 1152 230400 56.1847 28.404 565.742 838.109 1488.62 1488.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 0.000128 512 100 288 144000 5.69274 3.51274 26.918 104.698 140.963 141.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 6.4e-05 2048 200 1152 226560 56.6954 28.3711 459.796 835.516 1380.55 1380.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 0.000128 512 100 288 140800 5.63626 3.49181 24.0715 103.404 136.748 136.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 6.4e-05 2048 200 1152 225280 55.8746 28.1233 427.747 824.992 1336.9 1337.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1240 0.000128 512 100 300 145152 5.67296 3.51411 37.7047 105.915 152.952 153.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 6.4e-05 2048 200 1150 228352 56.5715 28.2911 821.845 845.81 1752.68 1752.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1240 0.000128 512 100 300 144896 5.6905 3.51382 33.7932 105.022 148.164 148.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 6.4e-05 2048 200 1150 228352 56.7932 28.3398 1174.25 838.573 2098.12 2098.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1240 0.000128 512 100 300 144384 5.55059 3.51437 59.8564 105.077 174.163 174.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 6.4e-05 2048 200 1150 227328 56.8706 28.3051 1168 836.675 2090.03 2090.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 0.000128 512 100 300 144960 5.72634 3.5193 34.8072 105.017 149.215 149.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 6.4e-05 2048 200 1150 227840 56.882 28.3563 643.907 838.608 1567.94 1568.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 0.000128 512 100 300 144640 5.67482 3.51846 22.9525 104.959 137.25 137.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 6.4e-05 2048 200 1150 227840 56.7122 28.373 415.098 838.029 1338.38 1338.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1240 0.000128 512 100 300 144000 5.70208 3.52173 19.7784 104.534 133.68 133.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 6.4e-05 2048 200 1150 226560 56.8249 28.3304 345.845 834.42 1265.58 1265.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1240 0.000128 512 100 300 143360 5.63107 3.50349 22.3997 104.216 135.899 136.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 6.4e-05 2048 200 1150 227840 56.8902 28.3649 1052.31 838.73 1976.46 1976.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 0.000128 512 100 300 144768 5.67574 3.51638 44.8318 104.748 158.915 159.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 6.4e-05 2048 200 1150 227328 56.7251 28.3726 878.848 836.466 1800.58 1800.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 0.000128 512 100 300 144384 5.68998 3.5129 29.1326 104.794 143.278 143.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 6.4e-05 2048 200 1150 227328 56.6731 28.2803 547.438 836.651 1469.21 1469.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 0.000128 512 100 300 144000 5.66822 3.51011 24.4664 104.548 138.334 138.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 6.4e-05 2048 200 1150 225792 56.8165 28.2911 443.659 834.572 1363.51 1363.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1240 0.000128 512 100 300 142848 5.68576 3.50822 21.8758 104.312 135.526 135.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 6.4e-05 2048 200 1150 224256 56.8044 28.1969 375.151 832.582 1292.89 1293.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 0.000128 512 100 300 144704 5.7191 3.51555 42.7643 104.843 156.983 157.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 6.4e-05 2048 200 1150 227584 56.8178 28.3259 811.014 837.167 1733.49 1733.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 0.000128 512 100 300 144256 5.69664 3.5104 28.6093 104.868 142.832 142.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 6.4e-05 2048 200 1150 227584 56.708 28.3716 515.785 837.228 1438.27 1438.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 0.000128 512 100 300 143808 5.73315 3.51638 23.6692 104.808 137.87 137.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 6.4e-05 2048 200 1150 225792 57.1096 28.4079 420.515 836.547 1342.74 1342.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 0.000128 512 100 300 143360 5.68691 3.51206 21.3939 104.952 135.688 135.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 6.4e-05 2048 200 1150 225792 56.8963 28.2955 380.078 837.616 1303.05 1303.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 0.000128 512 100 300 144896 5.70416 3.51053 42.2676 104.947 156.571 156.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 6.4e-05 2048 200 1150 228352 56.5743 28.3574 803.046 837.974 1726.12 1726.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 0.000128 512 100 300 144384 5.68858 3.51216 28.9696 104.624 142.936 143.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 6.4e-05 2048 200 1150 227328 56.5038 28.4037 518.759 835.226 1439.06 1439.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 0.000128 512 100 300 142848 5.69757 3.50534 24.8976 104.412 138.656 138.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 6.4e-05 2048 200 1150 224256 56.8239 28.198 436.472 833.401 1355.06 1355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 0.000128 512 100 300 143360 5.70323 3.51786 22.579 104.714 136.657 136.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 6.4e-05 2048 200 1150 225280 56.8826 28.2745 389.045 835.613 1309.99 1310.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 0.000128 512 100 300 144576 5.71958 3.5184 44.9664 104.895 159.241 159.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 6.4e-05 2048 200 1150 228096 56.8009 28.4856 820.33 837.55 1743.33 1743.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 0.000128 512 100 300 144000 5.68176 3.51261 31.4876 104.575 145.402 145.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 6.4e-05 2048 200 1150 225792 56.7984 28.362 577.866 834.765 1497.95 1498.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 0.000128 512 100 300 143424 5.73776 3.51846 27.002 104.697 141.1 141.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 6.4e-05 2048 200 1150 224640 57.1348 28.4549 473.831 835.535 1395.13 1395.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 0.000128 512 100 300 142848 5.62666 3.50403 24.9713 103.979 138.223 138.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 6.4e-05 2048 200 1150 221184 56.7428 28.0622 445.353 829.629 1359.95 1360.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 0.000128 512 100 300 144000 5.72416 3.5265 24.1643 104.695 138.255 138.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 6.4e-05 2048 200 1150 224640 57.1665 28.3965 413.882 835.17 1334.78 1334.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 0.000128 512 100 300 144640 5.6921 3.51638 43.4955 104.939 157.788 157.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 6.4e-05 2048 200 1150 227840 56.7042 28.3116 794.043 837.897 1717.12 1717.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 0.000128 512 100 300 143360 5.65363 3.50832 30.993 104.307 144.612 144.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 6.4e-05 2048 200 1150 227840 56.6667 28.3169 549.141 838.116 1472.41 1472.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 0.000128 512 100 300 144000 5.68669 3.51389 26.4095 104.708 140.464 140.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 6.4e-05 2048 200 1150 226560 56.6878 28.3095 461.6 835.6 1382.37 1382.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 0.000128 512 100 300 140800 5.64022 3.49229 23.9421 103.387 136.606 136.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 6.4e-05 2048 200 1150 220160 56.627 27.8876 415.6 825.019 1325.3 1325.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 0.000128 512 100 300 140800 5.63706 3.49101 24.53 103.527 137.33 137.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 6.4e-05 2048 200 1150 217600 56.9686 28.0063 391.982 825.728 1302.85 1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1240 0.000128 512 100 300 144896 5.6752 3.5129 35.8094 105.008 150.152 150.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 6.4e-05 2048 200 1140 227840 56.7262 28.3587 750.565 838.567 1674.38 1674.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1240 0.000128 512 100 300 144896 5.704 3.51642 24.1104 105.019 138.491 138.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 6.4e-05 2048 200 1140 227328 57.0333 28.3237 1062.98 838.562 1987.06 1987.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1240 0.000128 512 100 300 144384 5.68992 3.50822 55.3162 104.797 169.457 169.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 6.4e-05 2048 200 1140 227328 56.8467 28.2814 1061.55 836.707 1983.57 1983.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1240 0.000128 512 100 300 144384 5.63722 3.50912 54.8283 104.634 168.754 168.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 6.4e-05 2048 200 1140 225280 57.1433 28.4339 1042.36 835.277 1963.4 1963.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 0.000128 512 100 300 144960 5.71651 3.51939 45.1461 104.916 159.447 159.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 6.4e-05 2048 200 1140 227840 56.8471 28.3993 881.206 837.776 1804.4 1804.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 0.000128 512 100 300 144640 5.69146 3.5183 29.5807 104.952 143.887 143.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 6.4e-05 2048 200 1140 227840 56.6965 28.4457 548.021 838.04 1471.37 1471.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1240 0.000128 512 100 300 144000 5.70064 3.52061 25.5389 104.542 139.446 139.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 6.4e-05 2048 200 1140 226560 56.8103 28.3179 446.587 834.561 1366.44 1366.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1240 0.000128 512 100 300 143360 5.64013 3.50669 22.4595 104.228 135.975 136.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 6.4e-05 2048 200 1140 227840 56.7046 28.3248 1387.15 838.829 2311.18 2311.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 0.000128 512 100 300 144768 5.67558 3.51674 42.9708 104.85 157.168 157.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 6.4e-05 2048 200 1140 227328 56.7464 28.3066 806.183 837.293 1728.7 1728.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 0.000128 512 100 300 144384 5.68362 3.5143 28.5669 104.798 142.708 142.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 6.4e-05 2048 200 1140 227328 56.6746 28.2929 506.672 836.708 1428.52 1428.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 0.000128 512 100 300 144000 5.6687 3.50704 23.4581 104.569 137.349 137.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 6.4e-05 2048 200 1140 225792 56.8095 28.2862 414.449 834.762 1334.48 1334.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 0.000128 512 100 300 142848 5.69459 3.50579 20.6659 104.327 134.337 134.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 6.4e-05 2048 200 1140 224256 56.8172 28.2337 371.781 832.694 1289.69 1289.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1240 0.000128 512 100 300 144000 5.67949 3.51232 19.754 104.637 133.723 133.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 6.4e-05 2048 200 1140 226560 56.6976 28.2897 324.298 835.012 1244.46 1244.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 0.000128 512 100 300 144704 5.71904 3.52106 40.8853 104.852 155.125 155.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 6.4e-05 2048 200 1140 227584 56.85 28.3481 773.25 837.258 1695.88 1696.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 0.000128 512 100 300 144256 5.6881 3.51504 27.5704 104.765 141.682 141.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 6.4e-05 2048 200 1140 227584 56.704 28.3029 492.507 836.393 1414.08 1414.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 0.000128 512 100 300 143808 5.73674 3.51626 23.297 104.905 137.598 137.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 6.4e-05 2048 200 1140 225792 57.1295 28.457 412.424 837.355 1335.53 1335.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 0.000128 512 100 300 143360 5.6977 3.50864 20.8072 104.958 135.113 135.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 6.4e-05 2048 200 1140 225792 56.8998 28.3193 361.969 837.651 1285 1285.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 0.000128 512 100 300 143360 5.64157 3.50742 18.4728 103.999 131.761 131.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 6.4e-05 2048 200 1140 224000 56.7691 28.0986 320.478 829.81 1235.33 1235.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 0.000128 512 100 300 144896 5.70749 3.5145 40.9316 104.948 155.246 155.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 6.4e-05 2048 200 1140 227328 56.7883 28.3145 732.615 837.991 1655.88 1656.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 0.000128 512 100 300 144384 5.69146 3.5151 28.4413 104.704 142.497 142.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 6.4e-05 2048 200 1140 225280 56.8481 28.2666 495.496 835.844 1416.63 1416.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 0.000128 512 100 300 142848 5.68477 3.5103 23.7054 104.344 137.391 137.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 6.4e-05 2048 200 1140 224256 56.8 28.1723 411.254 832.816 1329.21 1329.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 0.000128 512 100 300 143360 5.70266 3.51805 22.372 104.806 136.542 136.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 6.4e-05 2048 200 1140 225280 56.8797 28.2677 383.297 836.332 1304.94 1305.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 0.000128 512 100 300 140800 5.62726 3.48774 20.1706 103.49 132.92 133.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 6.4e-05 2048 200 1140 220160 56.6193 28.0039 342.943 825.601 1253.33 1253.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1240 0.000128 512 100 320 144128 5.6959 3.51059 37.2208 104.911 151.481 151.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 6.4e-05 2048 200 1152 228352 56.6488 28.3103 735.78 837.783 1658.69 1658.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1240 0.000128 512 100 320 143872 5.71424 3.51194 25.0914 104.933 139.397 139.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 6.4e-05 2048 200 1152 228352 56.8124 28.2931 1032.1 837.858 1955.23 1955.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1240 0.000128 512 100 320 143616 5.70234 3.51117 57.0312 104.789 171.177 171.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 6.4e-05 2048 200 1152 227328 56.8833 28.2714 1025.84 836.628 1947.82 1947.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1240 0.000128 512 100 320 143360 5.65296 3.5103 55.9522 104.625 169.881 169.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 6.4e-05 2048 200 1152 227328 56.762 28.3816 1017.53 835.231 1938.08 1938.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 0.000128 512 100 320 144000 5.73744 3.51936 46.393 104.99 160.793 160.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 6.4e-05 2048 200 1152 228480 56.7618 28.489 853.041 838.411 1776.88 1777.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 0.000128 512 100 320 144000 5.70259 3.51613 30.6768 104.945 144.987 145.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 6.4e-05 2048 200 1152 227840 56.7184 28.3135 519.009 837.912 1442.12 1442.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1240 0.000128 512 100 320 143040 5.71648 3.51866 25.535 104.541 139.455 139.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 6.4e-05 2048 200 1152 226560 56.7984 28.3214 427.692 834.579 1347.55 1347.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1240 0.000128 512 100 320 142080 5.6609 3.51258 23.144 104.224 136.686 136.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 6.4e-05 2048 200 1152 227840 56.6389 28.4201 616.268 838.818 1540.31 1540.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1240 0.000128 512 100 320 142400 5.73414 3.51834 20.8532 105.376 135.623 135.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 6.4e-05 2048 200 1152 224000 57.104 28.3051 1419.01 841.061 2345.63 2345.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 0.000128 512 100 320 144000 5.68435 3.51027 44.3108 104.766 158.415 158.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 6.4e-05 2048 200 1152 228096 56.5558 28.2993 784.807 836.587 1706.42 1706.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 0.000128 512 100 320 143616 5.69859 3.51229 29.1592 104.799 143.317 143.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 6.4e-05 2048 200 1152 227328 56.6678 28.3049 489.243 836.693 1411.08 1411.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 0.000128 512 100 320 142848 5.69603 3.50822 23.9122 104.534 137.794 137.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 6.4e-05 2048 200 1152 225792 56.8037 28.2786 400.261 834.435 1319.95 1320.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 0.000128 512 100 320 142848 5.68509 3.50678 21.4395 104.327 135.107 135.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 6.4e-05 2048 200 1152 224256 56.827 28.2085 355.051 832.716 1272.97 1273.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1240 0.000128 512 100 320 142080 5.71766 3.51437 19.6012 104.723 133.697 133.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 6.4e-05 2048 200 1152 226560 56.7067 28.4133 313.334 836.413 1235.03 1235.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 0.000128 512 100 320 143808 5.73437 3.52051 42.1586 104.762 156.317 156.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 6.4e-05 2048 200 1152 227584 56.8556 28.3246 737.263 836.453 1659.06 1659.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 0.000128 512 100 320 143360 5.71059 3.51184 28.1345 104.886 142.385 142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 6.4e-05 2048 200 1152 227584 56.7081 28.3298 470.267 837.401 1392.87 1393.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 0.000128 512 100 320 143808 5.7297 3.51571 23.8231 104.801 138.016 138.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 6.4e-05 2048 200 1152 225792 57.1344 28.4119 395.965 836.545 1318.23 1318.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 0.000128 512 100 320 143360 5.70477 3.50976 21.3607 104.963 135.7 135.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 6.4e-05 2048 200 1152 225792 56.879 28.2829 348.013 837.714 1271.06 1271.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 0.000128 512 100 320 141120 5.71373 3.51146 18.8283 104.001 132.201 132.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 6.4e-05 2048 200 1152 224000 56.7628 28.0719 310.257 829.846 1225.11 1225.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 0.000128 512 100 320 143872 5.72675 3.51386 43.2257 104.906 157.521 157.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 6.4e-05 2048 200 1152 228352 56.5889 28.2946 731.277 837.665 1654 1654.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 0.000128 512 100 320 143360 5.71219 3.51642 29.5266 104.631 143.532 143.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 6.4e-05 2048 200 1152 227328 56.4818 28.2999 492.763 835.271 1412.99 1413.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 0.000128 512 100 320 142848 5.70301 3.51146 24.7457 104.406 138.512 138.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 6.4e-05 2048 200 1152 224256 56.8409 28.1546 403.728 833.495 1322.38 1322.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 0.000128 512 100 320 143360 5.71158 3.51165 23.3925 104.72 137.485 137.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 6.4e-05 2048 200 1152 225280 56.8736 28.3673 372.959 835.629 1294.01 1294.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 0.000128 512 100 320 140800 5.63427 3.49386 21.2716 103.489 134.036 134.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 6.4e-05 2048 200 1152 220160 56.6352 27.9159 337.624 825.593 1247.94 1248.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 0.000128 512 100 320 141312 5.63597 3.49194 20.6209 103.519 133.415 133.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 6.4e-05 2048 200 1152 221184 56.5079 27.8972 321.204 825.676 1231.45 1231.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1240 0.000128 512 100 384 139392 5.67034 3.51437 62.9634 104.885 177.176 177.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 6.4e-05 2048 200 1152 227584 57.0532 28.3547 1115.79 837.636 2039.02 2039.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1240 0.000128 512 100 384 139264 5.81376 3.51034 46.1087 104.987 160.562 160.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 6.4e-05 2048 200 1152 227328 56.7327 28.3361 723.267 838.362 1646.86 1647.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1240 0.000128 512 100 384 139264 5.84246 3.51482 32.3811 104.946 146.826 146.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 6.4e-05 2048 200 1152 227328 56.8635 28.2818 628.337 837.989 1551.64 1551.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1240 0.000128 512 100 384 139008 5.81306 3.51642 27.5447 104.771 141.793 141.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 6.4e-05 2048 200 1152 225792 57.0452 28.3791 1102.59 836.509 2024.69 2024.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1240 0.000128 512 100 384 138240 5.84611 3.50842 24.4431 104.63 138.576 138.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 6.4e-05 2048 200 1152 225280 57.0458 28.2522 1093.5 835.293 2014.25 2014.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1240 0.000128 512 100 384 136960 5.64534 3.50653 65.3859 104.151 178.827 178.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 6.4e-05 2048 200 1152 225280 57.1343 28.302 1095.4 838.246 2019.27 2019.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1240 0.000128 512 100 384 138240 5.49206 3.51146 64.6728 104.427 178.247 178.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 6.4e-05 2048 200 1152 224256 57.0172 28.1899 1085.48 833.504 2004.37 2004.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1240 0.000128 512 100 384 137984 5.69062 3.50656 65.0619 104.963 179.361 179.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 6.4e-05 2048 200 1152 225792 57.0777 28.3668 1094.65 837.733 2018.01 2018.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1240 0.000128 512 100 384 137216 5.704 3.51846 64.9319 104.809 179.102 179.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 6.4e-05 2048 200 1152 225280 57.0108 28.4193 1088.05 836.323 2009.99 2010.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 0.000128 512 100 300 143360 5.66538 3.50675 54.724 104.968 169.007 169.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 6.4e-05 2048 200 1140 225792 57.1131 28.2788 1091.38 837.708 2014.65 2014.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1240 0.000128 512 100 320 143360 5.65312 3.50749 56.5029 104.858 170.663 170.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 6.4e-05 2048 200 1152 225792 57.139 28.2955 1054.68 836.87 1977.17 1977.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1240 0.000128 512 100 300 143360 5.67843 3.50918 55.6482 103.977 168.961 169.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 6.4e-05 2048 200 1150 224000 57.024 28.1837 1100.99 829.778 2016.16 2016.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1240 0.000128 512 100 288 141120 5.67837 3.51286 55.0542 104.018 168.409 168.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 6.4e-05 2048 200 1152 224000 57.0258 28.1291 1116.52 829.992 2031.87 2032.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 0.000128 512 100 288 143360 5.71891 3.51334 52.9722 104.651 167.002 167.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 6.4e-05 2048 200 1152 229376 56.5071 28.2916 1089.23 835.415 2009.63 2009.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1240 0.000128 512 100 288 138240 5.49693 3.49405 67.7259 103.492 180.351 180.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 6.4e-05 2048 200 1152 222720 56.189 27.9024 1515.82 825.259 2425.36 2425.48
