// Seed: 3890126316
module module_0 (
    input supply0 id_0
);
  wire id_2;
  initial id_3 <= 1'h0;
endmodule
module static module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output logic id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input wand id_7,
    input supply1 id_8
);
  initial begin : LABEL_0
    @(posedge 1) id_3 <= 1;
    id_3 <= -1'b0;
  end
  tri id_10, id_11, id_12;
  assign id_5 = id_12;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_0 = 0;
  assign id_5 = id_12;
endmodule
