INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
