<profile>

<section name = "Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4'" level="0">
<item name = "Date">Tue Feb 25 14:23:53 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1036, 1036, 10.360 us, 10.360 us, 1036, 1036, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4">1034, 1034, 12, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1271, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 9, 0, 60, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 769, 64, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U9">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U10">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U11">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_1_fu_416_p2">+, 0, 0, 99, 92, 1</column>
<column name="add_ln14_1_fu_402_p2">+, 0, 0, 67, 60, 1</column>
<column name="add_ln17_fu_376_p2">+, 0, 0, 35, 28, 1</column>
<column name="add_ln8_fu_271_p2">+, 0, 0, 127, 120, 1</column>
<column name="c_2_fu_465_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_39_fu_507_p2">+, 0, 0, 36, 29, 29</column>
<column name="empty_40_fu_525_p2">+, 0, 0, 71, 64, 64</column>
<column name="r_2_fu_335_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state12_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter12">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_280_p2">icmp, 0, 0, 99, 92, 92</column>
<column name="icmp_ln14_1_fu_322_p2">icmp, 0, 0, 67, 60, 60</column>
<column name="icmp_ln14_fu_317_p2">icmp, 0, 0, 67, 60, 1</column>
<column name="icmp_ln17_1_fu_304_p2">icmp, 0, 0, 35, 28, 28</column>
<column name="icmp_ln17_fu_299_p2">icmp, 0, 0, 35, 28, 1</column>
<column name="icmp_ln8_fu_266_p2">icmp, 0, 0, 127, 120, 120</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln11_1_fu_347_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln11_fu_341_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln14_fu_370_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_1_fu_388_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_fu_382_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln8_fu_293_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_38_fu_212_p0">select, 0, 0, 32, 1, 32</column>
<column name="select_ln11_1_fu_353_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln11_2_fu_361_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln11_3_fu_422_p3">select, 0, 0, 84, 1, 1</column>
<column name="select_ln11_fu_458_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln14_1_fu_408_p3">select, 0, 0, 58, 1, 1</column>
<column name="select_ln17_fu_394_p3">select, 0, 0, 28, 1, 1</column>
<column name="select_ln8_1_fu_309_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln8_2_fu_327_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln8_fu_285_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_200_p4">9, 2, 1, 2</column>
<column name="c_fu_110">9, 2, 32, 64</column>
<column name="conv_a_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten12_fu_122">9, 2, 92, 184</column>
<column name="indvar_flatten33_fu_126">9, 2, 120, 240</column>
<column name="indvar_flatten_fu_114">9, 2, 60, 120</column>
<column name="n_fu_106">9, 2, 28, 56</column>
<column name="r_fu_118">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_BUS_addr_read_reg_674">128, 0, 128, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="c_fu_110">32, 0, 32, 0</column>
<column name="first_iter_0_reg_196">1, 0, 1, 0</column>
<column name="icmp_ln8_reg_640">1, 0, 1, 0</column>
<column name="indvar_flatten12_fu_122">92, 0, 92, 0</column>
<column name="indvar_flatten33_fu_126">120, 0, 120, 0</column>
<column name="indvar_flatten_fu_114">60, 0, 60, 0</column>
<column name="n_fu_106">28, 0, 28, 0</column>
<column name="or_ln11_reg_644">1, 0, 1, 0</column>
<column name="or_ln14_reg_654">1, 0, 1, 0</column>
<column name="r_fu_118">32, 0, 32, 0</column>
<column name="select_ln11_1_reg_649">1, 0, 1, 0</column>
<column name="tmp7_reg_658">32, 0, 32, 0</column>
<column name="trunc_ln2_reg_663">60, 0, 60, 0</column>
<column name="zext_ln25_cast_reg_635">28, 0, 32, 4</column>
<column name="icmp_ln8_reg_640">64, 32, 1, 0</column>
<column name="or_ln14_reg_654">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 16, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RFIFONUM">in, 9, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="conv_a_din">out, 128, ap_fifo, conv_a, pointer</column>
<column name="conv_a_full_n">in, 1, ap_fifo, conv_a, pointer</column>
<column name="conv_a_write">out, 1, ap_fifo, conv_a, pointer</column>
<column name="mul_ln25_7">in, 120, ap_none, mul_ln25_7, scalar</column>
<column name="zext_ln25">in, 28, ap_none, zext_ln25, scalar</column>
<column name="mul_ln25_6">in, 92, ap_none, mul_ln25_6, scalar</column>
<column name="lshr_ln">in, 28, ap_none, lshr_ln, scalar</column>
<column name="mul_ln25_5">in, 60, ap_none, mul_ln25_5, scalar</column>
<column name="C">in, 32, ap_none, C, scalar</column>
<column name="N">in, 32, ap_none, N, scalar</column>
<column name="Conv_MM_A">in, 64, ap_none, Conv_MM_A, scalar</column>
</table>
</item>
</section>
</profile>
