// Seed: 3448125042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_14;
  logic id_15;
  assign id_5 = id_12;
  logic id_16;
  logic id_17;
  assign id_1 = (id_9);
  uwire id_18;
  assign id_18[1==1] = id_12;
  logic id_19;
  assign id_5 = id_17 - 1;
endmodule
`define pp_14 0
`define pp_15 0
