|--------------------------------------------------------------|
|- ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File        -|
|- Copyright(C), 1992-2011, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\24_Organ_3
Project Fitted on    :  Wed Feb 15 16:03:00 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


// Project 'mach64_verilog_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.11 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                9
Total Logic Functions           63
  Total Output Pins             4
  Total Bidir I/O Pins          0
  Total Buried Nodes            59
Total Flip-Flops                50
  Total D Flip-Flops            47
  Total T Flip-Flops            3
  Total Latches                 0
Total Product Terms             198

Total Reserved Pins             0
Total Locked Pins               13
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             4
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               2


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       12     18    -->    40
Logic Functions                    64       63      1    -->    98
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       79     65    -->    54
Logical Product Terms             320      157    163    -->    49
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       63      1    -->    98

Control Product Terms:
  GLB Clock/Clock Enables           4        4      0    -->   100
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        9     55    -->    14
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        1     63    -->     1
  Macrocell Presets                64        7     57    -->    10

Global Routing Pool               100       68     32    -->    68
  GRP from IFB                     ..        9     ..    -->    ..
    (from input signals)           ..        9     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       59     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      4    16    20      0/8      0   16      0              0       41       15
  GLB    B      6    13    19      4/8      0   15      0              1       36       15
  GLB    C      4    14    18      4/8      0   16      0              0       45       16
  GLB    D      7    15    22      4/8      0   16      0              0       35       15
-------------------------------------------------------------------------------------------
TOTALS:        21    58    79     12/32     0   63      0              1      157       61

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         4      0      0      1      3
  GLB    B   1      0         1      0      0      0      0
  GLB    C   1      0         4      0      0      0      4
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |        |                 |       |
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |reset_n
15    |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |noiseOn_n
16    |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |octaveSelect_n_1_
17    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Input |octaveSelect_n_0_
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |        |                 |       |
21    |  I_O  |   1  |C2  |    *   |LVCMOS18         | Input |button_n_1_
22    |  I_O  |   1  |C4  |    *   |LVCMOS18         | Input |button_n_2_
23    |  I_O  |   1  |C6  |    *   |LVCMOS18         | Input |button_n_3_
24    |  I_O  |   1  |C8  |    *   |LVCMOS18         | Input |button_n_4_
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |        |                 |       |
27    |  I_O  |   1  |C12 |        |                 |       |
28    |  I_O  |   1  |C14 |        |                 |       |
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Output|noteOutC
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Output|noteOutD
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         | Output|noteOutE
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         | Output|noteOutF
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |        |                 |       |
39    |  I_O  |   1  |D10 |        |                 |       |
40    |  I_O  |   1  |D12 |        |                 |       |
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |oneMHzClock
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |        |                 |       |
46    |  I_O  |   0  |A4  |        |                 |       |
47    |  I_O  |   0  |A6  |        |                 |       |
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
------------------------------------------------
  21   C  I/O   1 ---D      Up button_n_1_
  22   C  I/O   1 ---D      Up button_n_2_
  23   C  I/O   1 ---D      Up button_n_3_
  24   C  I/O   1 ---D      Up button_n_4_
  15   B  I/O   1 ---D      Up noiseOn_n
  17   B  I/O   1 -B--      Up octaveSelect_n_0_
  16   B  I/O   1 -B--      Up octaveSelect_n_1_
  43  -- INCLK  1 -B--      Up oneMHzClock
  14   B  I/O   2 A-C-      Up reset_n
------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
---------------------------------------------------------------------
  31   D  4  1   2  1 COM                  ----  Fast     Up noteOutC
  32   D  4  1   2  1 COM                  ----  Fast     Up noteOutD
  33   D  4  1   2  1 COM                  ----  Fast     Up noteOutE
  34   D  4  1   2  1 COM                  ----  Fast     Up noteOutF
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
--------------------------------------------------------------------
 6   B  5  -   3  1 COM              4 ABCD  N_5_i
 4   A  3  1   3  1 DFF    * R       2 A--D  lfsr_0_
 4   C  3  1   3  1 DFF  *   S       1 A---  lfsr_1_
 5   C  3  1   3  1 DFF  *   S       1 --C-  lfsr_2_
 1   A  4  1   4  1 DFF  *   S       1 --C-  lfsr_3_
 0   A  4  1   4  1 DFF  *   S       1 A---  lfsr_4_
 3   C  3  1   3  1 DFF  *   S       1 A---  lfsr_5_
 6   C  3  1   3  1 DFF  *   S       1 --C-  lfsr_6_
 5   A  3  1   3  1 DFF  *   S       1 --C-  lfsr_7_
 7   B  2  1   2  1 DFF      R       1 -B--  u0rc_genblk1_0__uitff_q
12   B  1  1   1  1 DFF      R       1 -B--  u0rc_u0tff_q
14   C  9  -   2  1 COM              1 --C-  u1cs_count12_7_n
10   C 10  1   2  1 DFF      R       1 --C-  u1cs_count_0_
11   C  3  1   2  1 DFF      R       1 --C-  u1cs_count_1_
 1   C 10  1   4  1 DFF      R       1 --C-  u1cs_count_2_
 7   C 10  1   3  1 DFF      R       1 --C-  u1cs_count_3_
 8   C  7  2   3  1 DFF      R       1 --C-  u1cs_count_4_
12   C  3  2   2  1 DFF      R       1 --C-  u1cs_count_5_
 2   C  6  2   4  1 DFF      R       1 --C-  u1cs_count_6_
 0   C  7  2   5  1 DFF      R       1 --C-  u1cs_count_7_
13   C 11  2   2  1 TFF      R       1 --C-  u1cs_count_8_
15   C  5  -   1  1 COM              1 --C-  u1cs_n_17_n
 9   C  4  2   3  1 DFF      R       3 A-CD  u1cs_outclock
15   D  9  -   1  1 COM              1 ---D  u2cs_count26_n
11   D 10  1   2  1 DFF      R       1 ---D  u2cs_count_0_
12   D  3  1   2  1 DFF      R       1 ---D  u2cs_count_1_
 5   D  4  1   3  1 DFF      R       1 ---D  u2cs_count_2_
 3   D 10  1   3  1 DFF      R       1 ---D  u2cs_count_3_
 8   D  6  1   2  1 DFF      R       1 ---D  u2cs_count_4_
13   D  4  2   2  1 DFF      R       1 ---D  u2cs_count_5_
 7   D  4  2   3  1 DFF      R       1 ---D  u2cs_count_6_
 1   D  6  2   4  1 DFF      R       1 ---D  u2cs_count_7_
 9   D  7  2   2  1 DFF      R       1 ---D  u2cs_count_8_
14   D  5  -   1  1 COM              1 ---D  u2cs_n_17_n
10   D  3  2   2  1 DFF      R       1 ---D  u2cs_outclock
15   A  9  -   1  1 COM              1 A---  u3cs_count40_n
11   A 10  1   2  1 DFF      R       2 AB--  u3cs_count_0_
 6   A 10  1   3  1 DFF      R       2 AB--  u3cs_count_1_
 5   B  4  1   3  1 DFF      R       2 AB--  u3cs_count_2_
 2   A  6  2   4  1 DFF      R       1 A---  u3cs_count_3_
 8   A  7  2   2  1 DFF      R       1 A---  u3cs_count_4_
 3   A  6  2   4  1 DFF      R       1 A---  u3cs_count_5_
 9   A  7  2   2  1 DFF      R       1 A---  u3cs_count_6_
12   A  3  2   2  1 DFF      R       1 A---  u3cs_count_7_
 7   A  5  2   3  1 DFF      R       1 A---  u3cs_count_8_
13   A  3  -   1  1 COM              1 A---  u3cs_n_11_n
14   A  7  -   1  1 COM              1 A---  u3cs_n_23_n
10   A  3  2   2  1 DFF      R       2 A--D  u3cs_outclock
 9   B 10  1   2  1 DFF      R       1 -B--  u4cs_count_0_
10   B  3  1   2  1 DFF      R       1 -B--  u4cs_count_1_
 0   B 10  1   4  1 DFF      R       1 -B--  u4cs_count_2_
 1   B  5  1   4  1 DFF      R       1 -B--  u4cs_count_3_
 8   B  6  1   2  1 DFF      R       1 -B--  u4cs_count_4_
11   B 10  1   2  1 TFF      R       1 -B--  u4cs_count_5_
 3   B 11  2   3  1 DFF      R       1 -B--  u4cs_count_6_
 4   B  4  2   3  1 DFF      R       1 -B--  u4cs_count_7_
 2   B 11  2   3  1 DFF      R       1 -B--  u4cs_count_8_
14   B  6  -   1  1 COM              1 -B--  u4cs_n_20_n
13   B 10  1   1  1 TFF      R       1 ---D  u4cs_outclock
--------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
N_5_i = !octaveSelect_n_1_ & octaveSelect_n_0_ & u0rc_u0tff_q.Q
    # !octaveSelect_n_1_ & oneMHzClock & !octaveSelect_n_0_
    # octaveSelect_n_1_ & u0rc_genblk1_0__uitff_q.Q ; (3 pterms, 5 signals)

lfsr_0_.D = lfsr_1_.Q ; (1 pterm, 1 signal)
lfsr_0_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_0_.AR = !reset_n ; (1 pterm, 1 signal)

lfsr_1_.D = lfsr_2_.Q ; (1 pterm, 1 signal)
lfsr_1_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_1_.AP = !reset_n ; (1 pterm, 1 signal)

lfsr_2_.D = lfsr_3_.Q ; (1 pterm, 1 signal)
lfsr_2_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_2_.AP = !reset_n ; (1 pterm, 1 signal)

lfsr_3_.D = lfsr_0_.Q & !lfsr_4_.Q
    # !lfsr_0_.Q & lfsr_4_.Q ; (2 pterms, 2 signals)
lfsr_3_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_3_.AP = !reset_n ; (1 pterm, 1 signal)

lfsr_4_.D = lfsr_0_.Q & !lfsr_5_.Q
    # !lfsr_0_.Q & lfsr_5_.Q ; (2 pterms, 2 signals)
lfsr_4_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_4_.AP = !reset_n ; (1 pterm, 1 signal)

lfsr_5_.D = lfsr_6_.Q ; (1 pterm, 1 signal)
lfsr_5_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_5_.AP = !reset_n ; (1 pterm, 1 signal)

lfsr_6_.D = lfsr_7_.Q ; (1 pterm, 1 signal)
lfsr_6_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_6_.AP = !reset_n ; (1 pterm, 1 signal)

lfsr_7_.D = lfsr_0_.Q ; (1 pterm, 1 signal)
lfsr_7_.C = u1cs_outclock.Q ; (1 pterm, 1 signal)
lfsr_7_.AP = !reset_n ; (1 pterm, 1 signal)

noteOutC = !button_n_1_ & noiseOn_n & u1cs_outclock.Q
    # !button_n_1_ & u1cs_outclock.Q & lfsr_0_.Q ; (2 pterms, 4 signals)

noteOutD = noiseOn_n & !button_n_2_ & u2cs_outclock.Q
    # !button_n_2_ & u2cs_outclock.Q & lfsr_0_.Q ; (2 pterms, 4 signals)

noteOutE = noiseOn_n & !button_n_3_ & u3cs_outclock.Q
    # !button_n_3_ & u3cs_outclock.Q & lfsr_0_.Q ; (2 pterms, 4 signals)

noteOutF = noiseOn_n & !button_n_4_ & u4cs_outclock.Q
    # !button_n_4_ & u4cs_outclock.Q & lfsr_0_.Q ; (2 pterms, 4 signals)

u0rc_genblk1_0__uitff_q.D = !u0rc_genblk1_0__uitff_q.Q ; (1 pterm, 1 signal)
u0rc_genblk1_0__uitff_q.C = !u0rc_u0tff_q.Q ; (1 pterm, 1 signal)

u0rc_u0tff_q.D = !u0rc_u0tff_q.Q ; (1 pterm, 1 signal)
u0rc_u0tff_q.C = !oneMHzClock ; (1 pterm, 1 signal)

u1cs_count12_7_n = u1cs_count_0_.Q & u1cs_count_1_.Q & u1cs_count_2_.Q
       & !u1cs_count_3_.Q & u1cs_count_4_.Q & !u1cs_count_5_.Q
       & u1cs_count_6_.Q & u1cs_count_7_.Q & u1cs_count_8_.Q
    # !u1cs_count_0_.Q & !u1cs_count_1_.Q & u1cs_count_2_.Q & u1cs_count_3_.Q
       & u1cs_count_4_.Q & !u1cs_count_5_.Q & u1cs_count_6_.Q
       & u1cs_count_7_.Q & u1cs_count_8_.Q ; (2 pterms, 9 signals)

u1cs_count_0_.D = !( !u1cs_count_1_.Q & u1cs_count_2_.Q & u1cs_count_3_.Q
       & u1cs_count_4_.Q & !u1cs_count_5_.Q & u1cs_count_6_.Q
       & u1cs_count_7_.Q & u1cs_count_8_.Q
    # u1cs_count_0_.Q ) ; (2 pterms, 9 signals)
u1cs_count_0_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_1_.D = u1cs_count_0_.Q & !u1cs_count_1_.Q
    # !u1cs_count_0_.Q & u1cs_count_1_.Q ; (2 pterms, 2 signals)
u1cs_count_1_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_2_.D = !( !u1cs_count_0_.Q & !u1cs_count_1_.Q & u1cs_count_3_.Q
       & u1cs_count_4_.Q & !u1cs_count_5_.Q & u1cs_count_6_.Q
       & u1cs_count_7_.Q & u1cs_count_8_.Q
    # u1cs_count_0_.Q & u1cs_count_1_.Q & u1cs_count_2_.Q
    # !u1cs_count_1_.Q & !u1cs_count_2_.Q
    # !u1cs_count_0_.Q & !u1cs_count_2_.Q ) ; (4 pterms, 9 signals)
u1cs_count_2_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_3_.D.X1 = u1cs_count_0_.Q & u1cs_count_1_.Q & u1cs_count_2_.Q
    # !u1cs_count_0_.Q & !u1cs_count_1_.Q & u1cs_count_2_.Q & u1cs_count_3_.Q
       & u1cs_count_4_.Q & !u1cs_count_5_.Q & u1cs_count_6_.Q
       & u1cs_count_7_.Q & u1cs_count_8_.Q ; (2 pterms, 9 signals)
u1cs_count_3_.D.X2 = u1cs_count_3_.Q ; (1 pterm, 1 signal)
u1cs_count_3_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_4_.D.X1 = !u1cs_count_0_.Q & u1cs_count_4_.Q & u1cs_count12_7_n
    # u1cs_count_0_.Q & u1cs_count_1_.Q & u1cs_count_2_.Q & u1cs_count_3_.Q ; (2 pterms, 6 signals)
u1cs_count_4_.D.X2 = u1cs_count_4_.Q ; (1 pterm, 1 signal)
u1cs_count_4_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_5_.D = u1cs_count_5_.Q & !u1cs_n_17_n
    # !u1cs_count_5_.Q & u1cs_n_17_n ; (2 pterms, 2 signals)
u1cs_count_5_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_6_.D = !( u1cs_count_5_.Q & u1cs_count_6_.Q & u1cs_n_17_n
    # !u1cs_count_6_.Q & !u1cs_n_17_n
    # !u1cs_count_5_.Q & !u1cs_count_6_.Q
    # !u1cs_count_0_.Q & u1cs_count12_7_n ) ; (4 pterms, 5 signals)
u1cs_count_6_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_7_.D = !( u1cs_count_5_.Q & u1cs_count_6_.Q & u1cs_count_7_.Q
       & u1cs_n_17_n
    # !u1cs_count_7_.Q & !u1cs_n_17_n
    # !u1cs_count_6_.Q & !u1cs_count_7_.Q
    # !u1cs_count_5_.Q & !u1cs_count_7_.Q
    # !u1cs_count_0_.Q & u1cs_count12_7_n ) ; (5 pterms, 6 signals)
u1cs_count_7_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_count_8_.T = u1cs_count_0_.Q & u1cs_count_1_.Q & u1cs_count_2_.Q
       & u1cs_count_3_.Q & u1cs_count_4_.Q & u1cs_count_5_.Q & u1cs_count_6_.Q
       & u1cs_count_7_.Q
    # !u1cs_count_0_.Q & u1cs_count_8_.Q & u1cs_count12_7_n ; (2 pterms, 10 signals)
u1cs_count_8_.C = N_5_i ; (1 pterm, 1 signal)

u1cs_n_17_n = u1cs_count_0_.Q & u1cs_count_1_.Q & u1cs_count_2_.Q
       & u1cs_count_3_.Q & u1cs_count_4_.Q ; (1 pterm, 5 signals)

u1cs_outclock.D = !u1cs_outclock.Q & !u1cs_count_0_.Q & u1cs_count12_7_n
    # u1cs_outclock.Q & u1cs_count_0_.Q
    # u1cs_outclock.Q & !u1cs_count12_7_n ; (3 pterms, 3 signals)
u1cs_outclock.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count26_n = !u2cs_count_0_.Q & !u2cs_count_1_.Q & !u2cs_count_2_.Q
       & u2cs_count_3_.Q & !u2cs_count_4_.Q & u2cs_count_5_.Q
       & !u2cs_count_6_.Q & u2cs_count_7_.Q & u2cs_count_8_.Q ; (1 pterm, 9 signals)

u2cs_count_0_.D = !( !u2cs_count_1_.Q & !u2cs_count_2_.Q & u2cs_count_3_.Q
       & !u2cs_count_4_.Q & u2cs_count_5_.Q & !u2cs_count_6_.Q
       & u2cs_count_7_.Q & u2cs_count_8_.Q
    # u2cs_count_0_.Q ) ; (2 pterms, 9 signals)
u2cs_count_0_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_1_.D = u2cs_count_0_.Q & !u2cs_count_1_.Q
    # !u2cs_count_0_.Q & u2cs_count_1_.Q ; (2 pterms, 2 signals)
u2cs_count_1_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_2_.D = u2cs_count_0_.Q & u2cs_count_1_.Q & !u2cs_count_2_.Q
    # !u2cs_count_1_.Q & u2cs_count_2_.Q
    # !u2cs_count_0_.Q & u2cs_count_2_.Q ; (3 pterms, 3 signals)
u2cs_count_2_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_3_.D.X1 = u2cs_count_0_.Q & u2cs_count_1_.Q & u2cs_count_2_.Q
    # !u2cs_count_0_.Q & !u2cs_count_1_.Q & !u2cs_count_2_.Q & u2cs_count_3_.Q
       & !u2cs_count_4_.Q & u2cs_count_5_.Q & !u2cs_count_6_.Q
       & u2cs_count_7_.Q & u2cs_count_8_.Q ; (2 pterms, 9 signals)
u2cs_count_3_.D.X2 = u2cs_count_3_.Q ; (1 pterm, 1 signal)
u2cs_count_3_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_4_.D.X1 = u2cs_count_0_.Q & u2cs_count_1_.Q & u2cs_count_2_.Q
       & u2cs_count_3_.Q ; (1 pterm, 4 signals)
u2cs_count_4_.D.X2 = u2cs_count_4_.Q ; (1 pterm, 1 signal)
u2cs_count_4_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_5_.D = u2cs_count_5_.Q & !u2cs_n_17_n & !u2cs_count26_n
    # !u2cs_count_5_.Q & u2cs_n_17_n & !u2cs_count26_n ; (2 pterms, 3 signals)
u2cs_count_5_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_6_.D = u2cs_count_5_.Q & !u2cs_count_6_.Q & u2cs_n_17_n
    # !u2cs_count_5_.Q & u2cs_count_6_.Q
    # u2cs_count_6_.Q & !u2cs_n_17_n ; (3 pterms, 3 signals)
u2cs_count_6_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_7_.D = u2cs_count_5_.Q & u2cs_count_6_.Q & !u2cs_count_7_.Q
       & u2cs_n_17_n & !u2cs_count26_n
    # u2cs_count_7_.Q & !u2cs_n_17_n & !u2cs_count26_n
    # !u2cs_count_6_.Q & u2cs_count_7_.Q & !u2cs_count26_n
    # !u2cs_count_5_.Q & u2cs_count_7_.Q & !u2cs_count26_n ; (4 pterms, 5 signals)
u2cs_count_7_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_count_8_.D.X1 = u2cs_count_8_.Q & !u2cs_count26_n ; (1 pterm, 2 signals)
u2cs_count_8_.D.X2 = u2cs_count_5_.Q & u2cs_count_6_.Q & u2cs_count_7_.Q
       & u2cs_n_17_n & !u2cs_count26_n ; (1 pterm, 5 signals)
u2cs_count_8_.C = N_5_i ; (1 pterm, 1 signal)

u2cs_n_17_n = u2cs_count_0_.Q & u2cs_count_1_.Q & u2cs_count_2_.Q
       & u2cs_count_3_.Q & u2cs_count_4_.Q ; (1 pterm, 5 signals)

u2cs_outclock.D = u2cs_outclock.Q & !u2cs_count26_n
    # !u2cs_outclock.Q & u2cs_count26_n ; (2 pterms, 2 signals)
u2cs_outclock.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count40_n = !u3cs_count_0_.Q & u3cs_count_1_.Q & !u3cs_count_2_.Q
       & u3cs_count_3_.Q & u3cs_count_4_.Q & u3cs_count_5_.Q & u3cs_count_6_.Q
       & !u3cs_count_7_.Q & u3cs_count_8_.Q ; (1 pterm, 9 signals)

u3cs_count_0_.D = !( u3cs_count_1_.Q & !u3cs_count_2_.Q & u3cs_count_3_.Q
       & u3cs_count_4_.Q & u3cs_count_5_.Q & u3cs_count_6_.Q
       & !u3cs_count_7_.Q & u3cs_count_8_.Q
    # u3cs_count_0_.Q ) ; (2 pterms, 9 signals)
u3cs_count_0_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_1_.D = !( !u3cs_count_0_.Q & !u3cs_count_2_.Q & u3cs_count_3_.Q
       & u3cs_count_4_.Q & u3cs_count_5_.Q & u3cs_count_6_.Q
       & !u3cs_count_7_.Q & u3cs_count_8_.Q
    # u3cs_count_0_.Q & u3cs_count_1_.Q
    # !u3cs_count_0_.Q & !u3cs_count_1_.Q ) ; (3 pterms, 9 signals)
u3cs_count_1_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_2_.D = u3cs_count_0_.Q & u3cs_count_1_.Q & !u3cs_count_2_.Q
    # !u3cs_count_1_.Q & u3cs_count_2_.Q
    # !u3cs_count_0_.Q & u3cs_count_2_.Q ; (3 pterms, 3 signals)
u3cs_count_2_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_3_.D = u3cs_count_0_.Q & u3cs_count_1_.Q & u3cs_count_2_.Q
       & !u3cs_count_3_.Q & !u3cs_count40_n
    # !u3cs_count_2_.Q & u3cs_count_3_.Q & !u3cs_count40_n
    # !u3cs_count_1_.Q & u3cs_count_3_.Q & !u3cs_count40_n
    # !u3cs_count_0_.Q & u3cs_count_3_.Q & !u3cs_count40_n ; (4 pterms, 5 signals)
u3cs_count_3_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_4_.D.X1 = u3cs_count_0_.Q & u3cs_count_1_.Q & u3cs_count_2_.Q
       & u3cs_count_3_.Q & !u3cs_count40_n ; (1 pterm, 5 signals)
u3cs_count_4_.D.X2 = u3cs_count_4_.Q & !u3cs_count40_n ; (1 pterm, 2 signals)
u3cs_count_4_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_5_.D = u3cs_count_3_.Q & u3cs_count_4_.Q & !u3cs_count_5_.Q
       & u3cs_n_11_n & !u3cs_count40_n
    # u3cs_count_5_.Q & !u3cs_n_11_n & !u3cs_count40_n
    # !u3cs_count_4_.Q & u3cs_count_5_.Q & !u3cs_count40_n
    # !u3cs_count_3_.Q & u3cs_count_5_.Q & !u3cs_count40_n ; (4 pterms, 5 signals)
u3cs_count_5_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_6_.D.X1 = u3cs_count_6_.Q & !u3cs_count40_n ; (1 pterm, 2 signals)
u3cs_count_6_.D.X2 = u3cs_count_3_.Q & u3cs_count_4_.Q & u3cs_count_5_.Q
       & u3cs_n_11_n & !u3cs_count40_n ; (1 pterm, 5 signals)
u3cs_count_6_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_7_.D = u3cs_count_7_.Q & !u3cs_n_23_n
    # !u3cs_count_7_.Q & u3cs_n_23_n ; (2 pterms, 2 signals)
u3cs_count_7_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_count_8_.D = u3cs_count_7_.Q & !u3cs_count_8_.Q & u3cs_n_23_n
       & !u3cs_count40_n
    # u3cs_count_8_.Q & !u3cs_n_23_n & !u3cs_count40_n
    # !u3cs_count_7_.Q & u3cs_count_8_.Q & !u3cs_count40_n ; (3 pterms, 4 signals)
u3cs_count_8_.C = N_5_i ; (1 pterm, 1 signal)

u3cs_n_11_n = u3cs_count_0_.Q & u3cs_count_1_.Q & u3cs_count_2_.Q ; (1 pterm, 3 signals)

u3cs_n_23_n = u3cs_count_0_.Q & u3cs_count_1_.Q & u3cs_count_2_.Q
       & u3cs_count_3_.Q & u3cs_count_4_.Q & u3cs_count_5_.Q & u3cs_count_6_.Q ; (1 pterm, 7 signals)

u3cs_outclock.D = u3cs_outclock.Q & !u3cs_count40_n
    # !u3cs_outclock.Q & u3cs_count40_n ; (2 pterms, 2 signals)
u3cs_outclock.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_0_.D = !( !u4cs_count_1_.Q & u4cs_count_2_.Q & !u4cs_count_3_.Q
       & !u4cs_count_4_.Q & u4cs_count_5_.Q & u4cs_count_6_.Q
       & !u4cs_count_7_.Q & u4cs_count_8_.Q
    # u4cs_count_0_.Q ) ; (2 pterms, 9 signals)
u4cs_count_0_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_1_.D = u4cs_count_0_.Q & !u4cs_count_1_.Q
    # !u4cs_count_0_.Q & u4cs_count_1_.Q ; (2 pterms, 2 signals)
u4cs_count_1_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_2_.D = !( !u4cs_count_0_.Q & !u4cs_count_1_.Q & !u4cs_count_3_.Q
       & !u4cs_count_4_.Q & u4cs_count_5_.Q & u4cs_count_6_.Q
       & !u4cs_count_7_.Q & u4cs_count_8_.Q
    # u4cs_count_0_.Q & u4cs_count_1_.Q & u4cs_count_2_.Q
    # !u4cs_count_1_.Q & !u4cs_count_2_.Q
    # !u4cs_count_0_.Q & !u4cs_count_2_.Q ) ; (4 pterms, 9 signals)
u4cs_count_2_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_3_.D = u4cs_count_0_.Q & u4cs_count_1_.Q & u4cs_count_2_.Q
       & !u4cs_count_3_.Q
    # !u4cs_count_2_.Q & u4cs_count_3_.Q
    # !u4cs_count_1_.Q & u4cs_count_3_.Q
    # !u4cs_count_0_.Q & u4cs_count_3_.Q ; (4 pterms, 4 signals)
u4cs_count_3_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_4_.D.X1 = u4cs_count_0_.Q & u4cs_count_1_.Q & u4cs_count_2_.Q
       & u4cs_count_3_.Q ; (1 pterm, 4 signals)
u4cs_count_4_.D.X2 = u4cs_count_4_.Q ; (1 pterm, 1 signal)
u4cs_count_4_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_5_.T = !u4cs_count_0_.Q & !u4cs_count_1_.Q & u4cs_count_2_.Q
       & !u4cs_count_3_.Q & !u4cs_count_4_.Q & u4cs_count_5_.Q
       & u4cs_count_6_.Q & !u4cs_count_7_.Q & u4cs_count_8_.Q
    # u4cs_count_0_.Q & u4cs_count_1_.Q & u4cs_count_2_.Q & u4cs_count_3_.Q
       & u4cs_count_4_.Q ; (2 pterms, 9 signals)
u4cs_count_5_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_6_.D = !( !u4cs_count_0_.Q & !u4cs_count_1_.Q & u4cs_count_2_.Q
       & !u4cs_count_3_.Q & !u4cs_count_4_.Q & u4cs_count_5_.Q
       & u4cs_count_6_.Q & !u4cs_count_7_.Q & u4cs_count_8_.Q
    # !u4cs_count_6_.Q & !u4cs_n_20_n
    # u4cs_count_6_.Q & u4cs_n_20_n ) ; (3 pterms, 10 signals)
u4cs_count_6_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_7_.D = u4cs_count_6_.Q & !u4cs_count_7_.Q & u4cs_n_20_n
    # !u4cs_count_6_.Q & u4cs_count_7_.Q
    # u4cs_count_7_.Q & !u4cs_n_20_n ; (3 pterms, 3 signals)
u4cs_count_7_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_count_8_.D.X1 = u4cs_count_6_.Q & u4cs_count_7_.Q & u4cs_n_20_n
    # !u4cs_count_0_.Q & !u4cs_count_1_.Q & u4cs_count_2_.Q & !u4cs_count_3_.Q
       & !u4cs_count_4_.Q & u4cs_count_5_.Q & u4cs_count_6_.Q
       & !u4cs_count_7_.Q & u4cs_count_8_.Q ; (2 pterms, 10 signals)
u4cs_count_8_.D.X2 = u4cs_count_8_.Q ; (1 pterm, 1 signal)
u4cs_count_8_.C = N_5_i ; (1 pterm, 1 signal)

u4cs_n_20_n = u4cs_count_0_.Q & u4cs_count_1_.Q & u4cs_count_2_.Q
       & u4cs_count_3_.Q & u4cs_count_4_.Q & u4cs_count_5_.Q ; (1 pterm, 6 signals)

u4cs_outclock.T = !u4cs_count_0_.Q & !u4cs_count_1_.Q & u4cs_count_2_.Q
       & !u4cs_count_3_.Q & !u4cs_count_4_.Q & u4cs_count_5_.Q
       & u4cs_count_6_.Q & !u4cs_count_7_.Q & u4cs_count_8_.Q ; (1 pterm, 9 signals)
u4cs_outclock.C = N_5_i ; (1 pterm, 1 signal)




