# ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ë“¤ - OV7670, VGA

## ğŸ“‹ ê°œìš”
ì´ ë¬¸ì„œëŠ” AI Fourcut í”„ë¡œì íŠ¸ì˜ ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ë“¤(OV7670_MemController, VGA_MemController)ì˜ ì›ë¦¬ì™€ êµ¬í˜„ì„ ìƒì„¸íˆ ë¶„ì„í•©ë‹ˆë‹¤.

## ğŸ“· OV7670_MemController

### **ëª©ì ê³¼ ê¸°ëŠ¥**
- **ëª©ì **: OV7670 ì¹´ë©”ë¼ ë°ì´í„°ë¥¼ ë©”ëª¨ë¦¬ì— ì €ì¥
- **ê¸°ëŠ¥**: 8ë¹„íŠ¸ ìŠ¤íŠ¸ë¦¼ì„ 16ë¹„íŠ¸ í”½ì…€ë¡œ ë³€í™˜
- **íŠ¹ì§•**: ì‹¤ì‹œê°„ ë°ì´í„° ë³€í™˜

### **ì¸í„°í˜ì´ìŠ¤ ì •ì˜**
```systemverilog
module OV7670_MemController #(
    parameter int IMG_W = 320,
    parameter int IMG_H = 240
) (
    input  logic        clk,         // ì¹´ë©”ë¼ í”½ì…€ í´ëŸ­
    input  logic        reset,       // ë¦¬ì…‹ ì‹ í˜¸
    input  logic        href,        // ìˆ˜í‰ ì°¸ì¡° ì‹ í˜¸
    input  logic        vsync,      // ìˆ˜ì§ ë™ê¸° ì‹ í˜¸
    input  logic [ 7:0]  ov7670_data, // 8ë¹„íŠ¸ í”½ì…€ ë°ì´í„°
    output logic        we,          // Write Enable
    output logic [16:0] wAddr,       // Write Address
    output logic [15:0] wData        // Write Data (RGB565)
);
```

### **ë°ì´í„° ë³€í™˜ ê³¼ì •**

#### **1ë‹¨ê³„: 8ë¹„íŠ¸ â†’ 16ë¹„íŠ¸ ë³€í™˜**
```systemverilog
// ë‚´ë¶€ ì¹´ìš´í„°
logic [ 9:0] h_counter;  // 0~639 (ì§ìˆ˜/í™€ìˆ˜ byte)
logic [ 7:0] v_counter;  // 0~239
logic [15:0] pixel_data;

// í”½ì…€ ì¡°ë¦½
always_ff @(posedge clk) begin
    if (href) begin
        h_counter <= h_counter + 1;
        
        if (h_counter[0] == 0) begin
            // ì§ìˆ˜ byte = MSB ë¨¼ì €
            pixel_data[15:8] <= ov7670_data;
            we <= 1'b0;  // ì•„ì§ í”½ì…€ ë¯¸ì™„ì„±
        end else begin
            // í™€ìˆ˜ byte = LSB, í”½ì…€ ì™„ì„±
            pixel_data[7:0] <= ov7670_data;
            wData <= {pixel_data[15:8], ov7670_data};
            we <= 1'b1;  // Write Enable
        end
    end
end
```

#### **2ë‹¨ê³„: ì£¼ì†Œ ê³„ì‚°**
```systemverilog
// ì£¼ì†Œ ê³„ì‚°
wire [16:0] addr_next = v_counter * IMG_W + h_counter[9:1];

// ì„¸ë¡œ ì¹´ìš´í„°
always_ff @(posedge clk) begin
    if (reset) begin
        v_counter <= 0;
    end else begin
        if (vsync) begin
            v_counter <= 0;  // í”„ë ˆì„ ì‹œì‘
        end else begin
            if (h_counter == (IMG_W * 2 - 1)) begin
                v_counter <= v_counter + 1;
            end
        end
    end
end
```

### **íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨**
```
vsync:  â”Œâ”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”
        â”‚     â”‚           â”‚     â”‚
        â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€

href:   â”Œâ”€â” â”Œâ”€â” â”Œâ”€â”     â”Œâ”€â” â”Œâ”€â” â”Œâ”€â”
        â”‚ â”‚ â”‚ â”‚ â”‚ â”‚     â”‚ â”‚ â”‚ â”‚ â”‚ â”‚
        â””â”€â”˜ â””â”€â”˜ â””â”€â”˜     â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

data:   MSB LSB MSB LSB MSB LSB
        â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
        â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€
```

## ğŸ–¥ï¸ VGA_MemController

### **ëª©ì ê³¼ ê¸°ëŠ¥**
- **ëª©ì **: ë©”ëª¨ë¦¬ì—ì„œ VGA ì¶œë ¥ìš© ë°ì´í„° ì½ê¸°
- **ê¸°ëŠ¥**: 3ê°€ì§€ ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ ì§€ì›
- **íŠ¹ì§•**: ë‹¤ì–‘í•œ í•´ìƒë„ ì§€ì›

### **ì¸í„°í˜ì´ìŠ¤ ì •ì˜**
```systemverilog
module VGA_MemController (
    input  logic [ 1:0] vga_sw,      // ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ ì„ íƒ
    input  logic        DE,           // Data Enable
    input  logic [ 9:0] x_pixel,      // VGA X ì¢Œí‘œ
    input  logic [ 9:0] y_pixel,      // VGA Y ì¢Œí‘œ
    output logic        den,          // Data Enable
    output logic [16:0] rAddr,       // Read Address
    input  logic [15:0] rData,        // Read Data
    output logic [ 3:0] r_port,       // Red Output
    output logic [ 3:0] g_port,       // Green Output
    output logic [ 3:0] b_port        // Blue Output
);
```

### **ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ**

#### **ëª¨ë“œ 0: ì›ë³¸ (320Ã—240)**
```systemverilog
module VGA_MemController_Original (
    // VGA side
    input  logic        DE,
    input  logic [ 9:0] x_pixel,
    input  logic [ 9:0] y_pixel,
    // frame buffer side
    output logic        den,
    output logic [16:0] rAddr,
    input  logic [15:0] rData,
    // export side
    output logic [ 3:0] r_port,
    output logic [ 3:0] g_port,
    output logic [ 3:0] b_port
);

assign den = DE && x_pixel < 320 && y_pixel < 240;
assign rAddr = den ? (y_pixel * 320 + x_pixel) : 17'bz;
assign {r_port, g_port, b_port} = den ? {rData[15:12], rData[10:7], rData[4:1]} : 12'b0;
```

#### **ëª¨ë“œ 1: í’€ìŠ¤í¬ë¦° (640Ã—480)**
```systemverilog
module VGA_MemController_FullScreen #(
    parameter int IMG_W = 320,
    parameter int IMG_H = 240
) (
    // ... ì¸í„°í˜ì´ìŠ¤ ...
);

localparam int OUT_W = IMG_W * 2;  // 640
localparam int OUT_H = IMG_H * 2;  // 480

wire in_active = (x_pixel < OUT_W) && (y_pixel < OUT_H);
assign den = DE && in_active;

// 2ë°° ìŠ¤ì¼€ì¼ë§
wire [8:0] src_x = x_pixel[9:1];  // >>1
wire [7:0] src_y = y_pixel[8:1];  // >>1

wire [16:0] base = ({9'd0, src_y} << 8)  // *256
                 + ({11'd0, src_y} << 6);  // *64
assign rAddr = den ? (base + src_x) : 17'd0;
```

#### **ëª¨ë“œ 2: 4ì»· (640Ã—480)**
```systemverilog
module VGA_MemController_SplitScreen #(
    parameter int IMG_W = 320,
    parameter int IMG_H = 240
) (
    // ... ì¸í„°í˜ì´ìŠ¤ ...
);

localparam int ACT_W = IMG_W * 2;  // 640
localparam int ACT_H = IMG_H * 2;  // 480

wire in_active = (x_pixel < ACT_W) && (y_pixel < ACT_H);
assign den = DE && in_active;

// 2x2 íƒ€ì¼ë§
logic [8:0] src_x;  // 0..319
logic [7:0] src_y;  // 0..239

always_comb begin
    // x mod 320
    if (x_pixel < IMG_W) src_x = x_pixel[8:0];
    else src_x = (x_pixel - IMG_W);
    
    // y mod 240
    if (y_pixel < IMG_H) src_y = y_pixel[7:0];
    else src_y = (y_pixel - IMG_H);
end

assign rAddr = (den) ? (src_y * IMG_W + src_x) : 17'd0;
```

## ğŸ”„ ë°ì´í„° íë¦„

### **ì¹´ë©”ë¼ â†’ ë©”ëª¨ë¦¬**
```
OV7670 â†’ OV7670_MemController â†’ Frame_Buffer
```

### **ë©”ëª¨ë¦¬ â†’ VGA**
```
Frame_Buffer â†’ VGA_MemController â†’ VGA ì¶œë ¥
```

### **ì´ë¯¸ì§€ ì²˜ë¦¬**
```
ì¹´ë©”ë¼ ë°ì´í„° â†’ Filter_Top â†’ í•„í„° ì ìš© â†’ Frame_Buffer
```

## âš¡ ì„±ëŠ¥ íŠ¹ì„±

### **OV7670_MemController**
- **ì…ë ¥ ì†ë„**: 320Ã—240Ã—30fps = 2.3M í”½ì…€/ì´ˆ
- **ë°ì´í„° ë³€í™˜**: 8ë¹„íŠ¸ â†’ 16ë¹„íŠ¸
- **ì§€ì—° ì‹œê°„**: 1í´ëŸ­

### **VGA_MemController**
- **ì¶œë ¥ ì†ë„**: 640Ã—480Ã—60fps = 18.4M í”½ì…€/ì´ˆ
- **ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ**: 3ê°€ì§€ ëª¨ë“œ ì§€ì›
- **ì§€ì—° ì‹œê°„**: 1í´ëŸ­

## ğŸ”§ ìµœì í™” ê¸°ë²•

### **1. ë©”ëª¨ë¦¬ ì ‘ê·¼ ìµœì í™”**
```systemverilog
// ìˆœì°¨ì  ë©”ëª¨ë¦¬ ì ‘ê·¼
// ìºì‹œ ì¹œí™”ì  íŒ¨í„´
// ë²„ìŠ¤íŠ¸ ì „ì†¡ í™œìš©
```

### **2. ë°ì´í„° ë³€í™˜ ìµœì í™”**
```systemverilog
// í•˜ë“œì›¨ì–´ ê¸°ë°˜ ë³€í™˜
// íŒŒì´í”„ë¼ì¸ ì²˜ë¦¬
// ë³‘ë ¬ ì—°ì‚°
```

### **3. íƒ€ì´ë° ìµœì í™”**
```systemverilog
// í´ëŸ­ ë„ë©”ì¸ ë¶„ë¦¬
// ì§€ì—° ì‹œê°„ ìµœì†Œí™”
// ì‹¤ì‹œê°„ ì²˜ë¦¬
```

## ğŸ¯ í•™ìŠµ í¬ì¸íŠ¸

1. **ë°ì´í„° ë³€í™˜**: 8ë¹„íŠ¸ â†’ 16ë¹„íŠ¸ ë³€í™˜
2. **ì£¼ì†Œ ê³„ì‚°**: 2D ì¢Œí‘œ â†’ 1D ì£¼ì†Œ
3. **ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ**: ë‹¤ì–‘í•œ í•´ìƒë„ ì§€ì›
4. **ë©”ëª¨ë¦¬ ì ‘ê·¼**: íš¨ìœ¨ì ì¸ ë©”ëª¨ë¦¬ ì‚¬ìš©
5. **ì‹¤ì‹œê°„ ì²˜ë¦¬**: í•˜ë“œì›¨ì–´ ê¸°ë°˜ ì²˜ë¦¬

## ğŸ”§ êµ¬í˜„ ë„ì „ê³¼ì œ

### **1. ë°ì´í„° ë™ê¸°í™”**
- **ì œì•½**: ì¹´ë©”ë¼ì™€ VGA ê°„ì˜ ì†ë„ ì°¨ì´
- **í•´ê²°**: ì¤‘ê°„ ë²„í¼ ì‚¬ìš©
- **ìµœì í™”**: íŒŒì´í”„ë¼ì¸ êµ¬ì¡°

### **2. ë©”ëª¨ë¦¬ ëŒ€ì—­í­**
- **ì œì•½**: ì œí•œëœ ë©”ëª¨ë¦¬ ëŒ€ì—­í­
- **í•´ê²°**: íš¨ìœ¨ì ì¸ ë©”ëª¨ë¦¬ ì ‘ê·¼
- **ìµœì í™”**: ìˆœì°¨ì  ì ‘ê·¼ íŒ¨í„´

### **3. ì‹¤ì‹œê°„ ì²˜ë¦¬**
- **ì œì•½**: ì§€ì—° ì‹œê°„ ìµœì†Œí™”
- **í•´ê²°**: í•˜ë“œì›¨ì–´ ê¸°ë°˜ ì²˜ë¦¬
- **ìµœì í™”**: ë³‘ë ¬ ì²˜ë¦¬

## ğŸ“ ë‹¤ìŒ ë‹¨ê³„
- `09_SCCB_Protocol.md`: ì¹´ë©”ë¼ í†µì‹  í”„ë¡œí† ì½œ
- `10_UART_Communication.md`: UART í†µì‹  ì‹œìŠ¤í…œ
- `11_VGA_Display_System.md`: VGA ë””ìŠ¤í”Œë ˆì´ ì‹œìŠ¤í…œ
