<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: access interface class type with scope resolution operator
should_fail: 0
tags: 8.26.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-8
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>
time_elapsed: 0.091s
ram usage: 11640 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-9" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
 interface class ihello;
           ^~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-11" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:11</a>: syntax error, unexpected pure
  pure virtual function void hello(int_t val);
  ^~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-11" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  pure virtual function void hello(int_t val);
       ^~~~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-12" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
 endclass
 ^~~~~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
 class Hello implements ihello;
 ^~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:14</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
 class Hello implements ihello;
             ^~~~~~~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-15" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  virtual function void hello(ihello::int_t val);
  ^~~~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-15" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:15</a>: syntax error, unexpected ::, expecting &#39;)&#39;
  virtual function void hello(ihello::int_t val);
                                    ^~
                                                                                                  : ... Perhaps &#39;ihello&#39; is a package which needs to be predeclared? (IEEE 2017 26.3)
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-18" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
 endclass
 ^~~~~~~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-23" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
  obj = new;
        ^~~
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-23" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:23</a>: syntax error, unexpected &#39;;&#39;, expecting TYPE-IDENTIFIER
  obj = new;
           ^
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-26" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:26</a>: syntax error, unexpected endmodule
endmodule
^~~~~~~~~
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.
scr.sh: 3: scr.sh: ./vbuild/vmain: not found

</pre>
</body>