 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 03:47:15 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.56       0.56 f
  U0_RegFile/U142/Y (BUFX32M)                             0.22       0.78 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.78 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.78 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       0.78 f
  U0_ALU/div_52/U41/Y (NOR2X12M)                          0.19       0.97 r
  U0_ALU/div_52/U4/Y (BUFX24M)                            0.16       1.13 r
  U0_ALU/div_52/U5/Y (AND3X12M)                           0.21       1.35 r
  U0_ALU/div_52/U48/Y (AND2X8M)                           0.28       1.62 r
  U0_ALU/div_52/U20/Y (AND4X12M)                          0.33       1.95 r
  U0_ALU/div_52/U19/Y (CLKINVX16M)                        0.10       2.06 f
  U0_ALU/div_52/U31/Y (NAND2X6M)                          0.16       2.21 r
  U0_ALU/div_52/U45/Y (CLKNAND2X16M)                      0.18       2.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.41       2.81 f
  U0_ALU/div_52/U57/Y (AND3X4M)                           0.34       3.14 f
  U0_ALU/div_52/U61/Y (MX2X1M)                            0.56       3.70 r
  U0_ALU/div_52/U16/Y (BUFX16M)                           0.22       3.92 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.36       4.29 r
  U0_ALU/div_52/U44/Y (AND2X1M)                           0.46       4.75 r
  U0_ALU/div_52/U22/Y (BUFX20M)                           0.25       5.00 r
  U0_ALU/div_52/U39/Y (MXI2X12M)                          0.20       5.19 r
  U0_ALU/div_52/U76/Y (CLKINVX40M)                        0.11       5.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.59       5.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       6.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       6.90 f
  U0_ALU/div_52/U24/Y (CLKAND2X6M)                        0.26       7.15 f
  U0_ALU/div_52/U23/Y (BUFX20M)                           0.19       7.35 f
  U0_ALU/div_52/U29/Y (MX2X8M)                            0.35       7.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       8.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       8.41 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.69 f
  U0_ALU/div_52/U2/Y (BUFX14M)                            0.15       8.84 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.26       9.09 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.29       9.38 f
  U0_ALU/div_52/U30/Y (MX2X8M)                            0.38       9.76 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX4M)     0.51      10.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.54      11.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.32      11.74 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.27      12.00 f
  U0_ALU/div_52/U1/Y (CLKAND2X3M)                         0.33      12.33 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.25      12.59 f
  U0_ALU/div_52/U77/Y (MXI2X12M)                          0.20      12.78 r
  U0_ALU/div_52/U78/Y (CLKINVX40M)                        0.13      12.91 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.40      13.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      13.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      13.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      14.17 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.28      14.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.27      14.73 f
  U0_ALU/div_52/U26/Y (AND2X12M)                          0.20      14.92 f
  U0_ALU/div_52/U9/Y (CLKINVX40M)                         0.10      15.02 r
  U0_ALU/div_52/U10/Y (INVX16M)                           0.05      15.07 f
  U0_ALU/div_52/U15/Y (MX2X4M)                            0.24      15.31 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.61      15.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.34      16.26 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX2M)
                                                          0.36      16.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.49      17.12 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.39      17.51 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.49      18.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX2M)
                                                          0.40      18.40 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      18.40 f
  U0_ALU/U31/Y (AOI222X4M)                                0.67      19.07 r
  U0_ALU/U7/Y (AOI31X4M)                                  0.31      19.39 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX1M)                     0.00      19.39 f
  data arrival time                                                 19.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.48      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                -19.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.56       0.56 f
  U0_RegFile/U142/Y (BUFX32M)                             0.22       0.78 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.78 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.78 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       0.78 f
  U0_ALU/div_52/U41/Y (NOR2X12M)                          0.19       0.97 r
  U0_ALU/div_52/U4/Y (BUFX24M)                            0.16       1.13 r
  U0_ALU/div_52/U5/Y (AND3X12M)                           0.21       1.35 r
  U0_ALU/div_52/U48/Y (AND2X8M)                           0.28       1.62 r
  U0_ALU/div_52/U20/Y (AND4X12M)                          0.33       1.95 r
  U0_ALU/div_52/U19/Y (CLKINVX16M)                        0.10       2.06 f
  U0_ALU/div_52/U31/Y (NAND2X6M)                          0.16       2.21 r
  U0_ALU/div_52/U45/Y (CLKNAND2X16M)                      0.18       2.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.41       2.81 f
  U0_ALU/div_52/U57/Y (AND3X4M)                           0.34       3.14 f
  U0_ALU/div_52/U61/Y (MX2X1M)                            0.56       3.70 r
  U0_ALU/div_52/U16/Y (BUFX16M)                           0.22       3.92 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.36       4.29 r
  U0_ALU/div_52/U44/Y (AND2X1M)                           0.46       4.75 r
  U0_ALU/div_52/U22/Y (BUFX20M)                           0.25       5.00 r
  U0_ALU/div_52/U39/Y (MXI2X12M)                          0.20       5.19 r
  U0_ALU/div_52/U76/Y (CLKINVX40M)                        0.11       5.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.59       5.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       6.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       6.90 f
  U0_ALU/div_52/U24/Y (CLKAND2X6M)                        0.26       7.15 f
  U0_ALU/div_52/U23/Y (BUFX20M)                           0.19       7.35 f
  U0_ALU/div_52/U29/Y (MX2X8M)                            0.35       7.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       8.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       8.41 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.69 f
  U0_ALU/div_52/U2/Y (BUFX14M)                            0.15       8.84 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.26       9.09 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.29       9.38 f
  U0_ALU/div_52/U30/Y (MX2X8M)                            0.38       9.76 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX4M)     0.51      10.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.54      11.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.32      11.74 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.27      12.00 f
  U0_ALU/div_52/U1/Y (CLKAND2X3M)                         0.33      12.33 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.25      12.59 f
  U0_ALU/div_52/U77/Y (MXI2X12M)                          0.20      12.78 r
  U0_ALU/div_52/U78/Y (CLKINVX40M)                        0.13      12.91 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.40      13.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      13.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      13.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      14.17 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.28      14.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.27      14.73 f
  U0_ALU/div_52/U26/Y (AND2X12M)                          0.20      14.92 f
  U0_ALU/div_52/U9/Y (CLKINVX40M)                         0.10      15.02 r
  U0_ALU/div_52/U11/Y (INVX2M)                            0.30      15.33 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      15.33 f
  U0_ALU/U134/Y (AOI222X2M)                               0.84      16.17 r
  U0_ALU/U131/Y (AOI31X2M)                                0.49      16.66 f
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX1M)                     0.00      16.66 f
  data arrival time                                                 16.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.51      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                -16.66
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U18/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U55/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U37/Y (CLKXOR2X2M)                       0.68       9.64 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.64 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      10.50 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.24 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.14 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.92 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      13.38 f
  U0_ALU/mult_49/FS_1/U24/Y (OAI21X1M)                    0.73      14.11 r
  U0_ALU/mult_49/FS_1/U23/Y (OAI2BB1X1M)                  0.50      14.60 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.54      15.14 f
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00      15.14 f
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00      15.14 f
  U0_ALU/U85/Y (OAI2BB1X2M)                               0.40      15.54 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX1M)                    0.00      15.54 f
  data arrival time                                                 15.54

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX1M)                   0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -15.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.99


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U18/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U55/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U37/Y (CLKXOR2X2M)                       0.68       9.64 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.64 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      10.50 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.24 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.14 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.92 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      13.38 f
  U0_ALU/mult_49/FS_1/U25/Y (XOR3XLM)                     0.67      14.05 f
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00      14.05 f
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00      14.05 f
  U0_ALU/U86/Y (OAI2BB1X2M)                               0.45      14.50 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX1M)                    0.00      14.50 f
  data arrival time                                                 14.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX1M)                   0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -14.50
  --------------------------------------------------------------------------
  slack (MET)                                                        5.02


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.56       0.56 f
  U0_RegFile/U142/Y (BUFX32M)                             0.22       0.78 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.78 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.78 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       0.78 f
  U0_ALU/div_52/U41/Y (NOR2X12M)                          0.19       0.97 r
  U0_ALU/div_52/U4/Y (BUFX24M)                            0.16       1.13 r
  U0_ALU/div_52/U5/Y (AND3X12M)                           0.21       1.35 r
  U0_ALU/div_52/U48/Y (AND2X8M)                           0.28       1.62 r
  U0_ALU/div_52/U20/Y (AND4X12M)                          0.33       1.95 r
  U0_ALU/div_52/U19/Y (CLKINVX16M)                        0.10       2.06 f
  U0_ALU/div_52/U31/Y (NAND2X6M)                          0.16       2.21 r
  U0_ALU/div_52/U45/Y (CLKNAND2X16M)                      0.18       2.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.41       2.81 f
  U0_ALU/div_52/U57/Y (AND3X4M)                           0.34       3.14 f
  U0_ALU/div_52/U61/Y (MX2X1M)                            0.56       3.70 r
  U0_ALU/div_52/U16/Y (BUFX16M)                           0.22       3.92 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.36       4.29 r
  U0_ALU/div_52/U44/Y (AND2X1M)                           0.46       4.75 r
  U0_ALU/div_52/U22/Y (BUFX20M)                           0.25       5.00 r
  U0_ALU/div_52/U39/Y (MXI2X12M)                          0.20       5.19 r
  U0_ALU/div_52/U76/Y (CLKINVX40M)                        0.11       5.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.59       5.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       6.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       6.90 f
  U0_ALU/div_52/U24/Y (CLKAND2X6M)                        0.26       7.15 f
  U0_ALU/div_52/U23/Y (BUFX20M)                           0.19       7.35 f
  U0_ALU/div_52/U29/Y (MX2X8M)                            0.35       7.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       8.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       8.41 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.69 f
  U0_ALU/div_52/U2/Y (BUFX14M)                            0.15       8.84 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.26       9.09 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.29       9.38 f
  U0_ALU/div_52/U30/Y (MX2X8M)                            0.38       9.76 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.61      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX4M)     0.51      10.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.54      11.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.32      11.74 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.27      12.00 f
  U0_ALU/div_52/U1/Y (CLKAND2X3M)                         0.33      12.33 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.25      12.59 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00      12.59 f
  U0_ALU/U80/Y (AND2X1M)                                  0.35      12.94 f
  U0_ALU/U67/Y (NOR3X2M)                                  0.74      13.68 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.46      14.14 f
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX1M)                     0.00      14.14 f
  data arrival time                                                 14.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -14.14
  --------------------------------------------------------------------------
  slack (MET)                                                        5.36


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U18/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U55/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U37/Y (CLKXOR2X2M)                       0.68       9.64 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.64 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      10.50 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.24 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.14 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.92 r
  U0_ALU/mult_49/FS_1/U26/Y (XNOR2X1M)                    0.47      13.39 f
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00      13.39 f
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00      13.39 f
  U0_ALU/U87/Y (OAI2BB1X2M)                               0.47      13.87 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX1M)                    0.00      13.87 f
  data arrival time                                                 13.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX1M)                   0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -13.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.66


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U18/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U55/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U37/Y (CLKXOR2X2M)                       0.68       9.64 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.64 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      10.50 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.24 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.14 r
  U0_ALU/mult_49/FS_1/U30/Y (CLKXOR2X2M)                  0.65      12.79 f
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00      12.79 f
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00      12.79 f
  U0_ALU/U88/Y (OAI2BB1X2M)                               0.40      13.19 f
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX1M)                    0.00      13.19 f
  data arrival time                                                 13.19

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX1M)                   0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -13.19
  --------------------------------------------------------------------------
  slack (MET)                                                        6.33


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U18/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U55/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U37/Y (CLKXOR2X2M)                       0.68       9.64 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.64 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      10.50 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.24 r
  U0_ALU/mult_49/FS_1/U19/Y (XNOR2X1M)                    0.46      11.70 f
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00      11.70 f
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00      11.70 f
  U0_ALU/U89/Y (OAI2BB1X2M)                               0.47      12.17 f
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX1M)                    0.00      12.17 f
  data arrival time                                                 12.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -12.17
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U18/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U55/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U37/Y (CLKXOR2X2M)                       0.68       9.64 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.64 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      10.50 r
  U0_ALU/mult_49/FS_1/U22/Y (NAND2BX1M)                   0.44      10.94 r
  U0_ALU/mult_49/FS_1/U21/Y (CLKXOR2X2M)                  0.48      11.42 f
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00      11.42 f
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00      11.42 f
  U0_ALU/U90/Y (OAI2BB1X2M)                               0.40      11.82 f
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX1M)                    0.00      11.82 f
  data arrival time                                                 11.82

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -11.82
  --------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U24/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U60/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_0/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U53/Y (CLKXOR2X2M)                       0.50       9.46 f
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       9.46 f
  U0_ALU/mult_49/FS_1/U11/Y (INVX2M)                      0.30       9.75 r
  U0_ALU/mult_49/FS_1/U12/Y (INVX2M)                      0.19       9.95 f
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       9.95 f
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       9.95 f
  U0_ALU/U24/Y (AOI2BB2X1M)                               0.67      10.62 r
  U0_ALU/U161/Y (AOI21X2M)                                0.37      10.99 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX1M)                     0.00      10.99 f
  data arrival time                                                 10.99

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -10.99
  --------------------------------------------------------------------------
  slack (MET)                                                        8.54


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRQX4M)               0.56       0.56 f
  U0_RegFile/U142/Y (BUFX32M)                             0.22       0.78 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.78 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.78 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       0.78 f
  U0_ALU/div_52/U41/Y (NOR2X12M)                          0.19       0.97 r
  U0_ALU/div_52/U4/Y (BUFX24M)                            0.16       1.13 r
  U0_ALU/div_52/U5/Y (AND3X12M)                           0.21       1.35 r
  U0_ALU/div_52/U48/Y (AND2X8M)                           0.28       1.62 r
  U0_ALU/div_52/U20/Y (AND4X12M)                          0.33       1.95 r
  U0_ALU/div_52/U19/Y (CLKINVX16M)                        0.10       2.06 f
  U0_ALU/div_52/U31/Y (NAND2X6M)                          0.16       2.21 r
  U0_ALU/div_52/U45/Y (CLKNAND2X16M)                      0.18       2.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.41       2.81 f
  U0_ALU/div_52/U57/Y (AND3X4M)                           0.34       3.14 f
  U0_ALU/div_52/U61/Y (MX2X1M)                            0.56       3.70 r
  U0_ALU/div_52/U16/Y (BUFX16M)                           0.22       3.92 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.36       4.29 r
  U0_ALU/div_52/U44/Y (AND2X1M)                           0.46       4.75 r
  U0_ALU/div_52/U22/Y (BUFX20M)                           0.25       5.00 r
  U0_ALU/div_52/U39/Y (MXI2X12M)                          0.20       5.19 r
  U0_ALU/div_52/U76/Y (CLKINVX40M)                        0.11       5.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.59       5.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       6.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       6.90 f
  U0_ALU/div_52/U24/Y (CLKAND2X6M)                        0.26       7.15 f
  U0_ALU/div_52/U23/Y (BUFX20M)                           0.19       7.35 f
  U0_ALU/div_52/U29/Y (MX2X8M)                            0.35       7.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       8.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       8.41 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.69 f
  U0_ALU/div_52/U2/Y (BUFX14M)                            0.15       8.84 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.26       9.09 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.29       9.38 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_0)            0.00       9.38 f
  U0_ALU/U142/Y (AOI222X2M)                               0.94      10.32 r
  U0_ALU/U139/Y (AOI31X2M)                                0.49      10.81 f
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX1M)                     0.00      10.81 f
  data arrival time                                                 10.81

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -10.81
  --------------------------------------------------------------------------
  slack (MET)                                                        8.69


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U19/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U59/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_1/CO (ADDFX2M)                        0.93       8.96 r
  U0_ALU/mult_49/U40/Y (CLKXOR2X2M)                       0.69       9.65 f
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       9.65 f
  U0_ALU/mult_49/FS_1/U10/Y (CLKXOR2X2M)                  0.49      10.13 f
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00      10.13 f
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00      10.13 f
  U0_ALU/U91/Y (OAI2BB1X2M)                               0.40      10.53 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX1M)                     0.00      10.53 f
  data arrival time                                                 10.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.47      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                -10.53
  --------------------------------------------------------------------------
  slack (MET)                                                        8.99


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U24/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U60/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.77       8.03 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.77       8.80 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       8.80 f
  U0_ALU/mult_49/FS_1/U18/Y (BUFX2M)                      0.29       9.09 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       9.09 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       9.09 f
  U0_ALU/U158/Y (AOI22X1M)                                0.69       9.78 r
  U0_ALU/U155/Y (AOI31X2M)                                0.45      10.24 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX1M)                     0.00      10.24 f
  data arrival time                                                 10.24

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -10.24
  --------------------------------------------------------------------------
  slack (MET)                                                        9.26


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (SDFFRQX2M)               1.00       1.00 r
  U0_RegFile/REG0[1] (RegFile_test_1)                     0.00       1.00 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       1.00 r
  U0_ALU/U174/Y (INVX2M)                                  0.51       1.52 f
  U0_ALU/U138/Y (INVX4M)                                  0.69       2.21 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.21 r
  U0_ALU/mult_49/U38/Y (INVX4M)                           0.62       2.83 f
  U0_ALU/mult_49/U24/Y (NOR2X2M)                          0.87       3.70 r
  U0_ALU/mult_49/U60/Y (XOR2X1M)                          0.69       4.40 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.56       4.95 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.77       5.72 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.77       6.49 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.77       7.26 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.77       8.03 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       8.03 f
  U0_ALU/mult_49/FS_1/U17/Y (BUFX2M)                      0.29       8.32 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       8.32 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       8.32 f
  U0_ALU/U108/Y (AOI222X2M)                               0.78       9.10 r
  U0_ALU/U105/Y (AOI31X2M)                                0.49       9.59 f
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX1M)                     0.00       9.59 f
  data arrival time                                                  9.59

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        9.90


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U118/Y (NAND2X6M)                0.71       2.44 f
  U0_SYS_CTRL/U0_CTRL_RX/U95/Y (NOR2X2M)                  0.57       3.01 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_FUN[3] (CTRL_RX_test_1)      0.00       3.01 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL_test_1)                0.00       3.01 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       3.01 r
  U0_ALU/U167/Y (CLKBUFX6M)                               0.85       3.86 r
  U0_ALU/U72/Y (NOR2X2M)                                  0.46       4.32 f
  U0_ALU/U100/Y (INVX2M)                                  0.66       4.98 r
  U0_ALU/U34/Y (OR2X2M)                                   0.60       5.58 r
  U0_ALU/U84/Y (INVX4M)                                   0.56       6.14 f
  U0_ALU/U190/Y (AOI221X2M)                               0.85       6.99 r
  U0_ALU/U189/Y (OAI222X1M)                               0.79       7.78 f
  U0_ALU/U148/Y (AOI221X2M)                               0.95       8.73 r
  U0_ALU/U146/Y (AOI31X2M)                                0.44       9.18 f
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX1M)                     0.00       9.18 f
  data arrival time                                                  9.18

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                       10.32


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U118/Y (NAND2X6M)                0.71       2.44 f
  U0_SYS_CTRL/U0_CTRL_RX/U95/Y (NOR2X2M)                  0.57       3.01 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_FUN[3] (CTRL_RX_test_1)      0.00       3.01 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL_test_1)                0.00       3.01 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       3.01 r
  U0_ALU/U167/Y (CLKBUFX6M)                               0.85       3.86 r
  U0_ALU/U72/Y (NOR2X2M)                                  0.46       4.32 f
  U0_ALU/U100/Y (INVX2M)                                  0.66       4.98 r
  U0_ALU/U34/Y (OR2X2M)                                   0.60       5.58 r
  U0_ALU/U84/Y (INVX4M)                                   0.56       6.14 f
  U0_ALU/U193/Y (AOI221X2M)                               0.85       6.99 r
  U0_ALU/U192/Y (OAI222X1M)                               0.79       7.78 f
  U0_ALU/U153/Y (AOI221X2M)                               0.95       8.73 r
  U0_ALU/U151/Y (AOI31X2M)                                0.44       9.18 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX1M)                     0.00       9.18 f
  data arrival time                                                  9.18

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                       10.32


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U118/Y (NAND2X6M)                0.71       2.44 f
  U0_SYS_CTRL/U0_CTRL_RX/U84/Y (NOR2X4M)                  1.01       3.46 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX_test_1)          0.00       3.46 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       3.46 r
  U0_ALU/EN (ALU_test_1)                                  0.00       3.46 r
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)                      0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00      20.00 r
  library setup time                                     -0.45      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                       16.09


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX1M)                     0.75       0.75 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX1M)                    0.00       0.75 f
  data arrival time                                                  0.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.61      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       18.64


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX1M)                     0.75       0.75 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX1M)                    0.00       0.75 f
  data arrival time                                                  0.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.61      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       18.64


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX1M)                     0.75       0.75 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX1M)                    0.00       0.75 f
  data arrival time                                                  0.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00      20.00 r
  library setup time                                     -0.61      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       18.64


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U357/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U312/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[1][0]/D (SDFFRQX2M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U390/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][0]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U388/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][0]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U276/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U359/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U323/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U389/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[6][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][0]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U276/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U358/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U322/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U387/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[4][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][0]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U357/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U312/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U472/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[1][5]/D (SDFFRQX2M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U357/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U312/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U440/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[1][4]/D (SDFFRQX2M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[1][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U484/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][6]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][6]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U483/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][5]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][5]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U452/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][4]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][4]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U419/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][3]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][3]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U418/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][2]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][2]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U417/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][1]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[7][1]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U449/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][7]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][7]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U480/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][6]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][6]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U479/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][5]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][5]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U448/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][4]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][4]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U413/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][3]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][3]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U412/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][2]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][2]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U411/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][1]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][1]/CK (SDFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.04


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (SDFFRQX1M)         0.84       0.84 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux_test_1)              0.00       0.84 r
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_test_1)              0.00       0.84 r
  U0_UART/TX_OUT_S (UART_test_1)                          0.00       0.84 r
  U15/Y (CLKINVX1M)                                       0.90       1.74 f
  U16/Y (CLKINVX40M)                                     21.29      23.03 r
  UART_TX_O (out)                                         0.00      23.04 r
  data arrival time                                                 23.04

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                -23.04
  --------------------------------------------------------------------------
  slack (MET)                                                       56.76


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (AOI21X2M)
                                                          0.90      25.79 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI21X2M)
                                                          0.66      26.45 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (AOI32X1M)
                                                          0.81      27.27 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U44/Y (INVX2M)
                                                          0.31      27.58 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (SDFFRQX2M)
                                                          0.00      27.58 f
  data arrival time                                                 27.58

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -27.58
  --------------------------------------------------------------------------
  slack (MET)                                                       71.76


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (AOI21X2M)
                                                          0.90      25.79 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI21X2M)
                                                          0.66      26.45 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U39/Y (AOI21X2M)
                                                          0.61      27.06 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI21X2M)
                                                          0.32      27.39 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFSRX4M)
                                                          0.00      27.39 f
  data arrival time                                                 27.39

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX4M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -27.39
  --------------------------------------------------------------------------
  slack (MET)                                                       71.81


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (AOI21X2M)
                                                          0.90      25.79 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U46/Y (OAI2BB2X1M)
                                                          0.56      26.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (SDFFSRX2M)
                                                          0.00      26.35 f
  data arrival time                                                 26.35

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFSRX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -26.35
  --------------------------------------------------------------------------
  slack (MET)                                                       72.81


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (INVX2M)
                                                          0.67      25.56 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (OAI32X2M)
                                                          0.41      25.97 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFSRX2M)
                                                          0.00      25.97 f
  data arrival time                                                 25.97

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -25.97
  --------------------------------------------------------------------------
  slack (MET)                                                       73.24


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (AOI32X1M)
                                                          0.79      25.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (INVX2M)
                                                          0.31      26.00 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (SDFFRQX4M)
                                                          0.00      26.00 f
  data arrival time                                                 26.00

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -26.00
  --------------------------------------------------------------------------
  slack (MET)                                                       73.34


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (INVX2M)
                                                          0.67      25.56 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (NOR2X2M)
                                                          0.30      25.85 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (SDFFRQX4M)
                                                          0.00      25.85 f
  data arrival time                                                 25.85

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00      99.80 r
  library setup time                                     -0.47      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                -25.85
  --------------------------------------------------------------------------
  slack (MET)                                                       73.48


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.73      22.76 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      22.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (INVX4M)
                                                          0.81      23.57 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2X1M)
                                                          0.42      23.99 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OR2X2M)
                                                          0.38      24.37 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X4M)
                                                          0.52      24.89 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (INVX2M)
                                                          0.67      25.56 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (NOR2X2M)
                                                          0.30      25.85 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (SDFFRQX4M)
                                                          0.00      25.85 f
  data arrival time                                                 25.85

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -25.85
  --------------------------------------------------------------------------
  slack (MET)                                                       73.49


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (NAND2X2M)         0.71      22.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/U17/Y (NAND2X2M)
                                                          0.81      23.55 r
  U0_UART/U0_UART_RX/U0_data_sampling/U30/Y (OAI2BB2X1M)
                                                          0.54      24.09 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRQX1M)
                                                          0.00      24.09 f
  data arrival time                                                 24.09

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -24.09
  --------------------------------------------------------------------------
  slack (MET)                                                       75.20


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (NAND2X2M)         0.71      22.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/U17/Y (NAND2X2M)
                                                          0.81      23.55 r
  U0_UART/U0_UART_RX/U0_data_sampling/U26/Y (OAI32X2M)
                                                          0.40      23.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (SDFFRQX2M)
                                                          0.00      23.95 f
  data arrival time                                                 23.95

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.48      99.32
  data required time                                                99.32
  --------------------------------------------------------------------------
  data required time                                                99.32
  data arrival time                                                -23.95
  --------------------------------------------------------------------------
  slack (MET)                                                       75.38


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (NAND2X2M)         0.71      22.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/U17/Y (NAND2X2M)
                                                          0.81      23.55 r
  U0_UART/U0_UART_RX/U0_data_sampling/U22/Y (OAI32X2M)
                                                          0.40      23.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (SDFFRQX2M)
                                                          0.00      23.95 f
  data arrival time                                                 23.95

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.48      99.32
  data required time                                                99.32
  --------------------------------------------------------------------------
  data required time                                                99.32
  data arrival time                                                -23.95
  --------------------------------------------------------------------------
  slack (MET)                                                       75.38


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (NAND2X2M)         0.71      22.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      22.74 f
  U0_UART/U0_UART_RX/U0_data_sampling/U16/Y (INVX2M)      0.78      23.52 r
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (AOI21X2M)
                                                          0.29      23.81 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFRQX2M)
                                                          0.00      23.81 f
  data arrival time                                                 23.81

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.47      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                -23.81
  --------------------------------------------------------------------------
  slack (MET)                                                       75.52


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (OAI21X4M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U24/Y (NOR2X2M)          0.45      22.48 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_test_1)
                                                          0.00      22.48 f
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk_test_1)
                                                          0.00      22.48 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X1M)          0.74      23.23 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFRQX2M)
                                                          0.00      23.23 f
  data arrival time                                                 23.23

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.47      99.33
  data required time                                                99.33
  --------------------------------------------------------------------------
  data required time                                                99.33
  data arrival time                                                -23.23
  --------------------------------------------------------------------------
  slack (MET)                                                       76.11


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  UART_RX_IN (in)                                         0.17      20.17 r
  U11/Y (BUFX2M)                                          0.65      20.82 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      20.82 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_test_1)
                                                          0.00      20.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U21/Y (INVX2M)           0.45      21.27 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U28/Y (AOI22X1M)         0.76      22.03 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U26/Y (OAI211X2M)        0.46      22.48 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (SDFFRQX2M)
                                                          0.00      22.48 f
  data arrival time                                                 22.48

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.50      99.30
  data required time                                                99.30
  --------------------------------------------------------------------------
  data required time                                                99.30
  data arrival time                                                -22.48
  --------------------------------------------------------------------------
  slack (MET)                                                       76.82


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.72       0.72 f
  U0_ClkDiv/U38/Y (INVX2M)                                0.96       1.68 r
  U0_ClkDiv/U16/Y (CLKXOR2X2M)                            0.81       2.49 r
  U0_ClkDiv/U31/Y (NOR4BX2M)                              0.31       2.80 f
  U0_ClkDiv/U29/Y (OAI21X2M)                              0.89       3.70 r
  U0_ClkDiv/U39/Y (NAND2X2M)                              0.61       4.30 f
  U0_ClkDiv/U19/Y (INVX2M)                                0.87       5.18 r
  U0_ClkDiv/U41/Y (NAND3X2M)                              0.74       5.92 f
  U0_ClkDiv/U25/Y (OAI32X2M)                              0.94       6.86 r
  U0_ClkDiv/count_reg[2]/D (SDFFRQX2M)                    0.00       6.86 r
  data arrival time                                                  6.86

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -6.86
  --------------------------------------------------------------------------
  slack (MET)                                                       92.51


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.72       0.72 f
  U0_ClkDiv/U38/Y (INVX2M)                                0.96       1.68 r
  U0_ClkDiv/U16/Y (CLKXOR2X2M)                            0.81       2.49 r
  U0_ClkDiv/U31/Y (NOR4BX2M)                              0.31       2.80 f
  U0_ClkDiv/U29/Y (OAI21X2M)                              0.89       3.70 r
  U0_ClkDiv/U39/Y (NAND2X2M)                              0.61       4.30 f
  U0_ClkDiv/U19/Y (INVX2M)                                0.87       5.18 r
  U0_ClkDiv/U41/Y (NAND3X2M)                              0.74       5.92 f
  U0_ClkDiv/U35/Y (OAI22X1M)                              0.85       6.77 r
  U0_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       6.77 r
  data arrival time                                                  6.77

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                       92.61


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (SDFFRQX4M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter_test_1)
                                                          0.00       1.05 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_count[0] (uart_rx_fsm_test_1)
                                                          0.00       1.05 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U12/Y (NAND3BX2M)        0.73       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y (NOR3BX2M)          0.85       2.63 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (INVX2M)            0.33       2.95 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (INVX2M)            0.77       3.73 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (NAND3BX1M)        1.07       4.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U34/Y (NOR3BX2M)         0.89       5.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U32/Y (NAND4BBX1M)       0.45       6.13 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (SDFFRQX2M)
                                                          0.00       6.13 r
  data arrival time                                                  6.13

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -6.13
  --------------------------------------------------------------------------
  slack (MET)                                                       93.31


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (SDFFRQX2M)                    0.72       0.72 f
  U0_ClkDiv/U38/Y (INVX2M)                                0.96       1.68 r
  U0_ClkDiv/U16/Y (CLKXOR2X2M)                            0.86       2.55 f
  U0_ClkDiv/U31/Y (NOR4BX2M)                              0.68       3.22 r
  U0_ClkDiv/U29/Y (OAI21X2M)                              0.53       3.75 f
  U0_ClkDiv/U39/Y (NAND2X2M)                              0.57       4.32 r
  U0_ClkDiv/U19/Y (INVX2M)                                0.56       4.88 f
  U0_ClkDiv/U37/Y (NOR2X2M)                               0.57       5.45 r
  U0_ClkDiv/U36/Y (CLKXOR2X2M)                            0.49       5.94 f
  U0_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       5.94 f
  data arrival time                                                  5.94

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00      99.80 r
  library setup time                                     -0.46      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                       93.40


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (SDFFRQX2M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U30/Y (INVX4M)           0.64       1.69 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U38/Y (NOR3X6M)          0.83       2.52 r
  U0_UART/U0_UART_RX/U0_uart_fsm/deser_en (uart_rx_fsm_test_1)
                                                          0.00       2.52 r
  U0_UART/U0_UART_RX/U0_deserializer/Enable (deserializer_test_1)
                                                          0.00       2.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U2/Y (NAND4X1M)      0.74       3.26 f
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (CLKBUFX6M)
                                                          0.86       4.12 f
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (INVX4M)       0.98       5.11 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI22X1M)     0.58       5.69 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (SDFFRQX2M)
                                                          0.00       5.69 f
  data arrival time                                                  5.69

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                 -5.69
  --------------------------------------------------------------------------
  slack (MET)                                                       93.59


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (SDFFRQX2M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U30/Y (INVX4M)           0.64       1.69 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U38/Y (NOR3X6M)          0.83       2.52 r
  U0_UART/U0_UART_RX/U0_uart_fsm/deser_en (uart_rx_fsm_test_1)
                                                          0.00       2.52 r
  U0_UART/U0_UART_RX/U0_deserializer/Enable (deserializer_test_1)
                                                          0.00       2.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U2/Y (NAND4X1M)      0.74       3.26 f
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (CLKBUFX6M)
                                                          0.86       4.12 f
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (INVX4M)       0.98       5.11 r
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI22X1M)     0.58       5.69 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (SDFFRQX2M)
                                                          0.00       5.69 f
  data arrival time                                                  5.69

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.52      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                 -5.69
  --------------------------------------------------------------------------
  slack (MET)                                                       93.59


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                         700.00     700.00
  clock network delay (ideal)                             0.00     700.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00     700.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (SDFFRQX2M)
                                                          1.08     701.08 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U31/Y (INVX4M)           0.64     701.72 f
  U0_UART/U0_UART_RX/U0_uart_fsm/test_so (uart_rx_fsm_test_1)
                                                          0.00     701.72 f
  U0_UART/U0_UART_RX/test_so1 (UART_RX_test_1)            0.00     701.72 f
  U0_UART/U0_UART_TX/test_si (UART_TX_test_1)             0.00     701.72 f
  U0_UART/U0_UART_TX/U0_Serializer/test_si (Serializer_test_1)
                                                          0.00     701.72 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI (SDFFRQX1M)
                                                          0.00     701.72 f
  data arrival time                                                701.72

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.63     799.37
  data required time                                               799.37
  --------------------------------------------------------------------------
  data required time                                               799.37
  data arrival time                                               -701.72
  --------------------------------------------------------------------------
  slack (MET)                                                       97.65


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U45/Y (AO22X1M)        0.66       7.06 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (SDFFRQX1M)
                                                          0.00       7.06 f
  data arrival time                                                  7.06

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -7.06
  --------------------------------------------------------------------------
  slack (MET)                                                      792.47


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U33/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U31/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U41/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U39/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U37/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (NOR2X8M)        1.01       5.89 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X8M)        0.51       6.41 f
  U0_UART/U0_UART_TX/U0_Serializer/U35/Y (OAI2BB1X2M)     0.45       6.85 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (SDFFRQX1M)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.47     799.53
  data required time                                               799.53
  --------------------------------------------------------------------------
  data required time                                               799.53
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      792.68


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U51/Y (NOR2X2M)        0.92       5.80 r
  U0_UART/U0_UART_TX/U0_Serializer/U48/Y (AOI21X2M)       0.34       6.14 f
  U0_UART/U0_UART_TX/U0_Serializer/U46/Y (OAI32X2M)       0.53       6.67 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (SDFFRQX1M)
                                                          0.00       6.67 r
  data arrival time                                                  6.67

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.44     799.56
  data required time                                               799.56
  --------------------------------------------------------------------------
  data required time                                               799.56
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                      792.89


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U51/Y (NOR2X2M)        0.92       5.80 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (SDFFRQX2M)
                                                          0.00       5.80 r
  data arrival time                                                  5.80

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00     800.00 r
  library setup time                                     -0.43     799.57
  data required time                                               799.57
  --------------------------------------------------------------------------
  data required time                                               799.57
  data arrival time                                                 -5.80
  --------------------------------------------------------------------------
  slack (MET)                                                      793.77


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NOR3X4M)               0.81       4.17 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_test_1)
                                                          0.00       4.17 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (INVX2M)         0.72       4.89 f
  U0_UART/U0_UART_TX/U0_Serializer/U52/Y (NOR2X2M)        0.54       5.42 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D (SDFFRQX1M)
                                                          0.00       5.42 r
  data arrival time                                                  5.42

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.37     799.63
  data required time                                               799.63
  --------------------------------------------------------------------------
  data required time                                               799.63
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                      794.20


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U19/Y (OAI2B2X4M)             0.81       3.17 r
  U0_UART/U0_UART_TX/U0_fsm/mux_sel[0] (uart_tx_fsm_test_1)
                                                          0.00       3.17 r
  U0_UART/U0_UART_TX/U0_mux/SEL[0] (mux_test_1)           0.00       3.17 r
  U0_UART/U0_UART_TX/U0_mux/U5/Y (INVX2M)                 0.48       3.65 f
  U0_UART/U0_UART_TX/U0_mux/U8/Y (AOI22X1M)               0.72       4.37 r
  U0_UART/U0_UART_TX/U0_mux/U6/Y (OAI2B2X1M)              0.55       4.92 f
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (SDFFRQX1M)         0.00       4.92 f
  data arrival time                                                  4.92

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRQX1M)        0.00     800.00 r
  library setup time                                     -0.52     799.48
  data required time                                               799.48
  --------------------------------------------------------------------------
  data required time                                               799.48
  data arrival time                                                 -4.92
  --------------------------------------------------------------------------
  slack (MET)                                                      794.56


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFSRX2M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U17/Y (NAND2X2M)              0.98       1.89 r
  U0_UART/U0_UART_TX/U0_fsm/U16/Y (OAI21X4M)              0.46       2.35 f
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (INVX2M)                0.50       2.86 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NAND2X2M)              0.50       3.36 f
  U0_UART/U0_UART_TX/U0_fsm/U21/Y (AOI21X2M)              0.58       3.94 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (SDFFSRX2M)
                                                          0.00       3.94 r
  data arrival time                                                  3.94

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00     800.00 r
  library setup time                                     -0.53     799.47
  data required time                                               799.47
  --------------------------------------------------------------------------
  data required time                                               799.47
  data arrival time                                                 -3.94
  --------------------------------------------------------------------------
  slack (MET)                                                      795.53


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q (SDFFRQX1M)
                                                          0.85       0.85 r
  U0_UART/U0_UART_TX/U0_parity_calc/U30/Y (CLKXOR2X2M)
                                                          0.63       1.47 f
  U0_UART/U0_UART_TX/U0_parity_calc/U29/Y (XOR3XLM)       0.72       2.19 r
  U0_UART/U0_UART_TX/U0_parity_calc/U27/Y (XOR3XLM)       0.84       3.03 f
  U0_UART/U0_UART_TX/U0_parity_calc/U16/Y (OAI2BB2X1M)
                                                          0.74       3.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (SDFFRQX1M)
                                                          0.00       3.77 r
  data arrival time                                                  3.77

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (SDFFRQX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.41     799.59
  data required time                                               799.59
  --------------------------------------------------------------------------
  data required time                                               799.59
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                      795.82


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.84       0.84 r
  U1_uart_sync/U40/Y (DLY1X1M)                            0.89       1.73 r
  U1_uart_sync/U39/Y (NAND2BX2M)                          0.56       2.29 f
  U1_uart_sync/U28/Y (BUFX4M)                             0.60       2.89 f
  U1_uart_sync/U35/Y (AO22X1M)                            0.74       3.63 f
  U1_uart_sync/sync_bus_reg[4]/D (SDFFRQX2M)              0.00       3.63 f
  data arrival time                                                  3.63

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U1_uart_sync/sync_bus_reg[4]/CK (SDFFRQX2M)             0.00     800.00 r
  library setup time                                     -0.46     799.54
  data required time                                               799.54
  --------------------------------------------------------------------------
  data required time                                               799.54
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      795.91


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.84       0.84 r
  U1_uart_sync/U40/Y (DLY1X1M)                            0.89       1.73 r
  U1_uart_sync/U39/Y (NAND2BX2M)                          0.56       2.29 f
  U1_uart_sync/U28/Y (BUFX4M)                             0.60       2.89 f
  U1_uart_sync/U34/Y (AO22X1M)                            0.74       3.63 f
  U1_uart_sync/sync_bus_reg[3]/D (SDFFRQX2M)              0.00       3.63 f
  data arrival time                                                  3.63

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U1_uart_sync/sync_bus_reg[3]/CK (SDFFRQX2M)             0.00     800.00 r
  library setup time                                     -0.46     799.54
  data required time                                               799.54
  --------------------------------------------------------------------------
  data required time                                               799.54
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      795.91


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.84       0.84 r
  U1_uart_sync/U40/Y (DLY1X1M)                            0.89       1.73 r
  U1_uart_sync/U39/Y (NAND2BX2M)                          0.56       2.29 f
  U1_uart_sync/U28/Y (BUFX4M)                             0.60       2.89 f
  U1_uart_sync/U33/Y (AO22X1M)                            0.74       3.63 f
  U1_uart_sync/sync_bus_reg[2]/D (SDFFRQX2M)              0.00       3.63 f
  data arrival time                                                  3.63

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U1_uart_sync/sync_bus_reg[2]/CK (SDFFRQX2M)             0.00     800.00 r
  library setup time                                     -0.46     799.54
  data required time                                               799.54
  --------------------------------------------------------------------------
  data required time                                               799.54
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      795.91


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.84       0.84 r
  U1_uart_sync/U40/Y (DLY1X1M)                            0.89       1.73 r
  U1_uart_sync/U39/Y (NAND2BX2M)                          0.56       2.29 f
  U1_uart_sync/U28/Y (BUFX4M)                             0.60       2.89 f
  U1_uart_sync/U32/Y (AO22X1M)                            0.74       3.63 f
  U1_uart_sync/sync_bus_reg[1]/D (SDFFRQX2M)              0.00       3.63 f
  data arrival time                                                  3.63

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U1_uart_sync/sync_bus_reg[1]/CK (SDFFRQX2M)             0.00     800.00 r
  library setup time                                     -0.46     799.54
  data required time                                               799.54
  --------------------------------------------------------------------------
  data required time                                               799.54
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      795.91


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.84       0.84 r
  U1_uart_sync/U40/Y (DLY1X1M)                            0.89       1.73 r
  U1_uart_sync/U39/Y (NAND2BX2M)                          0.56       2.29 f
  U1_uart_sync/U28/Y (BUFX4M)                             0.60       2.89 f
  U1_uart_sync/U31/Y (AO22X1M)                            0.74       3.63 f
  U1_uart_sync/sync_bus_reg[0]/D (SDFFRQX2M)              0.00       3.63 f
  data arrival time                                                  3.63

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U1_uart_sync/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00     800.00 r
  library setup time                                     -0.46     799.54
  data required time                                               799.54
  --------------------------------------------------------------------------
  data required time                                               799.54
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      795.91


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U357/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U312/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[1][0]/D (SDFFRQX2M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U390/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][0]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U388/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][0]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U276/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U359/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U323/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U389/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[6][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[6][0]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U276/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U358/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U322/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U387/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[4][0]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[4][0]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.03


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U357/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U312/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U472/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[1][5]/D (SDFFRQX2M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][5]/CK (SDFFRQX2M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U357/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U312/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U440/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[1][4]/D (SDFFRQX2M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][4]/CK (SDFFRQX2M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U484/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][6]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][6]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U483/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][5]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][5]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U452/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][4]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][4]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U419/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][3]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][3]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U418/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][2]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][2]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U360/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U324/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U417/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[7][1]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][1]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U449/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][7]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][7]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U480/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][6]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][6]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U479/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][5]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][5]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U448/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][4]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][4]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U413/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][3]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][3]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U412/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][2]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][2]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_RegFile/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/QN (SDFFSRX4M)
                                                          0.88       0.88 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (NOR3X4M)                  0.86       1.73 r
  U0_SYS_CTRL/U0_CTRL_RX/U97/Y (NAND2X2M)                 0.94       2.67 f
  U0_SYS_CTRL/U0_CTRL_RX/U99/Y (AND3X2M)                  0.71       3.37 f
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (BUFX4M)                   0.54       3.91 f
  U0_SYS_CTRL/U0_CTRL_RX/U98/Y (NOR2X2M)                  0.54       4.46 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_WrEn (CTRL_RX_test_1)         0.00       4.46 r
  U0_SYS_CTRL/RF_WrEn (SYS_CTRL_test_1)                   0.00       4.46 r
  U0_RegFile/WrEn (RegFile_test_1)                        0.00       4.46 r
  U0_RegFile/U365/Y (INVX2M)                              0.39       4.85 f
  U0_RegFile/U362/Y (NOR2X4M)                             0.66       5.51 r
  U0_RegFile/U364/Y (NOR2BX2M)                            0.88       6.39 r
  U0_RegFile/U346/Y (AND2X2M)                             0.92       7.30 r
  U0_RegFile/U326/Y (NAND2X2M)                            0.63       7.93 f
  U0_RegFile/U296/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U411/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/regArr_reg[5][1]/D (SDFFRQX1M)               0.00       9.24 f
  data arrival time                                                  9.24

  clock scan_clk (rise edge)                            200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][1]/CK (SDFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.52     199.28
  data required time                                               199.28
  --------------------------------------------------------------------------
  data required time                                               199.28
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      190.04


1
