{
  "name": "core::core_arch::aarch64::neon::generated::vcopyq_lane_u8",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:4988:1: 4991:16",
  "mir": "fn core::core_arch::aarch64::neon::generated::vcopyq_lane_u8(_1: core_arch::arm_shared::neon::uint8x16_t, _2: core_arch::arm_shared::neon::uint8x8_t) -> core_arch::arm_shared::neon::uint8x16_t {\n    let mut _0: core_arch::arm_shared::neon::uint8x16_t;\n    let  _3: core_arch::arm_shared::neon::uint8x16_t;\n    let mut _4: i32;\n    let mut _5: !;\n    debug a => _1;\n    debug b => _2;\n    debug b => _3;\n    bb0: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x8_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_2, _2, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#2}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = BitAnd(LANE1, 15_i32);\n        switchInt(_4) -> [0: bb18, 1: bb17, 2: bb16, 3: bb15, 4: bb14, 5: bb13, 6: bb12, 7: bb11, 8: bb10, 9: bb9, 10: bb8, 11: bb7, 12: bb6, 13: bb5, 14: bb4, 15: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _5 = hint::unreachable_unchecked() -> unwind unreachable;\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#18}) -> [return: bb34, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#17}) -> [return: bb33, unwind unreachable];\n    }\n    bb5: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#16}) -> [return: bb32, unwind unreachable];\n    }\n    bb6: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#15}) -> [return: bb31, unwind unreachable];\n    }\n    bb7: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#14}) -> [return: bb30, unwind unreachable];\n    }\n    bb8: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#13}) -> [return: bb29, unwind unreachable];\n    }\n    bb9: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#12}) -> [return: bb28, unwind unreachable];\n    }\n    bb10: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#11}) -> [return: bb27, unwind unreachable];\n    }\n    bb11: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#10}) -> [return: bb26, unwind unreachable];\n    }\n    bb12: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#9}) -> [return: bb25, unwind unreachable];\n    }\n    bb13: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#8}) -> [return: bb24, unwind unreachable];\n    }\n    bb14: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#7}) -> [return: bb23, unwind unreachable];\n    }\n    bb15: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#6}) -> [return: bb22, unwind unreachable];\n    }\n    bb16: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#5}) -> [return: bb21, unwind unreachable];\n    }\n    bb17: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#4}) -> [return: bb20, unwind unreachable];\n    }\n    bb18: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint8x16_t, core_arch::macros::SimdShuffleIdx<16>, core_arch::arm_shared::neon::uint8x16_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u8::<LANE1, LANE2>::{constant#3}) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        goto -> bb35;\n    }\n    bb20: {\n        goto -> bb35;\n    }\n    bb21: {\n        goto -> bb35;\n    }\n    bb22: {\n        goto -> bb35;\n    }\n    bb23: {\n        goto -> bb35;\n    }\n    bb24: {\n        goto -> bb35;\n    }\n    bb25: {\n        goto -> bb35;\n    }\n    bb26: {\n        goto -> bb35;\n    }\n    bb27: {\n        goto -> bb35;\n    }\n    bb28: {\n        goto -> bb35;\n    }\n    bb29: {\n        goto -> bb35;\n    }\n    bb30: {\n        goto -> bb35;\n    }\n    bb31: {\n        goto -> bb35;\n    }\n    bb32: {\n        goto -> bb35;\n    }\n    bb33: {\n        goto -> bb35;\n    }\n    bb34: {\n        goto -> bb35;\n    }\n    bb35: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}