FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"PULSE_INV_OUT";
3"RIBBON_PULSE_OUT_N";
4"GENERIC_PULSE_OUT";
5"GENERIC_DELAY_OUT";
6"GND\G";
7"RIBBON_PULSE_OUT_P";
8"GND\G";
9"GENERIC_DELAY_IN";
10"PULSE_INV_IN";
11"GND\G";
12"GND\G";
13"RIBBON_PULSE_IN_N";
14"RIBBON_PULSE_IN_P";
%"TESTPOINT_L"
"1","(775,4125)","0","misc","I1";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(-1975,2775)","2","misc","I10";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"11;
%"TESTPOINT_L"
"1","(-1975,2625)","2","misc","I11";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"14;
%"TESTPOINT_L"
"1","(-1975,2525)","2","misc","I12";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"13;
%"TESTPOINT_L"
"1","(-1975,2350)","2","misc","I13";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"10;
%"TESTPOINT_L"
"1","(-1975,2250)","2","misc","I14";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"12;
%"OUTPORT"
"1","(-425,2875)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(-475,2625)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"OUTPORT"
"1","(-475,2525)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"TESTPOINT_L"
"1","(775,4025)","0","misc","I2";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"8;
%"OUTPORT"
"1","(-450,2350)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"INPORT"
"1","(-325,3475)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-375,3850)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-375,4125)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-350,3575)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(-350,3325)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"TESTPOINT_L"
"1","(775,3850)","0","misc","I3";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(775,3725)","0","misc","I4";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"6;
%"TESTPOINT_L"
"1","(775,3575)","0","misc","I5";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"7;
%"TESTPOINT_L"
"1","(775,3475)","0","misc","I6";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(775,3325)","0","misc","I7";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"2;
%"TESTPOINT_L"
"1","(775,3225)","0","misc","I8";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(-1975,2875)","2","misc","I9";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"9;
END.
