{
  "module_name": "clk-mt8183-ipu0.c",
  "hash_id": "a5149b357835354a50cb4c2c3a1e4fb8bb1b17f004b2e2626f6fec0a934dfe1e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8183-ipu0.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8183-clk.h>\n\nstatic const struct mtk_gate_regs ipu_core0_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_IPU_CORE0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &ipu_core0_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate ipu_core0_clks[] = {\n\tGATE_IPU_CORE0(CLK_IPU_CORE0_JTAG, \"ipu_core0_jtag\", \"dsp_sel\", 0),\n\tGATE_IPU_CORE0(CLK_IPU_CORE0_AXI, \"ipu_core0_axi\", \"dsp_sel\", 1),\n\tGATE_IPU_CORE0(CLK_IPU_CORE0_IPU, \"ipu_core0_ipu\", \"dsp_sel\", 2),\n};\n\nstatic const struct mtk_clk_desc ipu_core0_desc = {\n\t.clks = ipu_core0_clks,\n\t.num_clks = ARRAY_SIZE(ipu_core0_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8183_ipu_core0[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8183-ipu_core0\",\n\t\t.data = &ipu_core0_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8183_ipu_core0);\n\nstatic struct platform_driver clk_mt8183_ipu_core0_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8183-ipu_core0\",\n\t\t.of_match_table = of_match_clk_mt8183_ipu_core0,\n\t},\n};\nmodule_platform_driver(clk_mt8183_ipu_core0_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}