#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 17 16:04:48 2024
# Process ID: 27560
# Current directory: C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1
# Command line: vivado.exe -log design_1_auto_us_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_1.tcl
# Log file: C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.vds
# Journal file: C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_us_1.tcl -notrace
Command: synth_design -top design_1_auto_us_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 503.457 ; gain = 110.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi4lite_upsizer' [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi4lite_upsizer' (1#1) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (2#1) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (3#1) [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[29]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[28]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[27]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[26]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[25]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[24]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[23]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[22]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[21]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[20]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[19]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[18]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[17]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[16]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_awvalid
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[31]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[30]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[29]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[28]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[27]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[26]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[25]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[24]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[23]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[22]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[21]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[20]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[19]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[18]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[17]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[16]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[15]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[14]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[13]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[12]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[11]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[10]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[9]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[8]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wdata[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_wvalid
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port s_axi_bready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port m_axi_awready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port m_axi_wready
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_axi4lite_upsizer has unconnected port m_axi_bvalid
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_dwidth_converter_v2_1_18_top has unconnected port s_axi_awregion[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 659.586 ; gain = 266.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 659.586 ; gain = 266.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 659.586 ; gain = 266.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.746 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 853.242 ; gain = 1.496
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 853.242 ; gain = 460.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 853.242 ; gain = 460.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 853.242 ; gain = 460.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:37 . Memory (MB): peak = 853.242 ; gain = 460.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dwidth_converter_v2_1_18_axi4lite_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:37 . Memory (MB): peak = 853.242 ; gain = 460.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:45 . Memory (MB): peak = 883.754 ; gain = 490.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:45 . Memory (MB): peak = 893.496 ; gain = 500.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:46 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    32|
|4     |LUT4 |     1|
|5     |LUT5 |     2|
|6     |LUT6 |     3|
|7     |FDRE |     5|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------------------+----------------------------------------------+------+
|      |Instance                                             |Module                                        |Cells |
+------+-----------------------------------------------------+----------------------------------------------+------+
|1     |top                                                  |                                              |    47|
|2     |  inst                                               |axi_dwidth_converter_v2_1_18_top              |    47|
|3     |    \gen_upsizer.gen_lite_upsizer.lite_upsizer_inst  |axi_dwidth_converter_v2_1_18_axi4lite_upsizer |    47|
+------+-----------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:01:40 . Memory (MB): peak = 894.062 ; gain = 307.336
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 894.062 ; gain = 500.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 909.137 ; gain = 527.559
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_us_1, cache-ID = e4f6a5f12f0f5622
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/machs/Software/ECE532/tutorial_4_ip_integrator/tutorial_5/tutorial_5.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_us_1_utilization_synth.rpt -pb design_1_auto_us_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 16:06:46 2024...
