#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 14 10:25:24 2021
# Process ID: 16032
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16748 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\Learning\eight-bit_ripple_carry_adder\eight-bit_ripple_carry_adder.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.750 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adder_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim'
"xelab -wto c3cc48aa4fcc466abe530c43680af09d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c3cc48aa4fcc466abe530c43680af09d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/eight-bit_ripple_carry_adder/eight-bit_ripple_carry_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_tb_behav -key {Behavioral:sim_1:Functional:adder_tb} -tclbatch {adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Simtcl 6-50] Simulation engine failed to start: Failed to communicate with child process.
Please see the Tcl Console or the Messages for details.
exit
