# MTP Files

In this repo, all my MTP codes and results will be stored.
"ahdl" directory contains all the VerilogA ahdl codes for the modules made.

# Otober 29 Ideal Simulation results
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_signal_va_In.png)
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_signal_va_Out.png)
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_signal_va_Ve.png)
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_FFT_va_Out.png)
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_FFT_va_ve.png)
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_FFT_f_Out.png)
![alt text](https://github.com/mukutdebnath/MTP/blob/main/csvresults/Oct29/Plot_FFT_f_ve.png)
