
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a10  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08008be8  08008be8  00009be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c90  08008c90  0000a184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c90  08008c90  00009c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c98  08008c98  0000a184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c98  08008c98  00009c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c9c  08008c9c  00009c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  08008ca0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001af8  20000184  08008e24  0000a184  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c7c  08008e24  0000ac7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018427  00000000  00000000  0000a1b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c1a  00000000  00000000  000225db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001250  00000000  00000000  000261f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de2  00000000  00000000  00027448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000051df  00000000  00000000  0002822a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001848a  00000000  00000000  0002d409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0676  00000000  00000000  00045893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135f09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a30  00000000  00000000  00135f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0013a97c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000184 	.word	0x20000184
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008bd0 	.word	0x08008bd0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000188 	.word	0x20000188
 8000214:	08008bd0 	.word	0x08008bd0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b5b0      	push	{r4, r5, r7, lr}
 8000546:	b088      	sub	sp, #32
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054a:	f000 fb6c 	bl	8000c26 <HAL_Init>

  /* USER CODE BEGIN Init */
  DHT11_Setup(GPIOB, GPIO_PIN_0); // setup DHT11 on pin B0
 800054e:	2101      	movs	r1, #1
 8000550:	4816      	ldr	r0, [pc, #88]	@ (80005ac <main+0x68>)
 8000552:	f000 faf1 	bl	8000b38 <DHT11_Setup>
  RS485_Setup(GPIOA, GPIO_PIN_1);
 8000556:	2102      	movs	r1, #2
 8000558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800055c:	f000 fa44 	bl	80009e8 <RS485_Setup>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000560:	f000 f828 	bl	80005b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000564:	f000 f8fe 	bl	8000764 <MX_GPIO_Init>
  MX_USB_Device_Init();
 8000568:	f007 fe22 	bl	80081b0 <MX_USB_Device_Init>
  MX_SPI1_Init();
 800056c:	f000 f870 	bl	8000650 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000570:	f000 f8ac 	bl	80006cc <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //uint8_t temp_int = 0, temp_dec = 0, hum_int = 0, hum_dec = 0;

  HAL_Delay(8000);
 8000574:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 8000578:	f000 fbc6 	bl	8000d08 <HAL_Delay>

  while(1) {
	  uint8_t msg[] = "Hello from STM32 over RS485!\r\n";
 800057c:	4b0c      	ldr	r3, [pc, #48]	@ (80005b0 <main+0x6c>)
 800057e:	463c      	mov	r4, r7
 8000580:	461d      	mov	r5, r3
 8000582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000586:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800058a:	c407      	stmia	r4!, {r0, r1, r2}
 800058c:	8023      	strh	r3, [r4, #0]
 800058e:	3402      	adds	r4, #2
 8000590:	0c1b      	lsrs	r3, r3, #16
 8000592:	7023      	strb	r3, [r4, #0]
	  RS485_Transmit(msg, sizeof(msg) - 1);
 8000594:	463b      	mov	r3, r7
 8000596:	211e      	movs	r1, #30
 8000598:	4618      	mov	r0, r3
 800059a:	f000 fa5b 	bl	8000a54 <RS485_Transmit>
	  HAL_Delay(2000);
 800059e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80005a2:	f000 fbb1 	bl	8000d08 <HAL_Delay>
  while(1) {
 80005a6:	bf00      	nop
 80005a8:	e7e8      	b.n	800057c <main+0x38>
 80005aa:	bf00      	nop
 80005ac:	48000400 	.word	0x48000400
 80005b0:	08008be8 	.word	0x08008be8

080005b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b094      	sub	sp, #80	@ 0x50
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	f107 0318 	add.w	r3, r7, #24
 80005be:	2238      	movs	r2, #56	@ 0x38
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f008 fad8 	bl	8008b78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	60da      	str	r2, [r3, #12]
 80005d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005da:	f002 fb63 	bl	8002ca4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005de:	2302      	movs	r3, #2
 80005e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e8:	2340      	movs	r3, #64	@ 0x40
 80005ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ec:	2302      	movs	r3, #2
 80005ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005f0:	2302      	movs	r3, #2
 80005f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005f4:	2301      	movs	r3, #1
 80005f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80005f8:	230c      	movs	r3, #12
 80005fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fc:	2302      	movs	r3, #2
 80005fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000600:	2304      	movs	r3, #4
 8000602:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000604:	2302      	movs	r3, #2
 8000606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000608:	f107 0318 	add.w	r3, r7, #24
 800060c:	4618      	mov	r0, r3
 800060e:	f002 fbfd 	bl	8002e0c <HAL_RCC_OscConfig>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000618:	f000 f8d4 	bl	80007c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061c:	230f      	movs	r3, #15
 800061e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000620:	2301      	movs	r3, #1
 8000622:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000628:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800062c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062e:	2300      	movs	r3, #0
 8000630:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f002 fefa 	bl	8003430 <HAL_RCC_ClockConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000642:	f000 f8bf 	bl	80007c4 <Error_Handler>
  }
}
 8000646:	bf00      	nop
 8000648:	3750      	adds	r7, #80	@ 0x50
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000654:	4b1b      	ldr	r3, [pc, #108]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000656:	4a1c      	ldr	r2, [pc, #112]	@ (80006c8 <MX_SPI1_Init+0x78>)
 8000658:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800065a:	4b1a      	ldr	r3, [pc, #104]	@ (80006c4 <MX_SPI1_Init+0x74>)
 800065c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000660:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000662:	4b18      	ldr	r3, [pc, #96]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000668:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <MX_SPI1_Init+0x74>)
 800066a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800066e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000670:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000672:	2200      	movs	r2, #0
 8000674:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000676:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000678:	2200      	movs	r2, #0
 800067a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800067c:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <MX_SPI1_Init+0x74>)
 800067e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000682:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000684:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_SPI1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000692:	2200      	movs	r2, #0
 8000694:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <MX_SPI1_Init+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800069c:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <MX_SPI1_Init+0x74>)
 800069e:	2207      	movs	r2, #7
 80006a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <MX_SPI1_Init+0x74>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_SPI1_Init+0x74>)
 80006aa:	2208      	movs	r2, #8
 80006ac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_SPI1_Init+0x74>)
 80006b0:	f003 fb28 	bl	8003d04 <HAL_SPI_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80006ba:	f000 f883 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200001a0 	.word	0x200001a0
 80006c8:	40013000 	.word	0x40013000

080006cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006d0:	4b22      	ldr	r3, [pc, #136]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006d2:	4a23      	ldr	r2, [pc, #140]	@ (8000760 <MX_USART2_UART_Init+0x94>)
 80006d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80006d6:	4b21      	ldr	r3, [pc, #132]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80006dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006e4:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ea:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006f0:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006f2:	220c      	movs	r2, #12
 80006f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f6:	4b19      	ldr	r3, [pc, #100]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006fc:	4b17      	ldr	r3, [pc, #92]	@ (800075c <MX_USART2_UART_Init+0x90>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000702:	4b16      	ldr	r3, [pc, #88]	@ (800075c <MX_USART2_UART_Init+0x90>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000708:	4b14      	ldr	r3, [pc, #80]	@ (800075c <MX_USART2_UART_Init+0x90>)
 800070a:	2200      	movs	r2, #0
 800070c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <MX_USART2_UART_Init+0x90>)
 8000710:	2200      	movs	r2, #0
 8000712:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000714:	4811      	ldr	r0, [pc, #68]	@ (800075c <MX_USART2_UART_Init+0x90>)
 8000716:	f003 fba0 	bl	8003e5a <HAL_UART_Init>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000720:	f000 f850 	bl	80007c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000724:	2100      	movs	r1, #0
 8000726:	480d      	ldr	r0, [pc, #52]	@ (800075c <MX_USART2_UART_Init+0x90>)
 8000728:	f004 f9ca 	bl	8004ac0 <HAL_UARTEx_SetTxFifoThreshold>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000732:	f000 f847 	bl	80007c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000736:	2100      	movs	r1, #0
 8000738:	4808      	ldr	r0, [pc, #32]	@ (800075c <MX_USART2_UART_Init+0x90>)
 800073a:	f004 f9ff 	bl	8004b3c <HAL_UARTEx_SetRxFifoThreshold>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000744:	f000 f83e 	bl	80007c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <MX_USART2_UART_Init+0x90>)
 800074a:	f004 f980 	bl	8004a4e <HAL_UARTEx_DisableFifoMode>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000754:	f000 f836 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000204 	.word	0x20000204
 8000760:	40004400 	.word	0x40004400

08000764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_GPIO_Init+0x5c>)
 800077a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077c:	4a10      	ldr	r2, [pc, #64]	@ (80007c0 <MX_GPIO_Init+0x5c>)
 800077e:	f043 0301 	orr.w	r3, r3, #1
 8000782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000784:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_GPIO_Init+0x5c>)
 8000786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000788:	f003 0301 	and.w	r3, r3, #1
 800078c:	603b      	str	r3, [r7, #0]
 800078e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	2102      	movs	r1, #2
 8000794:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000798:	f000 fd6a 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 800079c:	2302      	movs	r3, #2
 800079e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	2301      	movs	r3, #1
 80007a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	4619      	mov	r1, r3
 80007b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007b4:	f000 fbda 	bl	8000f6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80007b8:	bf00      	nop
 80007ba:	3718      	adds	r7, #24
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40021000 	.word	0x40021000

080007c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
	...

080007d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007da:	4b0f      	ldr	r3, [pc, #60]	@ (8000818 <HAL_MspInit+0x44>)
 80007dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007de:	4a0e      	ldr	r2, [pc, #56]	@ (8000818 <HAL_MspInit+0x44>)
 80007e0:	f043 0301 	orr.w	r3, r3, #1
 80007e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80007e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000818 <HAL_MspInit+0x44>)
 80007e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f2:	4b09      	ldr	r3, [pc, #36]	@ (8000818 <HAL_MspInit+0x44>)
 80007f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007f6:	4a08      	ldr	r2, [pc, #32]	@ (8000818 <HAL_MspInit+0x44>)
 80007f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80007fe:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <HAL_MspInit+0x44>)
 8000800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000806:	603b      	str	r3, [r7, #0]
 8000808:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800080a:	f002 faef 	bl	8002dec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40021000 	.word	0x40021000

0800081c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	@ 0x28
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a17      	ldr	r2, [pc, #92]	@ (8000898 <HAL_SPI_MspInit+0x7c>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d128      	bne.n	8000890 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800083e:	4b17      	ldr	r3, [pc, #92]	@ (800089c <HAL_SPI_MspInit+0x80>)
 8000840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000842:	4a16      	ldr	r2, [pc, #88]	@ (800089c <HAL_SPI_MspInit+0x80>)
 8000844:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000848:	6613      	str	r3, [r2, #96]	@ 0x60
 800084a:	4b14      	ldr	r3, [pc, #80]	@ (800089c <HAL_SPI_MspInit+0x80>)
 800084c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800084e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <HAL_SPI_MspInit+0x80>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085a:	4a10      	ldr	r2, [pc, #64]	@ (800089c <HAL_SPI_MspInit+0x80>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <HAL_SPI_MspInit+0x80>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800086e:	23e0      	movs	r3, #224	@ 0xe0
 8000870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800087e:	2305      	movs	r3, #5
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4619      	mov	r1, r3
 8000888:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800088c:	f000 fb6e 	bl	8000f6c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	@ 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40013000 	.word	0x40013000
 800089c:	40021000 	.word	0x40021000

080008a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b09e      	sub	sp, #120	@ 0x78
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	2254      	movs	r2, #84	@ 0x54
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f008 f959 	bl	8008b78 <memset>
  if(huart->Instance==USART2)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a1f      	ldr	r2, [pc, #124]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d136      	bne.n	800093e <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008d0:	2302      	movs	r3, #2
 80008d2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d8:	f107 0310 	add.w	r3, r7, #16
 80008dc:	4618      	mov	r0, r3
 80008de:	f002 ffc3 	bl	8003868 <HAL_RCCEx_PeriphCLKConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008e8:	f7ff ff6c 	bl	80007c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ec:	4b17      	ldr	r3, [pc, #92]	@ (800094c <HAL_UART_MspInit+0xac>)
 80008ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f0:	4a16      	ldr	r2, [pc, #88]	@ (800094c <HAL_UART_MspInit+0xac>)
 80008f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <HAL_UART_MspInit+0xac>)
 80008fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000904:	4b11      	ldr	r3, [pc, #68]	@ (800094c <HAL_UART_MspInit+0xac>)
 8000906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000908:	4a10      	ldr	r2, [pc, #64]	@ (800094c <HAL_UART_MspInit+0xac>)
 800090a:	f043 0301 	orr.w	r3, r3, #1
 800090e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000910:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <HAL_UART_MspInit+0xac>)
 8000912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800091c:	230c      	movs	r3, #12
 800091e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800092c:	2307      	movs	r3, #7
 800092e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000930:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000934:	4619      	mov	r1, r3
 8000936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800093a:	f000 fb17 	bl	8000f6c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800093e:	bf00      	nop
 8000940:	3778      	adds	r7, #120	@ 0x78
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40004400 	.word	0x40004400
 800094c:	40021000 	.word	0x40021000

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a6:	f000 f991 	bl	8000ccc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <USB_LP_IRQHandler+0x10>)
 80009b6:	f000 fd63 	bl	8001480 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20001780 	.word	0x20001780

080009c4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <SystemInit+0x20>)
 80009ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ce:	4a05      	ldr	r2, [pc, #20]	@ (80009e4 <SystemInit+0x20>)
 80009d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <RS485_Setup>:
static uint16_t RS485_DIR_PIN;

extern UART_HandleTypeDef huart2;


void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	460b      	mov	r3, r1
 80009f2:	807b      	strh	r3, [r7, #2]
	RS485_DIR_PORT = dir_port;
 80009f4:	4a05      	ldr	r2, [pc, #20]	@ (8000a0c <RS485_Setup+0x24>)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80009fa:	4a05      	ldr	r2, [pc, #20]	@ (8000a10 <RS485_Setup+0x28>)
 80009fc:	887b      	ldrh	r3, [r7, #2]
 80009fe:	8013      	strh	r3, [r2, #0]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	20000298 	.word	0x20000298
 8000a10:	2000029c 	.word	0x2000029c

08000a14 <RS485_SetTransmitMode>:

void RS485_SetTransmitMode(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8000a18:	4b04      	ldr	r3, [pc, #16]	@ (8000a2c <RS485_SetTransmitMode+0x18>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a04      	ldr	r2, [pc, #16]	@ (8000a30 <RS485_SetTransmitMode+0x1c>)
 8000a1e:	8811      	ldrh	r1, [r2, #0]
 8000a20:	2201      	movs	r2, #1
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fc24 	bl	8001270 <HAL_GPIO_WritePin>
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000298 	.word	0x20000298
 8000a30:	2000029c 	.word	0x2000029c

08000a34 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8000a38:	4b04      	ldr	r3, [pc, #16]	@ (8000a4c <RS485_SetReceiveMode+0x18>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <RS485_SetReceiveMode+0x1c>)
 8000a3e:	8811      	ldrh	r1, [r2, #0]
 8000a40:	2200      	movs	r2, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f000 fc14 	bl	8001270 <HAL_GPIO_WritePin>
}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000298 	.word	0x20000298
 8000a50:	2000029c 	.word	0x2000029c

08000a54 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	807b      	strh	r3, [r7, #2]
	// Set to transmit mode
	RS485_SetTransmitMode();
 8000a60:	f7ff ffd8 	bl	8000a14 <RS485_SetTransmitMode>

	// Transmit data
	HAL_Delay(1); // short delay
 8000a64:	2001      	movs	r0, #1
 8000a66:	f000 f94f 	bl	8000d08 <HAL_Delay>
	HAL_UART_Transmit(&huart2, data, len, HAL_MAX_DELAY);
 8000a6a:	887a      	ldrh	r2, [r7, #2]
 8000a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a70:	6879      	ldr	r1, [r7, #4]
 8000a72:	4806      	ldr	r0, [pc, #24]	@ (8000a8c <RS485_Transmit+0x38>)
 8000a74:	f003 fa41 	bl	8003efa <HAL_UART_Transmit>
	HAL_Delay(1); // short delay
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f000 f945 	bl	8000d08 <HAL_Delay>

	// Revert mode ready to receive
	RS485_SetReceiveMode();
 8000a7e:	f7ff ffd9 	bl	8000a34 <RS485_SetReceiveMode>
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000204 	.word	0x20000204

08000a90 <DWT_Init>:
static uint16_t DHT11_PIN;

// --- Initialise the DWT ---
// Initates the DWT (Data Watchpoint and Trace) unit (if not already initiated)
// Used for microsecond timing
static void DWT_Init(void) {
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
    if (!(DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk)) {
 8000a94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <DWT_Init+0x34>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f003 0301 	and.w	r3, r3, #1
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d10b      	bne.n	8000ab8 <DWT_Init+0x28>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <DWT_Init+0x38>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	4a08      	ldr	r2, [pc, #32]	@ (8000ac8 <DWT_Init+0x38>)
 8000aa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000aaa:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <DWT_Init+0x34>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a04      	ldr	r2, [pc, #16]	@ (8000ac4 <DWT_Init+0x34>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	6013      	str	r3, [r2, #0]
    }
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	e0001000 	.word	0xe0001000
 8000ac8:	e000edf0 	.word	0xe000edf0

08000acc <set_output>:
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL; // Works for me without internal or external pull up. External may be required for some models?
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
}

static void set_output(void) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000ae0:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <set_output+0x3c>)
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000af2:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <set_output+0x40>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	1d3a      	adds	r2, r7, #4
 8000af8:	4611      	mov	r1, r2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 fa36 	bl	8000f6c <HAL_GPIO_Init>
}
 8000b00:	bf00      	nop
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200002a4 	.word	0x200002a4
 8000b0c:	200002a0 	.word	0x200002a0

08000b10 <DHT11_Init>:
    }
    return 0xFFFFFFFF; // timeout
}

// --- Initiate the DHT11 ---
static void DHT11_Init(void) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
    DWT_Init();
 8000b14:	f7ff ffbc 	bl	8000a90 <DWT_Init>
    set_output();
 8000b18:	f7ff ffd8 	bl	8000acc <set_output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // set pin to HIGH
 8000b1c:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <DHT11_Init+0x20>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <DHT11_Init+0x24>)
 8000b22:	8811      	ldrh	r1, [r2, #0]
 8000b24:	2201      	movs	r2, #1
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 fba2 	bl	8001270 <HAL_GPIO_WritePin>
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	200002a0 	.word	0x200002a0
 8000b34:	200002a4 	.word	0x200002a4

08000b38 <DHT11_Setup>:
 * DHT11 sensor.
 *
 * @param port: Pointer to the port where the DHT11 data pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the DHT11 data pin is connected.
 */
void DHT11_Setup(GPIO_TypeDef* port, uint16_t pin) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	460b      	mov	r3, r1
 8000b42:	807b      	strh	r3, [r7, #2]
	DHT11_PORT = port;
 8000b44:	4a1e      	ldr	r2, [pc, #120]	@ (8000bc0 <DHT11_Setup+0x88>)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6013      	str	r3, [r2, #0]
	DHT11_PIN = pin;
 8000b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bc4 <DHT11_Setup+0x8c>)
 8000b4c:	887b      	ldrh	r3, [r7, #2]
 8000b4e:	8013      	strh	r3, [r2, #0]

	// Enable the ports peripheral clock
	if (port == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b56:	d10c      	bne.n	8000b72 <DHT11_Setup+0x3a>
 8000b58:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b64:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	e020      	b.n	8000bb4 <DHT11_Setup+0x7c>
	else if (port == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <DHT11_Setup+0x94>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d10c      	bne.n	8000b94 <DHT11_Setup+0x5c>
 8000b7a:	4b13      	ldr	r3, [pc, #76]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7e:	4a12      	ldr	r2, [pc, #72]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b80:	f043 0302 	orr.w	r3, r3, #2
 8000b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8a:	f003 0302 	and.w	r3, r3, #2
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	e00f      	b.n	8000bb4 <DHT11_Setup+0x7c>
	else if (port == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd0 <DHT11_Setup+0x98>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d10b      	bne.n	8000bb4 <DHT11_Setup+0x7c>
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba0:	4a09      	ldr	r2, [pc, #36]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba8:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <DHT11_Setup+0x90>)
 8000baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	68fb      	ldr	r3, [r7, #12]

	DHT11_Init();
 8000bb4:	f7ff ffac 	bl	8000b10 <DHT11_Init>
}
 8000bb8:	bf00      	nop
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	200002a0 	.word	0x200002a0
 8000bc4:	200002a4 	.word	0x200002a4
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	48000400 	.word	0x48000400
 8000bd0:	48000800 	.word	0x48000800

08000bd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bd4:	480d      	ldr	r0, [pc, #52]	@ (8000c0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bd6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bd8:	f7ff fef4 	bl	80009c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bdc:	480c      	ldr	r0, [pc, #48]	@ (8000c10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bde:	490d      	ldr	r1, [pc, #52]	@ (8000c14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000be0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c18 <LoopForever+0xe>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000be4:	e002      	b.n	8000bec <LoopCopyDataInit>

08000be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bea:	3304      	adds	r3, #4

08000bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf0:	d3f9      	bcc.n	8000be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000c20 <LoopForever+0x16>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf8:	e001      	b.n	8000bfe <LoopFillZerobss>

08000bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bfc:	3204      	adds	r2, #4

08000bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c00:	d3fb      	bcc.n	8000bfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c02:	f007 ffc1 	bl	8008b88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c06:	f7ff fc9d 	bl	8000544 <main>

08000c0a <LoopForever>:

LoopForever:
    b LoopForever
 8000c0a:	e7fe      	b.n	8000c0a <LoopForever>
  ldr   r0, =_estack
 8000c0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c14:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8000c18:	08008ca0 	.word	0x08008ca0
  ldr r2, =_sbss
 8000c1c:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 8000c20:	20001c7c 	.word	0x20001c7c

08000c24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c24:	e7fe      	b.n	8000c24 <ADC1_2_IRQHandler>

08000c26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c30:	2003      	movs	r0, #3
 8000c32:	f000 f95b 	bl	8000eec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c36:	200f      	movs	r0, #15
 8000c38:	f000 f80e 	bl	8000c58 <HAL_InitTick>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d002      	beq.n	8000c48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
 8000c44:	71fb      	strb	r3, [r7, #7]
 8000c46:	e001      	b.n	8000c4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c48:	f7ff fdc4 	bl	80007d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c4c:	79fb      	ldrb	r3, [r7, #7]

}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <HAL_InitTick+0x68>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d022      	beq.n	8000cb2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c6c:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <HAL_InitTick+0x6c>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <HAL_InitTick+0x68>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c78:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 f966 	bl	8000f52 <HAL_SYSTICK_Config>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d10f      	bne.n	8000cac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b0f      	cmp	r3, #15
 8000c90:	d809      	bhi.n	8000ca6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c92:	2200      	movs	r2, #0
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	f04f 30ff 	mov.w	r0, #4294967295
 8000c9a:	f000 f932 	bl	8000f02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <HAL_InitTick+0x70>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	e007      	b.n	8000cb6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	73fb      	strb	r3, [r7, #15]
 8000caa:	e004      	b.n	8000cb6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	73fb      	strb	r3, [r7, #15]
 8000cb0:	e001      	b.n	8000cb6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	20000004 	.word	0x20000004

08000ccc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd0:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <HAL_IncTick+0x1c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <HAL_IncTick+0x20>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a03      	ldr	r2, [pc, #12]	@ (8000ce8 <HAL_IncTick+0x1c>)
 8000cdc:	6013      	str	r3, [r2, #0]
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	200002a8 	.word	0x200002a8
 8000cec:	20000008 	.word	0x20000008

08000cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf4:	4b03      	ldr	r3, [pc, #12]	@ (8000d04 <HAL_GetTick+0x14>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	200002a8 	.word	0x200002a8

08000d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d10:	f7ff ffee 	bl	8000cf0 <HAL_GetTick>
 8000d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d20:	d004      	beq.n	8000d2c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d22:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <HAL_Delay+0x40>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	4413      	add	r3, r2
 8000d2a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d2c:	bf00      	nop
 8000d2e:	f7ff ffdf 	bl	8000cf0 <HAL_GetTick>
 8000d32:	4602      	mov	r2, r0
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	1ad3      	subs	r3, r2, r3
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d8f7      	bhi.n	8000d2e <HAL_Delay+0x26>
  {
  }
}
 8000d3e:	bf00      	nop
 8000d40:	bf00      	nop
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000008 	.word	0x20000008

08000d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d7e:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	60d3      	str	r3, [r2, #12]
}
 8000d84:	bf00      	nop
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d98:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <__NVIC_GetPriorityGrouping+0x18>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	0a1b      	lsrs	r3, r3, #8
 8000d9e:	f003 0307 	and.w	r3, r3, #7
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	db0b      	blt.n	8000dda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	f003 021f 	and.w	r2, r3, #31
 8000dc8:	4907      	ldr	r1, [pc, #28]	@ (8000de8 <__NVIC_EnableIRQ+0x38>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	095b      	lsrs	r3, r3, #5
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000e100 	.word	0xe000e100

08000dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	db0a      	blt.n	8000e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	490c      	ldr	r1, [pc, #48]	@ (8000e38 <__NVIC_SetPriority+0x4c>)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	0112      	lsls	r2, r2, #4
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	440b      	add	r3, r1
 8000e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e14:	e00a      	b.n	8000e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	4908      	ldr	r1, [pc, #32]	@ (8000e3c <__NVIC_SetPriority+0x50>)
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	3b04      	subs	r3, #4
 8000e24:	0112      	lsls	r2, r2, #4
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	440b      	add	r3, r1
 8000e2a:	761a      	strb	r2, [r3, #24]
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000e100 	.word	0xe000e100
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b089      	sub	sp, #36	@ 0x24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	f1c3 0307 	rsb	r3, r3, #7
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	bf28      	it	cs
 8000e5e:	2304      	movcs	r3, #4
 8000e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3304      	adds	r3, #4
 8000e66:	2b06      	cmp	r3, #6
 8000e68:	d902      	bls.n	8000e70 <NVIC_EncodePriority+0x30>
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3b03      	subs	r3, #3
 8000e6e:	e000      	b.n	8000e72 <NVIC_EncodePriority+0x32>
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	f04f 32ff 	mov.w	r2, #4294967295
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	401a      	ands	r2, r3
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e88:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43d9      	mvns	r1, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e98:	4313      	orrs	r3, r2
         );
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3724      	adds	r7, #36	@ 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eb8:	d301      	bcc.n	8000ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00f      	b.n	8000ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee8 <SysTick_Config+0x40>)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ec6:	210f      	movs	r1, #15
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f7ff ff8e 	bl	8000dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed0:	4b05      	ldr	r3, [pc, #20]	@ (8000ee8 <SysTick_Config+0x40>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <SysTick_Config+0x40>)
 8000ed8:	2207      	movs	r2, #7
 8000eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	e000e010 	.word	0xe000e010

08000eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff ff29 	bl	8000d4c <__NVIC_SetPriorityGrouping>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b086      	sub	sp, #24
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	4603      	mov	r3, r0
 8000f0a:	60b9      	str	r1, [r7, #8]
 8000f0c:	607a      	str	r2, [r7, #4]
 8000f0e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f10:	f7ff ff40 	bl	8000d94 <__NVIC_GetPriorityGrouping>
 8000f14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	68b9      	ldr	r1, [r7, #8]
 8000f1a:	6978      	ldr	r0, [r7, #20]
 8000f1c:	f7ff ff90 	bl	8000e40 <NVIC_EncodePriority>
 8000f20:	4602      	mov	r2, r0
 8000f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f26:	4611      	mov	r1, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ff5f 	bl	8000dec <__NVIC_SetPriority>
}
 8000f2e:	bf00      	nop
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff33 	bl	8000db0 <__NVIC_EnableIRQ>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ffa4 	bl	8000ea8 <SysTick_Config>
 8000f60:	4603      	mov	r3, r0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b087      	sub	sp, #28
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f7a:	e15a      	b.n	8001232 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	2101      	movs	r1, #1
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	fa01 f303 	lsl.w	r3, r1, r3
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f000 814c 	beq.w	800122c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 0303 	and.w	r3, r3, #3
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d005      	beq.n	8000fac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d130      	bne.n	800100e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	68da      	ldr	r2, [r3, #12]
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43db      	mvns	r3, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	091b      	lsrs	r3, r3, #4
 8000ff8:	f003 0201 	and.w	r2, r3, #1
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f003 0303 	and.w	r3, r3, #3
 8001016:	2b03      	cmp	r3, #3
 8001018:	d017      	beq.n	800104a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	2203      	movs	r2, #3
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	4013      	ands	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	689a      	ldr	r2, [r3, #8]
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d123      	bne.n	800109e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	08da      	lsrs	r2, r3, #3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3208      	adds	r2, #8
 800105e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001062:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	220f      	movs	r2, #15
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4013      	ands	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	691a      	ldr	r2, [r3, #16]
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	f003 0307 	and.w	r3, r3, #7
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4313      	orrs	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	08da      	lsrs	r2, r3, #3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3208      	adds	r2, #8
 8001098:	6939      	ldr	r1, [r7, #16]
 800109a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	2203      	movs	r2, #3
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	4013      	ands	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 0203 	and.w	r2, r3, #3
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f000 80a6 	beq.w	800122c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e0:	4b5b      	ldr	r3, [pc, #364]	@ (8001250 <HAL_GPIO_Init+0x2e4>)
 80010e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e4:	4a5a      	ldr	r2, [pc, #360]	@ (8001250 <HAL_GPIO_Init+0x2e4>)
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ec:	4b58      	ldr	r3, [pc, #352]	@ (8001250 <HAL_GPIO_Init+0x2e4>)
 80010ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010f8:	4a56      	ldr	r2, [pc, #344]	@ (8001254 <HAL_GPIO_Init+0x2e8>)
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	089b      	lsrs	r3, r3, #2
 80010fe:	3302      	adds	r3, #2
 8001100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	220f      	movs	r2, #15
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001122:	d01f      	beq.n	8001164 <HAL_GPIO_Init+0x1f8>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a4c      	ldr	r2, [pc, #304]	@ (8001258 <HAL_GPIO_Init+0x2ec>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d019      	beq.n	8001160 <HAL_GPIO_Init+0x1f4>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a4b      	ldr	r2, [pc, #300]	@ (800125c <HAL_GPIO_Init+0x2f0>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d013      	beq.n	800115c <HAL_GPIO_Init+0x1f0>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a4a      	ldr	r2, [pc, #296]	@ (8001260 <HAL_GPIO_Init+0x2f4>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d00d      	beq.n	8001158 <HAL_GPIO_Init+0x1ec>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a49      	ldr	r2, [pc, #292]	@ (8001264 <HAL_GPIO_Init+0x2f8>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d007      	beq.n	8001154 <HAL_GPIO_Init+0x1e8>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a48      	ldr	r2, [pc, #288]	@ (8001268 <HAL_GPIO_Init+0x2fc>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d101      	bne.n	8001150 <HAL_GPIO_Init+0x1e4>
 800114c:	2305      	movs	r3, #5
 800114e:	e00a      	b.n	8001166 <HAL_GPIO_Init+0x1fa>
 8001150:	2306      	movs	r3, #6
 8001152:	e008      	b.n	8001166 <HAL_GPIO_Init+0x1fa>
 8001154:	2304      	movs	r3, #4
 8001156:	e006      	b.n	8001166 <HAL_GPIO_Init+0x1fa>
 8001158:	2303      	movs	r3, #3
 800115a:	e004      	b.n	8001166 <HAL_GPIO_Init+0x1fa>
 800115c:	2302      	movs	r3, #2
 800115e:	e002      	b.n	8001166 <HAL_GPIO_Init+0x1fa>
 8001160:	2301      	movs	r3, #1
 8001162:	e000      	b.n	8001166 <HAL_GPIO_Init+0x1fa>
 8001164:	2300      	movs	r3, #0
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	f002 0203 	and.w	r2, r2, #3
 800116c:	0092      	lsls	r2, r2, #2
 800116e:	4093      	lsls	r3, r2
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001176:	4937      	ldr	r1, [pc, #220]	@ (8001254 <HAL_GPIO_Init+0x2e8>)
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	089b      	lsrs	r3, r3, #2
 800117c:	3302      	adds	r3, #2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001184:	4b39      	ldr	r3, [pc, #228]	@ (800126c <HAL_GPIO_Init+0x300>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	43db      	mvns	r3, r3
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	4013      	ands	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011a8:	4a30      	ldr	r2, [pc, #192]	@ (800126c <HAL_GPIO_Init+0x300>)
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011ae:	4b2f      	ldr	r3, [pc, #188]	@ (800126c <HAL_GPIO_Init+0x300>)
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	4013      	ands	r3, r2
 80011bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011d2:	4a26      	ldr	r2, [pc, #152]	@ (800126c <HAL_GPIO_Init+0x300>)
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80011d8:	4b24      	ldr	r3, [pc, #144]	@ (800126c <HAL_GPIO_Init+0x300>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011fc:	4a1b      	ldr	r2, [pc, #108]	@ (800126c <HAL_GPIO_Init+0x300>)
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001202:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <HAL_GPIO_Init+0x300>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	43db      	mvns	r3, r3
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4313      	orrs	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001226:	4a11      	ldr	r2, [pc, #68]	@ (800126c <HAL_GPIO_Init+0x300>)
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	3301      	adds	r3, #1
 8001230:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	fa22 f303 	lsr.w	r3, r2, r3
 800123c:	2b00      	cmp	r3, #0
 800123e:	f47f ae9d 	bne.w	8000f7c <HAL_GPIO_Init+0x10>
  }
}
 8001242:	bf00      	nop
 8001244:	bf00      	nop
 8001246:	371c      	adds	r7, #28
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	40021000 	.word	0x40021000
 8001254:	40010000 	.word	0x40010000
 8001258:	48000400 	.word	0x48000400
 800125c:	48000800 	.word	0x48000800
 8001260:	48000c00 	.word	0x48000c00
 8001264:	48001000 	.word	0x48001000
 8001268:	48001400 	.word	0x48001400
 800126c:	40010400 	.word	0x40010400

08001270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	807b      	strh	r3, [r7, #2]
 800127c:	4613      	mov	r3, r2
 800127e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001280:	787b      	ldrb	r3, [r7, #1]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001286:	887a      	ldrh	r2, [r7, #2]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800128c:	e002      	b.n	8001294 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800128e:	887a      	ldrh	r2, [r7, #2]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e0c0      	b.n	8001434 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d106      	bne.n	80012cc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f007 f952 	bl	8008570 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2203      	movs	r2, #3
 80012d0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f003 fcd2 	bl	8004c82 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012de:	2300      	movs	r3, #0
 80012e0:	73fb      	strb	r3, [r7, #15]
 80012e2:	e03e      	b.n	8001362 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80012e4:	7bfa      	ldrb	r2, [r7, #15]
 80012e6:	6879      	ldr	r1, [r7, #4]
 80012e8:	4613      	mov	r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4413      	add	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	440b      	add	r3, r1
 80012f2:	3311      	adds	r3, #17
 80012f4:	2201      	movs	r2, #1
 80012f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80012f8:	7bfa      	ldrb	r2, [r7, #15]
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	440b      	add	r3, r1
 8001306:	3310      	adds	r3, #16
 8001308:	7bfa      	ldrb	r2, [r7, #15]
 800130a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800130c:	7bfa      	ldrb	r2, [r7, #15]
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	440b      	add	r3, r1
 800131a:	3313      	adds	r3, #19
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001320:	7bfa      	ldrb	r2, [r7, #15]
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	4613      	mov	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	440b      	add	r3, r1
 800132e:	3320      	adds	r3, #32
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001334:	7bfa      	ldrb	r2, [r7, #15]
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	00db      	lsls	r3, r3, #3
 8001340:	440b      	add	r3, r1
 8001342:	3324      	adds	r3, #36	@ 0x24
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	1c5a      	adds	r2, r3, #1
 800134e:	4613      	mov	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4413      	add	r3, r2
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	440b      	add	r3, r1
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	3301      	adds	r3, #1
 8001360:	73fb      	strb	r3, [r7, #15]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	791b      	ldrb	r3, [r3, #4]
 8001366:	7bfa      	ldrb	r2, [r7, #15]
 8001368:	429a      	cmp	r2, r3
 800136a:	d3bb      	bcc.n	80012e4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800136c:	2300      	movs	r3, #0
 800136e:	73fb      	strb	r3, [r7, #15]
 8001370:	e044      	b.n	80013fc <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001372:	7bfa      	ldrb	r2, [r7, #15]
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	440b      	add	r3, r1
 8001380:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001388:	7bfa      	ldrb	r2, [r7, #15]
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	440b      	add	r3, r1
 8001396:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800139a:	7bfa      	ldrb	r2, [r7, #15]
 800139c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	6879      	ldr	r1, [r7, #4]
 80013a2:	4613      	mov	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4413      	add	r3, r2
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	440b      	add	r3, r1
 80013ac:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80013b4:	7bfa      	ldrb	r2, [r7, #15]
 80013b6:	6879      	ldr	r1, [r7, #4]
 80013b8:	4613      	mov	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4413      	add	r3, r2
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	440b      	add	r3, r1
 80013c2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80013ca:	7bfa      	ldrb	r2, [r7, #15]
 80013cc:	6879      	ldr	r1, [r7, #4]
 80013ce:	4613      	mov	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	440b      	add	r3, r1
 80013d8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80013e0:	7bfa      	ldrb	r2, [r7, #15]
 80013e2:	6879      	ldr	r1, [r7, #4]
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	440b      	add	r3, r1
 80013ee:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	3301      	adds	r3, #1
 80013fa:	73fb      	strb	r3, [r7, #15]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	791b      	ldrb	r3, [r3, #4]
 8001400:	7bfa      	ldrb	r2, [r7, #15]
 8001402:	429a      	cmp	r2, r3
 8001404:	d3b5      	bcc.n	8001372 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	3304      	adds	r3, #4
 800140e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001412:	f003 fc51 	bl	8004cb8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2201      	movs	r2, #1
 8001420:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	7a9b      	ldrb	r3, [r3, #10]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d102      	bne.n	8001432 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f001 fc0e 	bl	8002c4e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800144a:	2b01      	cmp	r3, #1
 800144c:	d101      	bne.n	8001452 <HAL_PCD_Start+0x16>
 800144e:	2302      	movs	r3, #2
 8001450:	e012      	b.n	8001478 <HAL_PCD_Start+0x3c>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f003 fbf8 	bl	8004c54 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f005 f9d5 	bl	8006818 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001476:	2300      	movs	r3, #0
}
 8001478:	4618      	mov	r0, r3
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f005 f9da 	bl	8006846 <USB_ReadInterrupts>
 8001492:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 fb06 	bl	8001ab0 <PCD_EP_ISR_Handler>

    return;
 80014a4:	e110      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d013      	beq.n	80014d8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80014c2:	b292      	uxth	r2, r2
 80014c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f007 f8e2 	bl	8008692 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80014ce:	2100      	movs	r1, #0
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 f8fc 	bl	80016ce <HAL_PCD_SetAddress>

    return;
 80014d6:	e0f7      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00c      	beq.n	80014fc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80014f4:	b292      	uxth	r2, r2
 80014f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80014fa:	e0e5      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00c      	beq.n	8001520 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800150e:	b29a      	uxth	r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001518:	b292      	uxth	r2, r2
 800151a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800151e:	e0d3      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d034      	beq.n	8001594 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001532:	b29a      	uxth	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 0204 	bic.w	r2, r2, #4
 800153c:	b292      	uxth	r2, r2
 800153e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800154a:	b29a      	uxth	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f022 0208 	bic.w	r2, r2, #8
 8001554:	b292      	uxth	r2, r2
 8001556:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001560:	2b01      	cmp	r3, #1
 8001562:	d107      	bne.n	8001574 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800156c:	2100      	movs	r1, #0
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f007 fa82 	bl	8008a78 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f007 f8c5 	bl	8008704 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001582:	b29a      	uxth	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800158c:	b292      	uxth	r2, r2
 800158e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001592:	e099      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800159a:	2b00      	cmp	r3, #0
 800159c:	d027      	beq.n	80015ee <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f042 0208 	orr.w	r2, r2, #8
 80015b0:	b292      	uxth	r2, r2
 80015b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80015be:	b29a      	uxth	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80015c8:	b292      	uxth	r2, r2
 80015ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f042 0204 	orr.w	r2, r2, #4
 80015e0:	b292      	uxth	r2, r2
 80015e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f007 f872 	bl	80086d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80015ec:	e06c      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d040      	beq.n	800167a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001600:	b29a      	uxth	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800160a:	b292      	uxth	r2, r2
 800160c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001616:	2b00      	cmp	r3, #0
 8001618:	d12b      	bne.n	8001672 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001622:	b29a      	uxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f042 0204 	orr.w	r2, r2, #4
 800162c:	b292      	uxth	r2, r2
 800162e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800163a:	b29a      	uxth	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f042 0208 	orr.w	r2, r2, #8
 8001644:	b292      	uxth	r2, r2
 8001646:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2201      	movs	r2, #1
 800164e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800165a:	b29b      	uxth	r3, r3
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001668:	2101      	movs	r1, #1
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f007 fa04 	bl	8008a78 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001670:	e02a      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f007 f82c 	bl	80086d0 <HAL_PCD_SuspendCallback>
    return;
 8001678:	e026      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001680:	2b00      	cmp	r3, #0
 8001682:	d00f      	beq.n	80016a4 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800168c:	b29a      	uxth	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001696:	b292      	uxth	r2, r2
 8001698:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f006 ffea 	bl	8008676 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80016a2:	e011      	b.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00c      	beq.n	80016c8 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016c0:	b292      	uxth	r2, r2
 80016c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80016c6:	bf00      	nop
  }
}
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	460b      	mov	r3, r1
 80016d8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d101      	bne.n	80016e8 <HAL_PCD_SetAddress+0x1a>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e012      	b.n	800170e <HAL_PCD_SetAddress+0x40>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	78fa      	ldrb	r2, [r7, #3]
 80016f4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	78fa      	ldrb	r2, [r7, #3]
 80016fc:	4611      	mov	r1, r2
 80016fe:	4618      	mov	r0, r3
 8001700:	f005 f876 	bl	80067f0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b084      	sub	sp, #16
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	4608      	mov	r0, r1
 8001720:	4611      	mov	r1, r2
 8001722:	461a      	mov	r2, r3
 8001724:	4603      	mov	r3, r0
 8001726:	70fb      	strb	r3, [r7, #3]
 8001728:	460b      	mov	r3, r1
 800172a:	803b      	strh	r3, [r7, #0]
 800172c:	4613      	mov	r3, r2
 800172e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001734:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001738:	2b00      	cmp	r3, #0
 800173a:	da0e      	bge.n	800175a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	f003 0207 	and.w	r2, r3, #7
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	3310      	adds	r3, #16
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4413      	add	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2201      	movs	r2, #1
 8001756:	705a      	strb	r2, [r3, #1]
 8001758:	e00e      	b.n	8001778 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800175a:	78fb      	ldrb	r3, [r7, #3]
 800175c:	f003 0207 	and.w	r2, r3, #7
 8001760:	4613      	mov	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	4413      	add	r3, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2200      	movs	r2, #0
 8001776:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	b2da      	uxtb	r2, r3
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001784:	883b      	ldrh	r3, [r7, #0]
 8001786:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	78ba      	ldrb	r2, [r7, #2]
 8001792:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001794:	78bb      	ldrb	r3, [r7, #2]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d102      	bne.n	80017a0 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d101      	bne.n	80017ae <HAL_PCD_EP_Open+0x98>
 80017aa:	2302      	movs	r3, #2
 80017ac:	e00e      	b.n	80017cc <HAL_PCD_EP_Open+0xb6>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2201      	movs	r2, #1
 80017b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	68f9      	ldr	r1, [r7, #12]
 80017bc:	4618      	mov	r0, r3
 80017be:	f003 fa99 	bl	8004cf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80017ca:	7afb      	ldrb	r3, [r7, #11]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80017e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	da0e      	bge.n	8001806 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	f003 0207 	and.w	r2, r3, #7
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	3310      	adds	r3, #16
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	4413      	add	r3, r2
 80017fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2201      	movs	r2, #1
 8001802:	705a      	strb	r2, [r3, #1]
 8001804:	e00e      	b.n	8001824 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001806:	78fb      	ldrb	r3, [r7, #3]
 8001808:	f003 0207 	and.w	r2, r3, #7
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	4413      	add	r3, r2
 800181c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	2200      	movs	r2, #0
 8001822:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	b2da      	uxtb	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001836:	2b01      	cmp	r3, #1
 8001838:	d101      	bne.n	800183e <HAL_PCD_EP_Close+0x6a>
 800183a:	2302      	movs	r3, #2
 800183c:	e00e      	b.n	800185c <HAL_PCD_EP_Close+0x88>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68f9      	ldr	r1, [r7, #12]
 800184c:	4618      	mov	r0, r3
 800184e:	f003 ff39 	bl	80056c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	460b      	mov	r3, r1
 8001872:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001874:	7afb      	ldrb	r3, [r7, #11]
 8001876:	f003 0207 	and.w	r2, r3, #7
 800187a:	4613      	mov	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	4413      	add	r3, r2
 800188a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	2200      	movs	r2, #0
 80018a2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80018a4:	7afb      	ldrb	r3, [r7, #11]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6979      	ldr	r1, [r7, #20]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f004 f8f1 	bl	8005a9e <USB_EPStartXfer>

  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	460b      	mov	r3, r1
 80018d0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80018d2:	78fb      	ldrb	r3, [r7, #3]
 80018d4:	f003 0207 	and.w	r2, r3, #7
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	440b      	add	r3, r1
 80018e4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80018e8:	681b      	ldr	r3, [r3, #0]
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b086      	sub	sp, #24
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	60f8      	str	r0, [r7, #12]
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	603b      	str	r3, [r7, #0]
 8001902:	460b      	mov	r3, r1
 8001904:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001906:	7afb      	ldrb	r3, [r7, #11]
 8001908:	f003 0207 	and.w	r2, r3, #7
 800190c:	4613      	mov	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	3310      	adds	r3, #16
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4413      	add	r3, r2
 800191a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	2200      	movs	r2, #0
 800193a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	2201      	movs	r2, #1
 8001940:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001942:	7afb      	ldrb	r3, [r7, #11]
 8001944:	f003 0307 	and.w	r3, r3, #7
 8001948:	b2da      	uxtb	r2, r3
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6979      	ldr	r1, [r7, #20]
 8001954:	4618      	mov	r0, r3
 8001956:	f004 f8a2 	bl	8005a9e <USB_EPStartXfer>

  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001970:	78fb      	ldrb	r3, [r7, #3]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	7912      	ldrb	r2, [r2, #4]
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e03e      	b.n	8001a00 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001982:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001986:	2b00      	cmp	r3, #0
 8001988:	da0e      	bge.n	80019a8 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800198a:	78fb      	ldrb	r3, [r7, #3]
 800198c:	f003 0207 	and.w	r2, r3, #7
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	3310      	adds	r3, #16
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2201      	movs	r2, #1
 80019a4:	705a      	strb	r2, [r3, #1]
 80019a6:	e00c      	b.n	80019c2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80019a8:	78fa      	ldrb	r2, [r7, #3]
 80019aa:	4613      	mov	r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	4413      	add	r3, r2
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2200      	movs	r2, #0
 80019c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2201      	movs	r2, #1
 80019c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80019c8:	78fb      	ldrb	r3, [r7, #3]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d101      	bne.n	80019e2 <HAL_PCD_EP_SetStall+0x7e>
 80019de:	2302      	movs	r3, #2
 80019e0:	e00e      	b.n	8001a00 <HAL_PCD_EP_SetStall+0x9c>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68f9      	ldr	r1, [r7, #12]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f004 fe03 	bl	80065fc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001a14:	78fb      	ldrb	r3, [r7, #3]
 8001a16:	f003 030f 	and.w	r3, r3, #15
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	7912      	ldrb	r2, [r2, #4]
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d901      	bls.n	8001a26 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e040      	b.n	8001aa8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001a26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	da0e      	bge.n	8001a4c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a2e:	78fb      	ldrb	r3, [r7, #3]
 8001a30:	f003 0207 	and.w	r2, r3, #7
 8001a34:	4613      	mov	r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	3310      	adds	r3, #16
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2201      	movs	r2, #1
 8001a48:	705a      	strb	r2, [r3, #1]
 8001a4a:	e00e      	b.n	8001a6a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	f003 0207 	and.w	r2, r3, #7
 8001a52:	4613      	mov	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	4413      	add	r3, r2
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2200      	movs	r2, #0
 8001a68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a70:	78fb      	ldrb	r3, [r7, #3]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d101      	bne.n	8001a8a <HAL_PCD_EP_ClrStall+0x82>
 8001a86:	2302      	movs	r3, #2
 8001a88:	e00e      	b.n	8001aa8 <HAL_PCD_EP_ClrStall+0xa0>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68f9      	ldr	r1, [r7, #12]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f004 fe00 	bl	800669e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3710      	adds	r7, #16
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b092      	sub	sp, #72	@ 0x48
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001ab8:	e333      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ac2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001ac4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8001ad0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f040 8108 	bne.w	8001cea <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001ada:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001adc:	f003 0310 	and.w	r3, r3, #16
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d14c      	bne.n	8001b7e <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001af4:	813b      	strh	r3, [r7, #8]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	893b      	ldrh	r3, [r7, #8]
 8001afc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3310      	adds	r3, #16
 8001b0c:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	461a      	mov	r2, r3
 8001b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	4413      	add	r3, r2
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6812      	ldr	r2, [r2, #0]
 8001b26:	4413      	add	r3, r2
 8001b28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b34:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b38:	695a      	ldr	r2, [r3, #20]
 8001b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	441a      	add	r2, r3
 8001b40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b42:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001b44:	2100      	movs	r1, #0
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f006 fd7b 	bl	8008642 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	7b1b      	ldrb	r3, [r3, #12]
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 82e5 	beq.w	8002122 <PCD_EP_ISR_Handler+0x672>
 8001b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f040 82e0 	bne.w	8002122 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	7b1b      	ldrb	r3, [r3, #12]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	731a      	strb	r2, [r3, #12]
 8001b7c:	e2d1      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b84:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001b8e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d032      	beq.n	8001bfe <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	4413      	add	r3, r2
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001bbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bbe:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6818      	ldr	r0, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001bca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bcc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001bce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	f004 fe8a 	bl	80068ec <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001be4:	4013      	ands	r3, r2
 8001be6:	817b      	strh	r3, [r7, #10]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	897a      	ldrh	r2, [r7, #10]
 8001bee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001bf2:	b292      	uxth	r2, r2
 8001bf4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f006 fcf6 	bl	80085e8 <HAL_PCD_SetupStageCallback>
 8001bfc:	e291      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001bfe:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f280 828d 	bge.w	8002122 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001c14:	4013      	ands	r3, r2
 8001c16:	81fb      	strh	r3, [r7, #14]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	89fa      	ldrh	r2, [r7, #14]
 8001c1e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c22:	b292      	uxth	r2, r2
 8001c24:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	461a      	mov	r2, r3
 8001c32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	4413      	add	r3, r2
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	4413      	add	r3, r2
 8001c40:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001c44:	881b      	ldrh	r3, [r3, #0]
 8001c46:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c4c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d019      	beq.n	8001c8a <PCD_EP_ISR_Handler+0x1da>
 8001c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c58:	695b      	ldr	r3, [r3, #20]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d015      	beq.n	8001c8a <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6818      	ldr	r0, [r3, #0]
 8001c62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c64:	6959      	ldr	r1, [r3, #20]
 8001c66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c68:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001c6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c6c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	f004 fe3c 	bl	80068ec <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c76:	695a      	ldr	r2, [r3, #20]
 8001c78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	441a      	add	r2, r3
 8001c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c80:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001c82:	2100      	movs	r1, #0
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f006 fcc1 	bl	800860c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001c92:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001c94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f040 8242 	bne.w	8002122 <PCD_EP_ISR_Handler+0x672>
 8001c9e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001ca0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001ca4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001ca8:	f000 823b 	beq.w	8002122 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cbc:	81bb      	strh	r3, [r7, #12]
 8001cbe:	89bb      	ldrh	r3, [r7, #12]
 8001cc0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001cc4:	81bb      	strh	r3, [r7, #12]
 8001cc6:	89bb      	ldrh	r3, [r7, #12]
 8001cc8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001ccc:	81bb      	strh	r3, [r7, #12]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	89bb      	ldrh	r3, [r7, #12]
 8001cd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001cd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ce0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	8013      	strh	r3, [r2, #0]
 8001ce8:	e21b      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001cfc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f280 80f1 	bge.w	8001ee8 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	4413      	add	r3, r2
 8001d2e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001d30:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d34:	b292      	uxth	r2, r2
 8001d36:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001d38:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	00db      	lsls	r3, r3, #3
 8001d44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001d4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d50:	7b1b      	ldrb	r3, [r3, #12]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d123      	bne.n	8001d9e <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	461a      	mov	r2, r3
 8001d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	4413      	add	r3, r2
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	6812      	ldr	r2, [r2, #0]
 8001d6e:	4413      	add	r3, r2
 8001d70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d7a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8001d7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 808b 	beq.w	8001e9e <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6818      	ldr	r0, [r3, #0]
 8001d8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d8e:	6959      	ldr	r1, [r3, #20]
 8001d90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d92:	88da      	ldrh	r2, [r3, #6]
 8001d94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d98:	f004 fda8 	bl	80068ec <USB_ReadPMA>
 8001d9c:	e07f      	b.n	8001e9e <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001d9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001da0:	78db      	ldrb	r3, [r3, #3]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d109      	bne.n	8001dba <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001da6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001da8:	461a      	mov	r2, r3
 8001daa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f9c6 	bl	800213e <HAL_PCD_EP_DB_Receive>
 8001db2:	4603      	mov	r3, r0
 8001db4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001db8:	e071      	b.n	8001e9e <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	4413      	add	r3, r2
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001dd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001dd4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	441a      	add	r2, r3
 8001de4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001de6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001dea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001dee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001df2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d022      	beq.n	8001e5a <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	461a      	mov	r2, r3
 8001e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	4413      	add	r3, r2
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	6812      	ldr	r2, [r2, #0]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e38:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001e3c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d02c      	beq.n	8001e9e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e4a:	6959      	ldr	r1, [r3, #20]
 8001e4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e4e:	891a      	ldrh	r2, [r3, #8]
 8001e50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001e54:	f004 fd4a 	bl	80068ec <USB_ReadPMA>
 8001e58:	e021      	b.n	8001e9e <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6812      	ldr	r2, [r2, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e7e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001e82:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d009      	beq.n	8001e9e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6818      	ldr	r0, [r3, #0]
 8001e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e90:	6959      	ldr	r1, [r3, #20]
 8001e92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e94:	895a      	ldrh	r2, [r3, #10]
 8001e96:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001e9a:	f004 fd27 	bl	80068ec <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ea0:	69da      	ldr	r2, [r3, #28]
 8001ea2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ea6:	441a      	add	r2, r3
 8001ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eaa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eae:	695a      	ldr	r2, [r3, #20]
 8001eb0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001eb4:	441a      	add	r2, r3
 8001eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eb8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001eba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <PCD_EP_ISR_Handler+0x41e>
 8001ec2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d206      	bcs.n	8001edc <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001ece:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f006 fb99 	bl	800860c <HAL_PCD_DataOutStageCallback>
 8001eda:	e005      	b.n	8001ee8 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f003 fddb 	bl	8005a9e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001ee8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 8117 	beq.w	8002122 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8001ef4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	3310      	adds	r3, #16
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	4413      	add	r3, r2
 8001f06:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f22:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	441a      	add	r2, r3
 8001f32:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001f34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f42:	78db      	ldrb	r3, [r3, #3]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	f040 80a1 	bne.w	800208c <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8001f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001f50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f52:	7b1b      	ldrb	r3, [r3, #12]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 8092 	beq.w	800207e <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001f5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d046      	beq.n	8001ff2 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001f64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f66:	785b      	ldrb	r3, [r3, #1]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d126      	bne.n	8001fba <PCD_EP_ISR_Handler+0x50a>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	4413      	add	r3, r2
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	00da      	lsls	r2, r3, #3
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	801a      	strh	r2, [r3, #0]
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	881b      	ldrh	r3, [r3, #0]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	801a      	strh	r2, [r3, #0]
 8001fb8:	e061      	b.n	800207e <PCD_EP_ISR_Handler+0x5ce>
 8001fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fbc:	785b      	ldrb	r3, [r3, #1]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d15d      	bne.n	800207e <PCD_EP_ISR_Handler+0x5ce>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	61fb      	str	r3, [r7, #28]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	61fb      	str	r3, [r7, #28]
 8001fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	00da      	lsls	r2, r3, #3
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001fe8:	61bb      	str	r3, [r7, #24]
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	2200      	movs	r2, #0
 8001fee:	801a      	strh	r2, [r3, #0]
 8001ff0:	e045      	b.n	800207e <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ff8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ffa:	785b      	ldrb	r3, [r3, #1]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d126      	bne.n	800204e <PCD_EP_ISR_Handler+0x59e>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	627b      	str	r3, [r7, #36]	@ 0x24
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800200e:	b29b      	uxth	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002014:	4413      	add	r3, r2
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
 8002018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	00da      	lsls	r2, r3, #3
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	4413      	add	r3, r2
 8002022:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002026:	623b      	str	r3, [r7, #32]
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	b29b      	uxth	r3, r3
 800202e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002032:	b29a      	uxth	r2, r3
 8002034:	6a3b      	ldr	r3, [r7, #32]
 8002036:	801a      	strh	r2, [r3, #0]
 8002038:	6a3b      	ldr	r3, [r7, #32]
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	b29b      	uxth	r3, r3
 800203e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002042:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002046:	b29a      	uxth	r2, r3
 8002048:	6a3b      	ldr	r3, [r7, #32]
 800204a:	801a      	strh	r2, [r3, #0]
 800204c:	e017      	b.n	800207e <PCD_EP_ISR_Handler+0x5ce>
 800204e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002050:	785b      	ldrb	r3, [r3, #1]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d113      	bne.n	800207e <PCD_EP_ISR_Handler+0x5ce>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800205e:	b29b      	uxth	r3, r3
 8002060:	461a      	mov	r2, r3
 8002062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002064:	4413      	add	r3, r2
 8002066:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	00da      	lsls	r2, r3, #3
 800206e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002070:	4413      	add	r3, r2
 8002072:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002076:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	2200      	movs	r2, #0
 800207c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800207e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	4619      	mov	r1, r3
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f006 fadc 	bl	8008642 <HAL_PCD_DataInStageCallback>
 800208a:	e04a      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800208c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800208e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d13f      	bne.n	8002116 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800209e:	b29b      	uxth	r3, r3
 80020a0:	461a      	mov	r2, r3
 80020a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	4413      	add	r3, r2
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	4413      	add	r3, r2
 80020b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020ba:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80020bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020be:	699a      	ldr	r2, [r3, #24]
 80020c0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d906      	bls.n	80020d4 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80020c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020c8:	699a      	ldr	r2, [r3, #24]
 80020ca:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80020cc:	1ad2      	subs	r2, r2, r3
 80020ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020d0:	619a      	str	r2, [r3, #24]
 80020d2:	e002      	b.n	80020da <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80020d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020d6:	2200      	movs	r2, #0
 80020d8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80020da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d106      	bne.n	80020f0 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80020e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	4619      	mov	r1, r3
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f006 faaa 	bl	8008642 <HAL_PCD_DataInStageCallback>
 80020ee:	e018      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80020f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f2:	695a      	ldr	r2, [r3, #20]
 80020f4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80020f6:	441a      	add	r2, r3
 80020f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020fa:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80020fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020fe:	69da      	ldr	r2, [r3, #28]
 8002100:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002102:	441a      	add	r2, r3
 8002104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002106:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800210e:	4618      	mov	r0, r3
 8002110:	f003 fcc5 	bl	8005a9e <USB_EPStartXfer>
 8002114:	e005      	b.n	8002122 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002116:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002118:	461a      	mov	r2, r3
 800211a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f917 	bl	8002350 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800212a:	b29b      	uxth	r3, r3
 800212c:	b21b      	sxth	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	f6ff acc3 	blt.w	8001aba <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3748      	adds	r7, #72	@ 0x48
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b088      	sub	sp, #32
 8002142:	af00      	add	r7, sp, #0
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	4613      	mov	r3, r2
 800214a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800214c:	88fb      	ldrh	r3, [r7, #6]
 800214e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d07c      	beq.n	8002250 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800215e:	b29b      	uxth	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4413      	add	r3, r2
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	4413      	add	r3, r2
 8002170:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800217a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	699a      	ldr	r2, [r3, #24]
 8002180:	8b7b      	ldrh	r3, [r7, #26]
 8002182:	429a      	cmp	r2, r3
 8002184:	d306      	bcc.n	8002194 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	699a      	ldr	r2, [r3, #24]
 800218a:	8b7b      	ldrh	r3, [r7, #26]
 800218c:	1ad2      	subs	r2, r2, r3
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	619a      	str	r2, [r3, #24]
 8002192:	e002      	b.n	800219a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2200      	movs	r2, #0
 8002198:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d123      	bne.n	80021ea <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80021b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021bc:	833b      	strh	r3, [r7, #24]
 80021be:	8b3b      	ldrh	r3, [r7, #24]
 80021c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80021c4:	833b      	strh	r3, [r7, #24]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	441a      	add	r2, r3
 80021d4:	8b3b      	ldrh	r3, [r7, #24]
 80021d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80021de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d01f      	beq.n	8002234 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	461a      	mov	r2, r3
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	b29b      	uxth	r3, r3
 8002206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800220a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800220e:	82fb      	strh	r3, [r7, #22]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	461a      	mov	r2, r3
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	441a      	add	r2, r3
 800221e:	8afb      	ldrh	r3, [r7, #22]
 8002220:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002224:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002228:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800222c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002230:	b29b      	uxth	r3, r3
 8002232:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002234:	8b7b      	ldrh	r3, [r7, #26]
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 8085 	beq.w	8002346 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	6959      	ldr	r1, [r3, #20]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	891a      	ldrh	r2, [r3, #8]
 8002248:	8b7b      	ldrh	r3, [r7, #26]
 800224a:	f004 fb4f 	bl	80068ec <USB_ReadPMA>
 800224e:	e07a      	b.n	8002346 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002258:	b29b      	uxth	r3, r3
 800225a:	461a      	mov	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	4413      	add	r3, r2
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	4413      	add	r3, r2
 800226a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800226e:	881b      	ldrh	r3, [r3, #0]
 8002270:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002274:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	699a      	ldr	r2, [r3, #24]
 800227a:	8b7b      	ldrh	r3, [r7, #26]
 800227c:	429a      	cmp	r2, r3
 800227e:	d306      	bcc.n	800228e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	699a      	ldr	r2, [r3, #24]
 8002284:	8b7b      	ldrh	r3, [r7, #26]
 8002286:	1ad2      	subs	r2, r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	619a      	str	r2, [r3, #24]
 800228c:	e002      	b.n	8002294 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d123      	bne.n	80022e4 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	461a      	mov	r2, r3
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	881b      	ldrh	r3, [r3, #0]
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80022b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022b6:	83fb      	strh	r3, [r7, #30]
 80022b8:	8bfb      	ldrh	r3, [r7, #30]
 80022ba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80022be:	83fb      	strh	r3, [r7, #30]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	461a      	mov	r2, r3
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	441a      	add	r2, r3
 80022ce:	8bfb      	ldrh	r3, [r7, #30]
 80022d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80022d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80022d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80022e4:	88fb      	ldrh	r3, [r7, #6]
 80022e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d11f      	bne.n	800232e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	461a      	mov	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	b29b      	uxth	r3, r3
 8002300:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002304:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002308:	83bb      	strh	r3, [r7, #28]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	461a      	mov	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	441a      	add	r2, r3
 8002318:	8bbb      	ldrh	r3, [r7, #28]
 800231a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800231e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002326:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800232a:	b29b      	uxth	r3, r3
 800232c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800232e:	8b7b      	ldrh	r3, [r7, #26]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6818      	ldr	r0, [r3, #0]
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	6959      	ldr	r1, [r3, #20]
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	895a      	ldrh	r2, [r3, #10]
 8002340:	8b7b      	ldrh	r3, [r7, #26]
 8002342:	f004 fad3 	bl	80068ec <USB_ReadPMA>
    }
  }

  return count;
 8002346:	8b7b      	ldrh	r3, [r7, #26]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3720      	adds	r7, #32
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b0a6      	sub	sp, #152	@ 0x98
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	4613      	mov	r3, r2
 800235c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800235e:	88fb      	ldrh	r3, [r7, #6]
 8002360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 81f7 	beq.w	8002758 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002372:	b29b      	uxth	r3, r3
 8002374:	461a      	mov	r2, r3
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4413      	add	r3, r2
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	6812      	ldr	r2, [r2, #0]
 8002382:	4413      	add	r3, r2
 8002384:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800238e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	699a      	ldr	r2, [r3, #24]
 8002396:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800239a:	429a      	cmp	r2, r3
 800239c:	d907      	bls.n	80023ae <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80023a6:	1ad2      	subs	r2, r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	619a      	str	r2, [r3, #24]
 80023ac:	e002      	b.n	80023b4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	2200      	movs	r2, #0
 80023b2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f040 80e1 	bne.w	8002580 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	785b      	ldrb	r3, [r3, #1]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d126      	bne.n	8002414 <HAL_PCD_EP_DB_Transmit+0xc4>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	461a      	mov	r2, r3
 80023d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023da:	4413      	add	r3, r2
 80023dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	00da      	lsls	r2, r3, #3
 80023e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e6:	4413      	add	r3, r2
 80023e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80023ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023fc:	801a      	strh	r2, [r3, #0]
 80023fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002408:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800240c:	b29a      	uxth	r2, r3
 800240e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002410:	801a      	strh	r2, [r3, #0]
 8002412:	e01a      	b.n	800244a <HAL_PCD_EP_DB_Transmit+0xfa>
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	785b      	ldrb	r3, [r3, #1]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d116      	bne.n	800244a <HAL_PCD_EP_DB_Transmit+0xfa>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800242a:	b29b      	uxth	r3, r3
 800242c:	461a      	mov	r2, r3
 800242e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002430:	4413      	add	r3, r2
 8002432:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	00da      	lsls	r2, r3, #3
 800243a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800243c:	4413      	add	r3, r2
 800243e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002442:	637b      	str	r3, [r7, #52]	@ 0x34
 8002444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002446:	2200      	movs	r2, #0
 8002448:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	785b      	ldrb	r3, [r3, #1]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d126      	bne.n	80024a6 <HAL_PCD_EP_DB_Transmit+0x156>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	623b      	str	r3, [r7, #32]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002466:	b29b      	uxth	r3, r3
 8002468:	461a      	mov	r2, r3
 800246a:	6a3b      	ldr	r3, [r7, #32]
 800246c:	4413      	add	r3, r2
 800246e:	623b      	str	r3, [r7, #32]
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	00da      	lsls	r2, r3, #3
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	4413      	add	r3, r2
 800247a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800247e:	61fb      	str	r3, [r7, #28]
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	881b      	ldrh	r3, [r3, #0]
 8002484:	b29b      	uxth	r3, r3
 8002486:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800248a:	b29a      	uxth	r2, r3
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	801a      	strh	r2, [r3, #0]
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	b29b      	uxth	r3, r3
 8002496:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800249a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800249e:	b29a      	uxth	r2, r3
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	801a      	strh	r2, [r3, #0]
 80024a4:	e017      	b.n	80024d6 <HAL_PCD_EP_DB_Transmit+0x186>
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	785b      	ldrb	r3, [r3, #1]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d113      	bne.n	80024d6 <HAL_PCD_EP_DB_Transmit+0x186>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	461a      	mov	r2, r3
 80024ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024bc:	4413      	add	r3, r2
 80024be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	00da      	lsls	r2, r3, #3
 80024c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c8:	4413      	add	r3, r2
 80024ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	2200      	movs	r2, #0
 80024d4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	78db      	ldrb	r3, [r3, #3]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d123      	bne.n	8002526 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024f8:	837b      	strh	r3, [r7, #26]
 80024fa:	8b7b      	ldrh	r3, [r7, #26]
 80024fc:	f083 0320 	eor.w	r3, r3, #32
 8002500:	837b      	strh	r3, [r7, #26]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	441a      	add	r2, r3
 8002510:	8b7b      	ldrh	r3, [r7, #26]
 8002512:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002516:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800251a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800251e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002522:	b29b      	uxth	r3, r3
 8002524:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	4619      	mov	r1, r3
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f006 f888 	bl	8008642 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002532:	88fb      	ldrh	r3, [r7, #6]
 8002534:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01f      	beq.n	800257c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	b29b      	uxth	r3, r3
 800254e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002556:	833b      	strh	r3, [r7, #24]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	441a      	add	r2, r3
 8002566:	8b3b      	ldrh	r3, [r7, #24]
 8002568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800256c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002570:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002578:	b29b      	uxth	r3, r3
 800257a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800257c:	2300      	movs	r3, #0
 800257e:	e31f      	b.n	8002bc0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002580:	88fb      	ldrh	r3, [r7, #6]
 8002582:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d021      	beq.n	80025ce <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	b29b      	uxth	r3, r3
 800259c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025a4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	441a      	add	r2, r3
 80025b6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80025c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	f040 82ca 	bne.w	8002b6e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	695a      	ldr	r2, [r3, #20]
 80025de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80025e2:	441a      	add	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	69da      	ldr	r2, [r3, #28]
 80025ec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80025f0:	441a      	add	r2, r3
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	6a1a      	ldr	r2, [r3, #32]
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d309      	bcc.n	8002616 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	6a1a      	ldr	r2, [r3, #32]
 800260c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800260e:	1ad2      	subs	r2, r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	621a      	str	r2, [r3, #32]
 8002614:	e015      	b.n	8002642 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d107      	bne.n	800262e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800261e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002622:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800262c:	e009      	b.n	8002642 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2200      	movs	r2, #0
 8002640:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	785b      	ldrb	r3, [r3, #1]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d15f      	bne.n	800270a <HAL_PCD_EP_DB_Transmit+0x3ba>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002658:	b29b      	uxth	r3, r3
 800265a:	461a      	mov	r2, r3
 800265c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800265e:	4413      	add	r3, r2
 8002660:	643b      	str	r3, [r7, #64]	@ 0x40
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	00da      	lsls	r2, r3, #3
 8002668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800266a:	4413      	add	r3, r2
 800266c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002670:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	b29b      	uxth	r3, r3
 8002678:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800267c:	b29a      	uxth	r2, r3
 800267e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002680:	801a      	strh	r2, [r3, #0]
 8002682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002684:	2b00      	cmp	r3, #0
 8002686:	d10a      	bne.n	800269e <HAL_PCD_EP_DB_Transmit+0x34e>
 8002688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	b29b      	uxth	r3, r3
 800268e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002692:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002696:	b29a      	uxth	r2, r3
 8002698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800269a:	801a      	strh	r2, [r3, #0]
 800269c:	e051      	b.n	8002742 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800269e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80026a2:	d816      	bhi.n	80026d2 <HAL_PCD_EP_DB_Transmit+0x382>
 80026a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026a6:	085b      	lsrs	r3, r3, #1
 80026a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80026aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <HAL_PCD_EP_DB_Transmit+0x36a>
 80026b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026b6:	3301      	adds	r3, #1
 80026b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80026ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	b29a      	uxth	r2, r3
 80026c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	029b      	lsls	r3, r3, #10
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	4313      	orrs	r3, r2
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026ce:	801a      	strh	r2, [r3, #0]
 80026d0:	e037      	b.n	8002742 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80026d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026d4:	095b      	lsrs	r3, r3, #5
 80026d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80026d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026da:	f003 031f 	and.w	r3, r3, #31
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d102      	bne.n	80026e8 <HAL_PCD_EP_DB_Transmit+0x398>
 80026e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026e4:	3b01      	subs	r3, #1
 80026e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80026e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	029b      	lsls	r3, r3, #10
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	4313      	orrs	r3, r2
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002702:	b29a      	uxth	r2, r3
 8002704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002706:	801a      	strh	r2, [r3, #0]
 8002708:	e01b      	b.n	8002742 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	785b      	ldrb	r3, [r3, #1]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d117      	bne.n	8002742 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002720:	b29b      	uxth	r3, r3
 8002722:	461a      	mov	r2, r3
 8002724:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002726:	4413      	add	r3, r2
 8002728:	64bb      	str	r3, [r7, #72]	@ 0x48
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	00da      	lsls	r2, r3, #3
 8002730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002732:	4413      	add	r3, r2
 8002734:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002738:	647b      	str	r3, [r7, #68]	@ 0x44
 800273a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800273c:	b29a      	uxth	r2, r3
 800273e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002740:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6818      	ldr	r0, [r3, #0]
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	6959      	ldr	r1, [r3, #20]
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	891a      	ldrh	r2, [r3, #8]
 800274e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002750:	b29b      	uxth	r3, r3
 8002752:	f004 f888 	bl	8006866 <USB_WritePMA>
 8002756:	e20a      	b.n	8002b6e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002760:	b29b      	uxth	r3, r3
 8002762:	461a      	mov	r2, r3
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	00db      	lsls	r3, r3, #3
 800276a:	4413      	add	r3, r2
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	4413      	add	r3, r2
 8002772:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002776:	881b      	ldrh	r3, [r3, #0]
 8002778:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800277c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	699a      	ldr	r2, [r3, #24]
 8002784:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002788:	429a      	cmp	r2, r3
 800278a:	d307      	bcc.n	800279c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	699a      	ldr	r2, [r3, #24]
 8002790:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002794:	1ad2      	subs	r2, r2, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	619a      	str	r2, [r3, #24]
 800279a:	e002      	b.n	80027a2 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2200      	movs	r2, #0
 80027a0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f040 80f6 	bne.w	8002998 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	785b      	ldrb	r3, [r3, #1]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d126      	bne.n	8002802 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	461a      	mov	r2, r3
 80027c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027c8:	4413      	add	r3, r2
 80027ca:	677b      	str	r3, [r7, #116]	@ 0x74
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	00da      	lsls	r2, r3, #3
 80027d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027d4:	4413      	add	r3, r2
 80027d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80027da:	673b      	str	r3, [r7, #112]	@ 0x70
 80027dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027ea:	801a      	strh	r2, [r3, #0]
 80027ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027ee:	881b      	ldrh	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80027f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027fe:	801a      	strh	r2, [r3, #0]
 8002800:	e01a      	b.n	8002838 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	785b      	ldrb	r3, [r3, #1]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d116      	bne.n	8002838 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002818:	b29b      	uxth	r3, r3
 800281a:	461a      	mov	r2, r3
 800281c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800281e:	4413      	add	r3, r2
 8002820:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	00da      	lsls	r2, r3, #3
 8002828:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800282a:	4413      	add	r3, r2
 800282c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002830:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002832:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002834:	2200      	movs	r2, #0
 8002836:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	785b      	ldrb	r3, [r3, #1]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d12f      	bne.n	80028a8 <HAL_PCD_EP_DB_Transmit+0x558>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002858:	b29b      	uxth	r3, r3
 800285a:	461a      	mov	r2, r3
 800285c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002860:	4413      	add	r3, r2
 8002862:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	00da      	lsls	r2, r3, #3
 800286c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002870:	4413      	add	r3, r2
 8002872:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002876:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800287a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	b29b      	uxth	r3, r3
 8002882:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002886:	b29a      	uxth	r2, r3
 8002888:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800288c:	801a      	strh	r2, [r3, #0]
 800288e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800289a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800289e:	b29a      	uxth	r2, r3
 80028a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028a4:	801a      	strh	r2, [r3, #0]
 80028a6:	e01c      	b.n	80028e2 <HAL_PCD_EP_DB_Transmit+0x592>
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	785b      	ldrb	r3, [r3, #1]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d118      	bne.n	80028e2 <HAL_PCD_EP_DB_Transmit+0x592>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	461a      	mov	r2, r3
 80028bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028c0:	4413      	add	r3, r2
 80028c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	00da      	lsls	r2, r3, #3
 80028cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028d0:	4413      	add	r3, r2
 80028d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80028d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028de:	2200      	movs	r2, #0
 80028e0:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	78db      	ldrb	r3, [r3, #3]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d127      	bne.n	800293a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	461a      	mov	r2, r3
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4413      	add	r3, r2
 80028f8:	881b      	ldrh	r3, [r3, #0]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002900:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002904:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002908:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800290c:	f083 0320 	eor.w	r3, r3, #32
 8002910:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	461a      	mov	r2, r3
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	441a      	add	r2, r3
 8002922:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800292a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800292e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002936:	b29b      	uxth	r3, r3
 8002938:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	4619      	mov	r1, r3
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f005 fe7e 	bl	8008642 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d121      	bne.n	8002994 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	b29b      	uxth	r3, r3
 8002962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800296a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	441a      	add	r2, r3
 800297c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8002980:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002984:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002988:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800298c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002990:	b29b      	uxth	r3, r3
 8002992:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002994:	2300      	movs	r3, #0
 8002996:	e113      	b.n	8002bc0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002998:	88fb      	ldrh	r3, [r7, #6]
 800299a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d121      	bne.n	80029e6 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	881b      	ldrh	r3, [r3, #0]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029bc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	461a      	mov	r2, r3
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	441a      	add	r2, r3
 80029ce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80029d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80029d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80029da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	f040 80be 	bne.w	8002b6e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80029fa:	441a      	add	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	69da      	ldr	r2, [r3, #28]
 8002a04:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002a08:	441a      	add	r2, r3
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	6a1a      	ldr	r2, [r3, #32]
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d309      	bcc.n	8002a2e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	6a1a      	ldr	r2, [r3, #32]
 8002a24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a26:	1ad2      	subs	r2, r2, r3
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	621a      	str	r2, [r3, #32]
 8002a2c:	e015      	b.n	8002a5a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	6a1b      	ldr	r3, [r3, #32]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d107      	bne.n	8002a46 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8002a36:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002a3a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002a44:	e009      	b.n	8002a5a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	785b      	ldrb	r3, [r3, #1]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d15f      	bne.n	8002b28 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	461a      	mov	r2, r3
 8002a7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a7c:	4413      	add	r3, r2
 8002a7e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	00da      	lsls	r2, r3, #3
 8002a86:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a88:	4413      	add	r3, r2
 8002a8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a9e:	801a      	strh	r2, [r3, #0]
 8002aa0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10a      	bne.n	8002abc <HAL_PCD_EP_DB_Transmit+0x76c>
 8002aa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ab8:	801a      	strh	r2, [r3, #0]
 8002aba:	e04e      	b.n	8002b5a <HAL_PCD_EP_DB_Transmit+0x80a>
 8002abc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002abe:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ac0:	d816      	bhi.n	8002af0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002ac2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ac4:	085b      	lsrs	r3, r3, #1
 8002ac6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ac8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <HAL_PCD_EP_DB_Transmit+0x788>
 8002ad2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ad8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ada:	881b      	ldrh	r3, [r3, #0]
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	029b      	lsls	r3, r3, #10
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aec:	801a      	strh	r2, [r3, #0]
 8002aee:	e034      	b.n	8002b5a <HAL_PCD_EP_DB_Transmit+0x80a>
 8002af0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	663b      	str	r3, [r7, #96]	@ 0x60
 8002af6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d102      	bne.n	8002b06 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002b00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b02:	3b01      	subs	r3, #1
 8002b04:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	029b      	lsls	r3, r3, #10
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4313      	orrs	r3, r2
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b24:	801a      	strh	r2, [r3, #0]
 8002b26:	e018      	b.n	8002b5a <HAL_PCD_EP_DB_Transmit+0x80a>
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	785b      	ldrb	r3, [r3, #1]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d114      	bne.n	8002b5a <HAL_PCD_EP_DB_Transmit+0x80a>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b3e:	4413      	add	r3, r2
 8002b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	00da      	lsls	r2, r3, #3
 8002b48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002b50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b58:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6818      	ldr	r0, [r3, #0]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	6959      	ldr	r1, [r3, #20]
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	895a      	ldrh	r2, [r3, #10]
 8002b66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	f003 fe7c 	bl	8006866 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	461a      	mov	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b88:	82fb      	strh	r3, [r7, #22]
 8002b8a:	8afb      	ldrh	r3, [r7, #22]
 8002b8c:	f083 0310 	eor.w	r3, r3, #16
 8002b90:	82fb      	strh	r3, [r7, #22]
 8002b92:	8afb      	ldrh	r3, [r7, #22]
 8002b94:	f083 0320 	eor.w	r3, r3, #32
 8002b98:	82fb      	strh	r3, [r7, #22]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	441a      	add	r2, r3
 8002ba8:	8afb      	ldrh	r3, [r7, #22]
 8002baa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3798      	adds	r7, #152	@ 0x98
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b087      	sub	sp, #28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	607b      	str	r3, [r7, #4]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	817b      	strh	r3, [r7, #10]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002bda:	897b      	ldrh	r3, [r7, #10]
 8002bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00b      	beq.n	8002bfe <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002be6:	897b      	ldrh	r3, [r7, #10]
 8002be8:	f003 0207 	and.w	r2, r3, #7
 8002bec:	4613      	mov	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4413      	add	r3, r2
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	3310      	adds	r3, #16
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]
 8002bfc:	e009      	b.n	8002c12 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002bfe:	897a      	ldrh	r2, [r7, #10]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4413      	add	r3, r2
 8002c10:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002c12:	893b      	ldrh	r3, [r7, #8]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d107      	bne.n	8002c28 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	80da      	strh	r2, [r3, #6]
 8002c26:	e00b      	b.n	8002c40 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	0c1b      	lsrs	r3, r3, #16
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	371c      	adds	r7, #28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b085      	sub	sp, #20
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	f043 0301 	orr.w	r3, r3, #1
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	f043 0302 	orr.w	r3, r3, #2
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d141      	bne.n	8002d36 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbe:	d131      	bne.n	8002d24 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002cc0:	4b47      	ldr	r3, [pc, #284]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cc6:	4a46      	ldr	r2, [pc, #280]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ccc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cd0:	4b43      	ldr	r3, [pc, #268]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002cd8:	4a41      	ldr	r2, [pc, #260]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ce0:	4b40      	ldr	r3, [pc, #256]	@ (8002de4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2232      	movs	r2, #50	@ 0x32
 8002ce6:	fb02 f303 	mul.w	r3, r2, r3
 8002cea:	4a3f      	ldr	r2, [pc, #252]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002cec:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf0:	0c9b      	lsrs	r3, r3, #18
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cf6:	e002      	b.n	8002cfe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cfe:	4b38      	ldr	r3, [pc, #224]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d0a:	d102      	bne.n	8002d12 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1f2      	bne.n	8002cf8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d12:	4b33      	ldr	r3, [pc, #204]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d1e:	d158      	bne.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e057      	b.n	8002dd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d24:	4b2e      	ldr	r3, [pc, #184]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d2a:	4a2d      	ldr	r2, [pc, #180]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002d34:	e04d      	b.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d3c:	d141      	bne.n	8002dc2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d3e:	4b28      	ldr	r3, [pc, #160]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d4a:	d131      	bne.n	8002db0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d4c:	4b24      	ldr	r3, [pc, #144]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d52:	4a23      	ldr	r2, [pc, #140]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d5c:	4b20      	ldr	r3, [pc, #128]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d64:	4a1e      	ldr	r2, [pc, #120]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002de4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2232      	movs	r2, #50	@ 0x32
 8002d72:	fb02 f303 	mul.w	r3, r2, r3
 8002d76:	4a1c      	ldr	r2, [pc, #112]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d78:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7c:	0c9b      	lsrs	r3, r3, #18
 8002d7e:	3301      	adds	r3, #1
 8002d80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d82:	e002      	b.n	8002d8a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d8a:	4b15      	ldr	r3, [pc, #84]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d96:	d102      	bne.n	8002d9e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f2      	bne.n	8002d84 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d9e:	4b10      	ldr	r3, [pc, #64]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002daa:	d112      	bne.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e011      	b.n	8002dd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002db6:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002dc0:	e007      	b.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002dc2:	4b07      	ldr	r3, [pc, #28]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dca:	4a05      	ldr	r2, [pc, #20]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dcc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dd0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3714      	adds	r7, #20
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	40007000 	.word	0x40007000
 8002de4:	20000000 	.word	0x20000000
 8002de8:	431bde83 	.word	0x431bde83

08002dec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002df0:	4b05      	ldr	r3, [pc, #20]	@ (8002e08 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	4a04      	ldr	r2, [pc, #16]	@ (8002e08 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002df6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dfa:	6093      	str	r3, [r2, #8]
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40007000 	.word	0x40007000

08002e0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e2fe      	b.n	800341c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d075      	beq.n	8002f16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e2a:	4b97      	ldr	r3, [pc, #604]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e34:	4b94      	ldr	r3, [pc, #592]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	2b0c      	cmp	r3, #12
 8002e42:	d102      	bne.n	8002e4a <HAL_RCC_OscConfig+0x3e>
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d002      	beq.n	8002e50 <HAL_RCC_OscConfig+0x44>
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	2b08      	cmp	r3, #8
 8002e4e:	d10b      	bne.n	8002e68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e50:	4b8d      	ldr	r3, [pc, #564]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d05b      	beq.n	8002f14 <HAL_RCC_OscConfig+0x108>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d157      	bne.n	8002f14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e2d9      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e70:	d106      	bne.n	8002e80 <HAL_RCC_OscConfig+0x74>
 8002e72:	4b85      	ldr	r3, [pc, #532]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a84      	ldr	r2, [pc, #528]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e7c:	6013      	str	r3, [r2, #0]
 8002e7e:	e01d      	b.n	8002ebc <HAL_RCC_OscConfig+0xb0>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e88:	d10c      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x98>
 8002e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e94:	6013      	str	r3, [r2, #0]
 8002e96:	4b7c      	ldr	r3, [pc, #496]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a7b      	ldr	r2, [pc, #492]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea0:	6013      	str	r3, [r2, #0]
 8002ea2:	e00b      	b.n	8002ebc <HAL_RCC_OscConfig+0xb0>
 8002ea4:	4b78      	ldr	r3, [pc, #480]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a77      	ldr	r2, [pc, #476]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	4b75      	ldr	r3, [pc, #468]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a74      	ldr	r2, [pc, #464]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d013      	beq.n	8002eec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec4:	f7fd ff14 	bl	8000cf0 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ecc:	f7fd ff10 	bl	8000cf0 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b64      	cmp	r3, #100	@ 0x64
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e29e      	b.n	800341c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ede:	4b6a      	ldr	r3, [pc, #424]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCC_OscConfig+0xc0>
 8002eea:	e014      	b.n	8002f16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7fd ff00 	bl	8000cf0 <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef4:	f7fd fefc 	bl	8000cf0 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b64      	cmp	r3, #100	@ 0x64
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e28a      	b.n	800341c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f06:	4b60      	ldr	r3, [pc, #384]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <HAL_RCC_OscConfig+0xe8>
 8002f12:	e000      	b.n	8002f16 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d075      	beq.n	800300e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f22:	4b59      	ldr	r3, [pc, #356]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f2c:	4b56      	ldr	r3, [pc, #344]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	2b0c      	cmp	r3, #12
 8002f3a:	d102      	bne.n	8002f42 <HAL_RCC_OscConfig+0x136>
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d002      	beq.n	8002f48 <HAL_RCC_OscConfig+0x13c>
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d11f      	bne.n	8002f88 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f48:	4b4f      	ldr	r3, [pc, #316]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <HAL_RCC_OscConfig+0x154>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e25d      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f60:	4b49      	ldr	r3, [pc, #292]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	061b      	lsls	r3, r3, #24
 8002f6e:	4946      	ldr	r1, [pc, #280]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002f74:	4b45      	ldr	r3, [pc, #276]	@ (800308c <HAL_RCC_OscConfig+0x280>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7fd fe6d 	bl	8000c58 <HAL_InitTick>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d043      	beq.n	800300c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e249      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d023      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f90:	4b3d      	ldr	r3, [pc, #244]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a3c      	ldr	r2, [pc, #240]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9c:	f7fd fea8 	bl	8000cf0 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa4:	f7fd fea4 	bl	8000cf0 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e232      	b.n	800341c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb6:	4b34      	ldr	r3, [pc, #208]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f0      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc2:	4b31      	ldr	r3, [pc, #196]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	061b      	lsls	r3, r3, #24
 8002fd0:	492d      	ldr	r1, [pc, #180]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	604b      	str	r3, [r1, #4]
 8002fd6:	e01a      	b.n	800300e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a2a      	ldr	r2, [pc, #168]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002fde:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe4:	f7fd fe84 	bl	8000cf0 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fec:	f7fd fe80 	bl	8000cf0 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e20e      	b.n	800341c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ffe:	4b22      	ldr	r3, [pc, #136]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f0      	bne.n	8002fec <HAL_RCC_OscConfig+0x1e0>
 800300a:	e000      	b.n	800300e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800300c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0308 	and.w	r3, r3, #8
 8003016:	2b00      	cmp	r3, #0
 8003018:	d041      	beq.n	800309e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d01c      	beq.n	800305c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003022:	4b19      	ldr	r3, [pc, #100]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8003024:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003028:	4a17      	ldr	r2, [pc, #92]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 800302a:	f043 0301 	orr.w	r3, r3, #1
 800302e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003032:	f7fd fe5d 	bl	8000cf0 <HAL_GetTick>
 8003036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003038:	e008      	b.n	800304c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303a:	f7fd fe59 	bl	8000cf0 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e1e7      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800304c:	4b0e      	ldr	r3, [pc, #56]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 800304e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0ef      	beq.n	800303a <HAL_RCC_OscConfig+0x22e>
 800305a:	e020      	b.n	800309e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305c:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 800305e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003062:	4a09      	ldr	r2, [pc, #36]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8003064:	f023 0301 	bic.w	r3, r3, #1
 8003068:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306c:	f7fd fe40 	bl	8000cf0 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003072:	e00d      	b.n	8003090 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003074:	f7fd fe3c 	bl	8000cf0 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d906      	bls.n	8003090 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e1ca      	b.n	800341c <HAL_RCC_OscConfig+0x610>
 8003086:	bf00      	nop
 8003088:	40021000 	.word	0x40021000
 800308c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003090:	4b8c      	ldr	r3, [pc, #560]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003092:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1ea      	bne.n	8003074 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 80a6 	beq.w	80031f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ac:	2300      	movs	r3, #0
 80030ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030b0:	4b84      	ldr	r3, [pc, #528]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80030b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_OscConfig+0x2b4>
 80030bc:	2301      	movs	r3, #1
 80030be:	e000      	b.n	80030c2 <HAL_RCC_OscConfig+0x2b6>
 80030c0:	2300      	movs	r3, #0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00d      	beq.n	80030e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c6:	4b7f      	ldr	r3, [pc, #508]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80030c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ca:	4a7e      	ldr	r2, [pc, #504]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80030cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80030d2:	4b7c      	ldr	r3, [pc, #496]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030de:	2301      	movs	r3, #1
 80030e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030e2:	4b79      	ldr	r3, [pc, #484]	@ (80032c8 <HAL_RCC_OscConfig+0x4bc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d118      	bne.n	8003120 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030ee:	4b76      	ldr	r3, [pc, #472]	@ (80032c8 <HAL_RCC_OscConfig+0x4bc>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a75      	ldr	r2, [pc, #468]	@ (80032c8 <HAL_RCC_OscConfig+0x4bc>)
 80030f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030fa:	f7fd fdf9 	bl	8000cf0 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003102:	f7fd fdf5 	bl	8000cf0 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e183      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003114:	4b6c      	ldr	r3, [pc, #432]	@ (80032c8 <HAL_RCC_OscConfig+0x4bc>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0f0      	beq.n	8003102 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d108      	bne.n	800313a <HAL_RCC_OscConfig+0x32e>
 8003128:	4b66      	ldr	r3, [pc, #408]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800312a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312e:	4a65      	ldr	r2, [pc, #404]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003138:	e024      	b.n	8003184 <HAL_RCC_OscConfig+0x378>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	2b05      	cmp	r3, #5
 8003140:	d110      	bne.n	8003164 <HAL_RCC_OscConfig+0x358>
 8003142:	4b60      	ldr	r3, [pc, #384]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003148:	4a5e      	ldr	r2, [pc, #376]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800314a:	f043 0304 	orr.w	r3, r3, #4
 800314e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003152:	4b5c      	ldr	r3, [pc, #368]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003158:	4a5a      	ldr	r2, [pc, #360]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800315a:	f043 0301 	orr.w	r3, r3, #1
 800315e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003162:	e00f      	b.n	8003184 <HAL_RCC_OscConfig+0x378>
 8003164:	4b57      	ldr	r3, [pc, #348]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800316a:	4a56      	ldr	r2, [pc, #344]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800316c:	f023 0301 	bic.w	r3, r3, #1
 8003170:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003174:	4b53      	ldr	r3, [pc, #332]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317a:	4a52      	ldr	r2, [pc, #328]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800317c:	f023 0304 	bic.w	r3, r3, #4
 8003180:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d016      	beq.n	80031ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800318c:	f7fd fdb0 	bl	8000cf0 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003192:	e00a      	b.n	80031aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003194:	f7fd fdac 	bl	8000cf0 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e138      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031aa:	4b46      	ldr	r3, [pc, #280]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80031ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0ed      	beq.n	8003194 <HAL_RCC_OscConfig+0x388>
 80031b8:	e015      	b.n	80031e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ba:	f7fd fd99 	bl	8000cf0 <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031c0:	e00a      	b.n	80031d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c2:	f7fd fd95 	bl	8000cf0 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e121      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d8:	4b3a      	ldr	r3, [pc, #232]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80031da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1ed      	bne.n	80031c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031e6:	7ffb      	ldrb	r3, [r7, #31]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d105      	bne.n	80031f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ec:	4b35      	ldr	r3, [pc, #212]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80031ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f0:	4a34      	ldr	r2, [pc, #208]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80031f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0320 	and.w	r3, r3, #32
 8003200:	2b00      	cmp	r3, #0
 8003202:	d03c      	beq.n	800327e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d01c      	beq.n	8003246 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800320c:	4b2d      	ldr	r3, [pc, #180]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800320e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003212:	4a2c      	ldr	r2, [pc, #176]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800321c:	f7fd fd68 	bl	8000cf0 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003224:	f7fd fd64 	bl	8000cf0 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e0f2      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003236:	4b23      	ldr	r3, [pc, #140]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003238:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0ef      	beq.n	8003224 <HAL_RCC_OscConfig+0x418>
 8003244:	e01b      	b.n	800327e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003246:	4b1f      	ldr	r3, [pc, #124]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003248:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800324c:	4a1d      	ldr	r2, [pc, #116]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800324e:	f023 0301 	bic.w	r3, r3, #1
 8003252:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003256:	f7fd fd4b 	bl	8000cf0 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800325e:	f7fd fd47 	bl	8000cf0 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e0d5      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003270:	4b14      	ldr	r3, [pc, #80]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 8003272:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1ef      	bne.n	800325e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80c9 	beq.w	800341a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003288:	4b0e      	ldr	r3, [pc, #56]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 030c 	and.w	r3, r3, #12
 8003290:	2b0c      	cmp	r3, #12
 8003292:	f000 8083 	beq.w	800339c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	2b02      	cmp	r3, #2
 800329c:	d15e      	bne.n	800335c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329e:	4b09      	ldr	r3, [pc, #36]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a08      	ldr	r2, [pc, #32]	@ (80032c4 <HAL_RCC_OscConfig+0x4b8>)
 80032a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032aa:	f7fd fd21 	bl	8000cf0 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032b0:	e00c      	b.n	80032cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b2:	f7fd fd1d 	bl	8000cf0 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d905      	bls.n	80032cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e0ab      	b.n	800341c <HAL_RCC_OscConfig+0x610>
 80032c4:	40021000 	.word	0x40021000
 80032c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032cc:	4b55      	ldr	r3, [pc, #340]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1ec      	bne.n	80032b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032d8:	4b52      	ldr	r3, [pc, #328]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	4b52      	ldr	r3, [pc, #328]	@ (8003428 <HAL_RCC_OscConfig+0x61c>)
 80032de:	4013      	ands	r3, r2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6a11      	ldr	r1, [r2, #32]
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032e8:	3a01      	subs	r2, #1
 80032ea:	0112      	lsls	r2, r2, #4
 80032ec:	4311      	orrs	r1, r2
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80032f2:	0212      	lsls	r2, r2, #8
 80032f4:	4311      	orrs	r1, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032fa:	0852      	lsrs	r2, r2, #1
 80032fc:	3a01      	subs	r2, #1
 80032fe:	0552      	lsls	r2, r2, #21
 8003300:	4311      	orrs	r1, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003306:	0852      	lsrs	r2, r2, #1
 8003308:	3a01      	subs	r2, #1
 800330a:	0652      	lsls	r2, r2, #25
 800330c:	4311      	orrs	r1, r2
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003312:	06d2      	lsls	r2, r2, #27
 8003314:	430a      	orrs	r2, r1
 8003316:	4943      	ldr	r1, [pc, #268]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003318:	4313      	orrs	r3, r2
 800331a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800331c:	4b41      	ldr	r3, [pc, #260]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a40      	ldr	r2, [pc, #256]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003322:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003326:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003328:	4b3e      	ldr	r3, [pc, #248]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	4a3d      	ldr	r2, [pc, #244]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 800332e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003332:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003334:	f7fd fcdc 	bl	8000cf0 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333c:	f7fd fcd8 	bl	8000cf0 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e066      	b.n	800341c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800334e:	4b35      	ldr	r3, [pc, #212]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d0f0      	beq.n	800333c <HAL_RCC_OscConfig+0x530>
 800335a:	e05e      	b.n	800341a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800335c:	4b31      	ldr	r3, [pc, #196]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a30      	ldr	r2, [pc, #192]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003362:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003368:	f7fd fcc2 	bl	8000cf0 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003370:	f7fd fcbe 	bl	8000cf0 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e04c      	b.n	800341c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003382:	4b28      	ldr	r3, [pc, #160]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800338e:	4b25      	ldr	r3, [pc, #148]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	4924      	ldr	r1, [pc, #144]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 8003394:	4b25      	ldr	r3, [pc, #148]	@ (800342c <HAL_RCC_OscConfig+0x620>)
 8003396:	4013      	ands	r3, r2
 8003398:	60cb      	str	r3, [r1, #12]
 800339a:	e03e      	b.n	800341a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e039      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80033a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003424 <HAL_RCC_OscConfig+0x618>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f003 0203 	and.w	r2, r3, #3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d12c      	bne.n	8003416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	3b01      	subs	r3, #1
 80033c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d123      	bne.n	8003416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033da:	429a      	cmp	r2, r3
 80033dc:	d11b      	bne.n	8003416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d113      	bne.n	8003416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f8:	085b      	lsrs	r3, r3, #1
 80033fa:	3b01      	subs	r3, #1
 80033fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033fe:	429a      	cmp	r2, r3
 8003400:	d109      	bne.n	8003416 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800340c:	085b      	lsrs	r3, r3, #1
 800340e:	3b01      	subs	r3, #1
 8003410:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003412:	429a      	cmp	r2, r3
 8003414:	d001      	beq.n	800341a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e000      	b.n	800341c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3720      	adds	r7, #32
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40021000 	.word	0x40021000
 8003428:	019f800c 	.word	0x019f800c
 800342c:	feeefffc 	.word	0xfeeefffc

08003430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800343a:	2300      	movs	r3, #0
 800343c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e11e      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003448:	4b91      	ldr	r3, [pc, #580]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 030f 	and.w	r3, r3, #15
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	429a      	cmp	r2, r3
 8003454:	d910      	bls.n	8003478 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003456:	4b8e      	ldr	r3, [pc, #568]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f023 020f 	bic.w	r2, r3, #15
 800345e:	498c      	ldr	r1, [pc, #560]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	4313      	orrs	r3, r2
 8003464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003466:	4b8a      	ldr	r3, [pc, #552]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	429a      	cmp	r2, r3
 8003472:	d001      	beq.n	8003478 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e106      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b00      	cmp	r3, #0
 8003482:	d073      	beq.n	800356c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b03      	cmp	r3, #3
 800348a:	d129      	bne.n	80034e0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800348c:	4b81      	ldr	r3, [pc, #516]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0f4      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800349c:	f000 f99e 	bl	80037dc <RCC_GetSysClockFreqFromPLLSource>
 80034a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4a7c      	ldr	r2, [pc, #496]	@ (8003698 <HAL_RCC_ClockConfig+0x268>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d93f      	bls.n	800352a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034aa:	4b7a      	ldr	r3, [pc, #488]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d009      	beq.n	80034ca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d033      	beq.n	800352a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d12f      	bne.n	800352a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034ca:	4b72      	ldr	r3, [pc, #456]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034d2:	4a70      	ldr	r2, [pc, #448]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80034d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034da:	2380      	movs	r3, #128	@ 0x80
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	e024      	b.n	800352a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d107      	bne.n	80034f8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d109      	bne.n	8003508 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0c6      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f8:	4b66      	ldr	r3, [pc, #408]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0be      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003508:	f000 f8ce 	bl	80036a8 <HAL_RCC_GetSysClockFreq>
 800350c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	4a61      	ldr	r2, [pc, #388]	@ (8003698 <HAL_RCC_ClockConfig+0x268>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d909      	bls.n	800352a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003516:	4b5f      	ldr	r3, [pc, #380]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800351e:	4a5d      	ldr	r2, [pc, #372]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003520:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003524:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003526:	2380      	movs	r3, #128	@ 0x80
 8003528:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800352a:	4b5a      	ldr	r3, [pc, #360]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f023 0203 	bic.w	r2, r3, #3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	4957      	ldr	r1, [pc, #348]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003538:	4313      	orrs	r3, r2
 800353a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800353c:	f7fd fbd8 	bl	8000cf0 <HAL_GetTick>
 8003540:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003542:	e00a      	b.n	800355a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003544:	f7fd fbd4 	bl	8000cf0 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003552:	4293      	cmp	r3, r2
 8003554:	d901      	bls.n	800355a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e095      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800355a:	4b4e      	ldr	r3, [pc, #312]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 020c 	and.w	r2, r3, #12
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	429a      	cmp	r2, r3
 800356a:	d1eb      	bne.n	8003544 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d023      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d005      	beq.n	8003590 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003584:	4b43      	ldr	r3, [pc, #268]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	4a42      	ldr	r2, [pc, #264]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 800358a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800358e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800359c:	4b3d      	ldr	r3, [pc, #244]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80035a4:	4a3b      	ldr	r2, [pc, #236]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80035a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80035aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ac:	4b39      	ldr	r3, [pc, #228]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	4936      	ldr	r1, [pc, #216]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]
 80035be:	e008      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	2b80      	cmp	r3, #128	@ 0x80
 80035c4:	d105      	bne.n	80035d2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80035c6:	4b33      	ldr	r3, [pc, #204]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	4a32      	ldr	r2, [pc, #200]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 80035cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035d0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d21d      	bcs.n	800361c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 020f 	bic.w	r2, r3, #15
 80035e8:	4929      	ldr	r1, [pc, #164]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035f0:	f7fd fb7e 	bl	8000cf0 <HAL_GetTick>
 80035f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f6:	e00a      	b.n	800360e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035f8:	f7fd fb7a 	bl	8000cf0 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003606:	4293      	cmp	r3, r2
 8003608:	d901      	bls.n	800360e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e03b      	b.n	8003686 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800360e:	4b20      	ldr	r3, [pc, #128]	@ (8003690 <HAL_RCC_ClockConfig+0x260>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d1ed      	bne.n	80035f8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d008      	beq.n	800363a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003628:	4b1a      	ldr	r3, [pc, #104]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	4917      	ldr	r1, [pc, #92]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003646:	4b13      	ldr	r3, [pc, #76]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	490f      	ldr	r1, [pc, #60]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800365a:	f000 f825 	bl	80036a8 <HAL_RCC_GetSysClockFreq>
 800365e:	4602      	mov	r2, r0
 8003660:	4b0c      	ldr	r3, [pc, #48]	@ (8003694 <HAL_RCC_ClockConfig+0x264>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	490c      	ldr	r1, [pc, #48]	@ (800369c <HAL_RCC_ClockConfig+0x26c>)
 800366c:	5ccb      	ldrb	r3, [r1, r3]
 800366e:	f003 031f 	and.w	r3, r3, #31
 8003672:	fa22 f303 	lsr.w	r3, r2, r3
 8003676:	4a0a      	ldr	r2, [pc, #40]	@ (80036a0 <HAL_RCC_ClockConfig+0x270>)
 8003678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800367a:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <HAL_RCC_ClockConfig+0x274>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f7fd faea 	bl	8000c58 <HAL_InitTick>
 8003684:	4603      	mov	r3, r0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40022000 	.word	0x40022000
 8003694:	40021000 	.word	0x40021000
 8003698:	04c4b400 	.word	0x04c4b400
 800369c:	08008c50 	.word	0x08008c50
 80036a0:	20000000 	.word	0x20000000
 80036a4:	20000004 	.word	0x20000004

080036a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80036ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 030c 	and.w	r3, r3, #12
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d102      	bne.n	80036c0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003764 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	e047      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036c0:	4b27      	ldr	r3, [pc, #156]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f003 030c 	and.w	r3, r3, #12
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d102      	bne.n	80036d2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036cc:	4b26      	ldr	r3, [pc, #152]	@ (8003768 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	e03e      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80036d2:	4b23      	ldr	r3, [pc, #140]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	2b0c      	cmp	r3, #12
 80036dc:	d136      	bne.n	800374c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036de:	4b20      	ldr	r3, [pc, #128]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	091b      	lsrs	r3, r3, #4
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	3301      	adds	r3, #1
 80036f4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d10c      	bne.n	8003716 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003768 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	fbb2 f3f3 	udiv	r3, r2, r3
 8003704:	4a16      	ldr	r2, [pc, #88]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003706:	68d2      	ldr	r2, [r2, #12]
 8003708:	0a12      	lsrs	r2, r2, #8
 800370a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800370e:	fb02 f303 	mul.w	r3, r2, r3
 8003712:	617b      	str	r3, [r7, #20]
      break;
 8003714:	e00c      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003716:	4a13      	ldr	r2, [pc, #76]	@ (8003764 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	fbb2 f3f3 	udiv	r3, r2, r3
 800371e:	4a10      	ldr	r2, [pc, #64]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003720:	68d2      	ldr	r2, [r2, #12]
 8003722:	0a12      	lsrs	r2, r2, #8
 8003724:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003728:	fb02 f303 	mul.w	r3, r2, r3
 800372c:	617b      	str	r3, [r7, #20]
      break;
 800372e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	0e5b      	lsrs	r3, r3, #25
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	3301      	adds	r3, #1
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	e001      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800374c:	2300      	movs	r3, #0
 800374e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003750:	693b      	ldr	r3, [r7, #16]
}
 8003752:	4618      	mov	r0, r3
 8003754:	371c      	adds	r7, #28
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40021000 	.word	0x40021000
 8003764:	00f42400 	.word	0x00f42400
 8003768:	007a1200 	.word	0x007a1200

0800376c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003770:	4b03      	ldr	r3, [pc, #12]	@ (8003780 <HAL_RCC_GetHCLKFreq+0x14>)
 8003772:	681b      	ldr	r3, [r3, #0]
}
 8003774:	4618      	mov	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	20000000 	.word	0x20000000

08003784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003788:	f7ff fff0 	bl	800376c <HAL_RCC_GetHCLKFreq>
 800378c:	4602      	mov	r2, r0
 800378e:	4b06      	ldr	r3, [pc, #24]	@ (80037a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	0a1b      	lsrs	r3, r3, #8
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	4904      	ldr	r1, [pc, #16]	@ (80037ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800379a:	5ccb      	ldrb	r3, [r1, r3]
 800379c:	f003 031f 	and.w	r3, r3, #31
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40021000 	.word	0x40021000
 80037ac:	08008c60 	.word	0x08008c60

080037b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80037b4:	f7ff ffda 	bl	800376c <HAL_RCC_GetHCLKFreq>
 80037b8:	4602      	mov	r2, r0
 80037ba:	4b06      	ldr	r3, [pc, #24]	@ (80037d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	0adb      	lsrs	r3, r3, #11
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	4904      	ldr	r1, [pc, #16]	@ (80037d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037c6:	5ccb      	ldrb	r3, [r1, r3]
 80037c8:	f003 031f 	and.w	r3, r3, #31
 80037cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	40021000 	.word	0x40021000
 80037d8:	08008c60 	.word	0x08008c60

080037dc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037e2:	4b1e      	ldr	r3, [pc, #120]	@ (800385c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037ec:	4b1b      	ldr	r3, [pc, #108]	@ (800385c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	091b      	lsrs	r3, r3, #4
 80037f2:	f003 030f 	and.w	r3, r3, #15
 80037f6:	3301      	adds	r3, #1
 80037f8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d10c      	bne.n	800381a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003800:	4a17      	ldr	r2, [pc, #92]	@ (8003860 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	fbb2 f3f3 	udiv	r3, r2, r3
 8003808:	4a14      	ldr	r2, [pc, #80]	@ (800385c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800380a:	68d2      	ldr	r2, [r2, #12]
 800380c:	0a12      	lsrs	r2, r2, #8
 800380e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003812:	fb02 f303 	mul.w	r3, r2, r3
 8003816:	617b      	str	r3, [r7, #20]
    break;
 8003818:	e00c      	b.n	8003834 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800381a:	4a12      	ldr	r2, [pc, #72]	@ (8003864 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003822:	4a0e      	ldr	r2, [pc, #56]	@ (800385c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003824:	68d2      	ldr	r2, [r2, #12]
 8003826:	0a12      	lsrs	r2, r2, #8
 8003828:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	617b      	str	r3, [r7, #20]
    break;
 8003832:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003834:	4b09      	ldr	r3, [pc, #36]	@ (800385c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	0e5b      	lsrs	r3, r3, #25
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	3301      	adds	r3, #1
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	fbb2 f3f3 	udiv	r3, r2, r3
 800384c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800384e:	687b      	ldr	r3, [r7, #4]
}
 8003850:	4618      	mov	r0, r3
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr
 800385c:	40021000 	.word	0x40021000
 8003860:	007a1200 	.word	0x007a1200
 8003864:	00f42400 	.word	0x00f42400

08003868 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003870:	2300      	movs	r3, #0
 8003872:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003874:	2300      	movs	r3, #0
 8003876:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 8098 	beq.w	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003886:	2300      	movs	r3, #0
 8003888:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800388a:	4b43      	ldr	r3, [pc, #268]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800388c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10d      	bne.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003896:	4b40      	ldr	r3, [pc, #256]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389a:	4a3f      	ldr	r2, [pc, #252]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800389c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80038a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	60bb      	str	r3, [r7, #8]
 80038ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038ae:	2301      	movs	r3, #1
 80038b0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038b2:	4b3a      	ldr	r3, [pc, #232]	@ (800399c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a39      	ldr	r2, [pc, #228]	@ (800399c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038be:	f7fd fa17 	bl	8000cf0 <HAL_GetTick>
 80038c2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038c4:	e009      	b.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038c6:	f7fd fa13 	bl	8000cf0 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d902      	bls.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	74fb      	strb	r3, [r7, #19]
        break;
 80038d8:	e005      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038da:	4b30      	ldr	r3, [pc, #192]	@ (800399c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0ef      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80038e6:	7cfb      	ldrb	r3, [r7, #19]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d159      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038f6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d01e      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	429a      	cmp	r2, r3
 8003906:	d019      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003908:	4b23      	ldr	r3, [pc, #140]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800390a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003912:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003914:	4b20      	ldr	r3, [pc, #128]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800391a:	4a1f      	ldr	r2, [pc, #124]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800391c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003924:	4b1c      	ldr	r3, [pc, #112]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392a:	4a1b      	ldr	r2, [pc, #108]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800392c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003934:	4a18      	ldr	r2, [pc, #96]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d016      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003946:	f7fd f9d3 	bl	8000cf0 <HAL_GetTick>
 800394a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800394c:	e00b      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800394e:	f7fd f9cf 	bl	8000cf0 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800395c:	4293      	cmp	r3, r2
 800395e:	d902      	bls.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	74fb      	strb	r3, [r7, #19]
            break;
 8003964:	e006      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003966:	4b0c      	ldr	r3, [pc, #48]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0ec      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003974:	7cfb      	ldrb	r3, [r7, #19]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10b      	bne.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800397a:	4b07      	ldr	r3, [pc, #28]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800397c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003980:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003988:	4903      	ldr	r1, [pc, #12]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003990:	e008      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003992:	7cfb      	ldrb	r3, [r7, #19]
 8003994:	74bb      	strb	r3, [r7, #18]
 8003996:	e005      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003998:	40021000 	.word	0x40021000
 800399c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039a4:	7c7b      	ldrb	r3, [r7, #17]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d105      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039aa:	4ba7      	ldr	r3, [pc, #668]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ae:	4aa6      	ldr	r2, [pc, #664]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00a      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039c2:	4ba1      	ldr	r3, [pc, #644]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c8:	f023 0203 	bic.w	r2, r3, #3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	499d      	ldr	r1, [pc, #628]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00a      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039e4:	4b98      	ldr	r3, [pc, #608]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ea:	f023 020c 	bic.w	r2, r3, #12
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	4995      	ldr	r1, [pc, #596]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0304 	and.w	r3, r3, #4
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00a      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a06:	4b90      	ldr	r3, [pc, #576]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	498c      	ldr	r1, [pc, #560]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00a      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a28:	4b87      	ldr	r3, [pc, #540]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	4984      	ldr	r1, [pc, #528]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0310 	and.w	r3, r3, #16
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00a      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	497b      	ldr	r1, [pc, #492]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0320 	and.w	r3, r3, #32
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00a      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a6c:	4b76      	ldr	r3, [pc, #472]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	4973      	ldr	r1, [pc, #460]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a8e:	4b6e      	ldr	r3, [pc, #440]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a94:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	496a      	ldr	r1, [pc, #424]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ab0:	4b65      	ldr	r3, [pc, #404]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	4962      	ldr	r1, [pc, #392]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae0:	4959      	ldr	r1, [pc, #356]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00a      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003af4:	4b54      	ldr	r3, [pc, #336]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003af6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003afa:	f023 0203 	bic.w	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b02:	4951      	ldr	r1, [pc, #324]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b16:	4b4c      	ldr	r3, [pc, #304]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	4948      	ldr	r1, [pc, #288]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d015      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b38:	4b43      	ldr	r3, [pc, #268]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b46:	4940      	ldr	r1, [pc, #256]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b56:	d105      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b58:	4b3b      	ldr	r3, [pc, #236]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b62:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d015      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b70:	4b35      	ldr	r3, [pc, #212]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b76:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b7e:	4932      	ldr	r1, [pc, #200]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b8e:	d105      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b90:	4b2d      	ldr	r3, [pc, #180]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	4a2c      	ldr	r2, [pc, #176]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b9a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d015      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ba8:	4b27      	ldr	r3, [pc, #156]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb6:	4924      	ldr	r1, [pc, #144]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bc6:	d105      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bd2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d015      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003be0:	4b19      	ldr	r3, [pc, #100]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bee:	4916      	ldr	r1, [pc, #88]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bfe:	d105      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c00:	4b11      	ldr	r3, [pc, #68]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4a10      	ldr	r2, [pc, #64]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c0a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d019      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c18:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c26:	4908      	ldr	r1, [pc, #32]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c36:	d109      	bne.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c38:	4b03      	ldr	r3, [pc, #12]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4a02      	ldr	r2, [pc, #8]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c42:	60d3      	str	r3, [r2, #12]
 8003c44:	e002      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003c46:	bf00      	nop
 8003c48:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d015      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c58:	4b29      	ldr	r3, [pc, #164]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c5e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c66:	4926      	ldr	r1, [pc, #152]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c76:	d105      	bne.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003c78:	4b21      	ldr	r3, [pc, #132]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	4a20      	ldr	r2, [pc, #128]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c82:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d015      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003c90:	4b1b      	ldr	r3, [pc, #108]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c96:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9e:	4918      	ldr	r1, [pc, #96]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cae:	d105      	bne.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003cb0:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	4a12      	ldr	r2, [pc, #72]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d015      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd6:	490a      	ldr	r1, [pc, #40]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ce6:	d105      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ce8:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	4a04      	ldr	r2, [pc, #16]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cf2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003cf4:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40021000 	.word	0x40021000

08003d04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e09d      	b.n	8003e52 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d108      	bne.n	8003d30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d26:	d009      	beq.n	8003d3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	61da      	str	r2, [r3, #28]
 8003d2e:	e005      	b.n	8003d3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fc fd60 	bl	800081c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2202      	movs	r2, #2
 8003d60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d7c:	d902      	bls.n	8003d84 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
 8003d82:	e002      	b.n	8003d8a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d88:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003d92:	d007      	beq.n	8003da4 <HAL_SPI_Init+0xa0>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d9c:	d002      	beq.n	8003da4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003db4:	431a      	orrs	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	69db      	ldr	r3, [r3, #28]
 8003dd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ddc:	431a      	orrs	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de6:	ea42 0103 	orr.w	r1, r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	0c1b      	lsrs	r3, r3, #16
 8003e00:	f003 0204 	and.w	r2, r3, #4
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e20:	ea42 0103 	orr.w	r1, r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	69da      	ldr	r2, [r3, #28]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b082      	sub	sp, #8
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e042      	b.n	8003ef2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d106      	bne.n	8003e84 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7fc fd0e 	bl	80008a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2224      	movs	r2, #36	@ 0x24
 8003e88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0201 	bic.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d002      	beq.n	8003eaa <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 fbb3 	bl	8004610 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f8b4 	bl	8004018 <UART_SetConfig>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e01b      	b.n	8003ef2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ec8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ed8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0201 	orr.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 fc32 	bl	8004754 <UART_CheckIdleState>
 8003ef0:	4603      	mov	r3, r0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b08a      	sub	sp, #40	@ 0x28
 8003efe:	af02      	add	r7, sp, #8
 8003f00:	60f8      	str	r0, [r7, #12]
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	603b      	str	r3, [r7, #0]
 8003f06:	4613      	mov	r3, r2
 8003f08:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d17b      	bne.n	800400c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <HAL_UART_Transmit+0x26>
 8003f1a:	88fb      	ldrh	r3, [r7, #6]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e074      	b.n	800400e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2221      	movs	r2, #33	@ 0x21
 8003f30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f34:	f7fc fedc 	bl	8000cf0 <HAL_GetTick>
 8003f38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	88fa      	ldrh	r2, [r7, #6]
 8003f3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	88fa      	ldrh	r2, [r7, #6]
 8003f46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f52:	d108      	bne.n	8003f66 <HAL_UART_Transmit+0x6c>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d104      	bne.n	8003f66 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	61bb      	str	r3, [r7, #24]
 8003f64:	e003      	b.n	8003f6e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f6e:	e030      	b.n	8003fd2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2200      	movs	r2, #0
 8003f78:	2180      	movs	r1, #128	@ 0x80
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 fc94 	bl	80048a8 <UART_WaitOnFlagUntilTimeout>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2220      	movs	r2, #32
 8003f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e03d      	b.n	800400e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d10b      	bne.n	8003fb0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	881b      	ldrh	r3, [r3, #0]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fa6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	3302      	adds	r3, #2
 8003fac:	61bb      	str	r3, [r7, #24]
 8003fae:	e007      	b.n	8003fc0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	781a      	ldrb	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1c8      	bne.n	8003f70 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2140      	movs	r1, #64	@ 0x40
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 fc5d 	bl	80048a8 <UART_WaitOnFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d005      	beq.n	8004000 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e006      	b.n	800400e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	e000      	b.n	800400e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800400c:	2302      	movs	r3, #2
  }
}
 800400e:	4618      	mov	r0, r3
 8004010:	3720      	adds	r7, #32
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800401c:	b08c      	sub	sp, #48	@ 0x30
 800401e:	af00      	add	r7, sp, #0
 8004020:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	431a      	orrs	r2, r3
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	431a      	orrs	r2, r3
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	4313      	orrs	r3, r2
 800403e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	4baa      	ldr	r3, [pc, #680]	@ (80042f0 <UART_SetConfig+0x2d8>)
 8004048:	4013      	ands	r3, r2
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	6812      	ldr	r2, [r2, #0]
 800404e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004050:	430b      	orrs	r3, r1
 8004052:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a9f      	ldr	r2, [pc, #636]	@ (80042f4 <UART_SetConfig+0x2dc>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d004      	beq.n	8004084 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004080:	4313      	orrs	r3, r2
 8004082:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800408e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	6812      	ldr	r2, [r2, #0]
 8004096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004098:	430b      	orrs	r3, r1
 800409a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a2:	f023 010f 	bic.w	r1, r3, #15
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a90      	ldr	r2, [pc, #576]	@ (80042f8 <UART_SetConfig+0x2e0>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d125      	bne.n	8004108 <UART_SetConfig+0xf0>
 80040bc:	4b8f      	ldr	r3, [pc, #572]	@ (80042fc <UART_SetConfig+0x2e4>)
 80040be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	2b03      	cmp	r3, #3
 80040c8:	d81a      	bhi.n	8004100 <UART_SetConfig+0xe8>
 80040ca:	a201      	add	r2, pc, #4	@ (adr r2, 80040d0 <UART_SetConfig+0xb8>)
 80040cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d0:	080040e1 	.word	0x080040e1
 80040d4:	080040f1 	.word	0x080040f1
 80040d8:	080040e9 	.word	0x080040e9
 80040dc:	080040f9 	.word	0x080040f9
 80040e0:	2301      	movs	r3, #1
 80040e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040e6:	e116      	b.n	8004316 <UART_SetConfig+0x2fe>
 80040e8:	2302      	movs	r3, #2
 80040ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040ee:	e112      	b.n	8004316 <UART_SetConfig+0x2fe>
 80040f0:	2304      	movs	r3, #4
 80040f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040f6:	e10e      	b.n	8004316 <UART_SetConfig+0x2fe>
 80040f8:	2308      	movs	r3, #8
 80040fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040fe:	e10a      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004100:	2310      	movs	r3, #16
 8004102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004106:	e106      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a7c      	ldr	r2, [pc, #496]	@ (8004300 <UART_SetConfig+0x2e8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d138      	bne.n	8004184 <UART_SetConfig+0x16c>
 8004112:	4b7a      	ldr	r3, [pc, #488]	@ (80042fc <UART_SetConfig+0x2e4>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004118:	f003 030c 	and.w	r3, r3, #12
 800411c:	2b0c      	cmp	r3, #12
 800411e:	d82d      	bhi.n	800417c <UART_SetConfig+0x164>
 8004120:	a201      	add	r2, pc, #4	@ (adr r2, 8004128 <UART_SetConfig+0x110>)
 8004122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004126:	bf00      	nop
 8004128:	0800415d 	.word	0x0800415d
 800412c:	0800417d 	.word	0x0800417d
 8004130:	0800417d 	.word	0x0800417d
 8004134:	0800417d 	.word	0x0800417d
 8004138:	0800416d 	.word	0x0800416d
 800413c:	0800417d 	.word	0x0800417d
 8004140:	0800417d 	.word	0x0800417d
 8004144:	0800417d 	.word	0x0800417d
 8004148:	08004165 	.word	0x08004165
 800414c:	0800417d 	.word	0x0800417d
 8004150:	0800417d 	.word	0x0800417d
 8004154:	0800417d 	.word	0x0800417d
 8004158:	08004175 	.word	0x08004175
 800415c:	2300      	movs	r3, #0
 800415e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004162:	e0d8      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004164:	2302      	movs	r3, #2
 8004166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800416a:	e0d4      	b.n	8004316 <UART_SetConfig+0x2fe>
 800416c:	2304      	movs	r3, #4
 800416e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004172:	e0d0      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004174:	2308      	movs	r3, #8
 8004176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800417a:	e0cc      	b.n	8004316 <UART_SetConfig+0x2fe>
 800417c:	2310      	movs	r3, #16
 800417e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004182:	e0c8      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a5e      	ldr	r2, [pc, #376]	@ (8004304 <UART_SetConfig+0x2ec>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d125      	bne.n	80041da <UART_SetConfig+0x1c2>
 800418e:	4b5b      	ldr	r3, [pc, #364]	@ (80042fc <UART_SetConfig+0x2e4>)
 8004190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004194:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004198:	2b30      	cmp	r3, #48	@ 0x30
 800419a:	d016      	beq.n	80041ca <UART_SetConfig+0x1b2>
 800419c:	2b30      	cmp	r3, #48	@ 0x30
 800419e:	d818      	bhi.n	80041d2 <UART_SetConfig+0x1ba>
 80041a0:	2b20      	cmp	r3, #32
 80041a2:	d00a      	beq.n	80041ba <UART_SetConfig+0x1a2>
 80041a4:	2b20      	cmp	r3, #32
 80041a6:	d814      	bhi.n	80041d2 <UART_SetConfig+0x1ba>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <UART_SetConfig+0x19a>
 80041ac:	2b10      	cmp	r3, #16
 80041ae:	d008      	beq.n	80041c2 <UART_SetConfig+0x1aa>
 80041b0:	e00f      	b.n	80041d2 <UART_SetConfig+0x1ba>
 80041b2:	2300      	movs	r3, #0
 80041b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b8:	e0ad      	b.n	8004316 <UART_SetConfig+0x2fe>
 80041ba:	2302      	movs	r3, #2
 80041bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041c0:	e0a9      	b.n	8004316 <UART_SetConfig+0x2fe>
 80041c2:	2304      	movs	r3, #4
 80041c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041c8:	e0a5      	b.n	8004316 <UART_SetConfig+0x2fe>
 80041ca:	2308      	movs	r3, #8
 80041cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041d0:	e0a1      	b.n	8004316 <UART_SetConfig+0x2fe>
 80041d2:	2310      	movs	r3, #16
 80041d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041d8:	e09d      	b.n	8004316 <UART_SetConfig+0x2fe>
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a4a      	ldr	r2, [pc, #296]	@ (8004308 <UART_SetConfig+0x2f0>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d125      	bne.n	8004230 <UART_SetConfig+0x218>
 80041e4:	4b45      	ldr	r3, [pc, #276]	@ (80042fc <UART_SetConfig+0x2e4>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80041ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80041f0:	d016      	beq.n	8004220 <UART_SetConfig+0x208>
 80041f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80041f4:	d818      	bhi.n	8004228 <UART_SetConfig+0x210>
 80041f6:	2b80      	cmp	r3, #128	@ 0x80
 80041f8:	d00a      	beq.n	8004210 <UART_SetConfig+0x1f8>
 80041fa:	2b80      	cmp	r3, #128	@ 0x80
 80041fc:	d814      	bhi.n	8004228 <UART_SetConfig+0x210>
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d002      	beq.n	8004208 <UART_SetConfig+0x1f0>
 8004202:	2b40      	cmp	r3, #64	@ 0x40
 8004204:	d008      	beq.n	8004218 <UART_SetConfig+0x200>
 8004206:	e00f      	b.n	8004228 <UART_SetConfig+0x210>
 8004208:	2300      	movs	r3, #0
 800420a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800420e:	e082      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004210:	2302      	movs	r3, #2
 8004212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004216:	e07e      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004218:	2304      	movs	r3, #4
 800421a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800421e:	e07a      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004220:	2308      	movs	r3, #8
 8004222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004226:	e076      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004228:	2310      	movs	r3, #16
 800422a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800422e:	e072      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a35      	ldr	r2, [pc, #212]	@ (800430c <UART_SetConfig+0x2f4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d12a      	bne.n	8004290 <UART_SetConfig+0x278>
 800423a:	4b30      	ldr	r3, [pc, #192]	@ (80042fc <UART_SetConfig+0x2e4>)
 800423c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004240:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004244:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004248:	d01a      	beq.n	8004280 <UART_SetConfig+0x268>
 800424a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800424e:	d81b      	bhi.n	8004288 <UART_SetConfig+0x270>
 8004250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004254:	d00c      	beq.n	8004270 <UART_SetConfig+0x258>
 8004256:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800425a:	d815      	bhi.n	8004288 <UART_SetConfig+0x270>
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <UART_SetConfig+0x250>
 8004260:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004264:	d008      	beq.n	8004278 <UART_SetConfig+0x260>
 8004266:	e00f      	b.n	8004288 <UART_SetConfig+0x270>
 8004268:	2300      	movs	r3, #0
 800426a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800426e:	e052      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004270:	2302      	movs	r3, #2
 8004272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004276:	e04e      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004278:	2304      	movs	r3, #4
 800427a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800427e:	e04a      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004280:	2308      	movs	r3, #8
 8004282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004286:	e046      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004288:	2310      	movs	r3, #16
 800428a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800428e:	e042      	b.n	8004316 <UART_SetConfig+0x2fe>
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a17      	ldr	r2, [pc, #92]	@ (80042f4 <UART_SetConfig+0x2dc>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d13a      	bne.n	8004310 <UART_SetConfig+0x2f8>
 800429a:	4b18      	ldr	r3, [pc, #96]	@ (80042fc <UART_SetConfig+0x2e4>)
 800429c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80042a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80042a8:	d01a      	beq.n	80042e0 <UART_SetConfig+0x2c8>
 80042aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80042ae:	d81b      	bhi.n	80042e8 <UART_SetConfig+0x2d0>
 80042b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042b4:	d00c      	beq.n	80042d0 <UART_SetConfig+0x2b8>
 80042b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042ba:	d815      	bhi.n	80042e8 <UART_SetConfig+0x2d0>
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <UART_SetConfig+0x2b0>
 80042c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c4:	d008      	beq.n	80042d8 <UART_SetConfig+0x2c0>
 80042c6:	e00f      	b.n	80042e8 <UART_SetConfig+0x2d0>
 80042c8:	2300      	movs	r3, #0
 80042ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ce:	e022      	b.n	8004316 <UART_SetConfig+0x2fe>
 80042d0:	2302      	movs	r3, #2
 80042d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042d6:	e01e      	b.n	8004316 <UART_SetConfig+0x2fe>
 80042d8:	2304      	movs	r3, #4
 80042da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042de:	e01a      	b.n	8004316 <UART_SetConfig+0x2fe>
 80042e0:	2308      	movs	r3, #8
 80042e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042e6:	e016      	b.n	8004316 <UART_SetConfig+0x2fe>
 80042e8:	2310      	movs	r3, #16
 80042ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ee:	e012      	b.n	8004316 <UART_SetConfig+0x2fe>
 80042f0:	cfff69f3 	.word	0xcfff69f3
 80042f4:	40008000 	.word	0x40008000
 80042f8:	40013800 	.word	0x40013800
 80042fc:	40021000 	.word	0x40021000
 8004300:	40004400 	.word	0x40004400
 8004304:	40004800 	.word	0x40004800
 8004308:	40004c00 	.word	0x40004c00
 800430c:	40005000 	.word	0x40005000
 8004310:	2310      	movs	r3, #16
 8004312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4aae      	ldr	r2, [pc, #696]	@ (80045d4 <UART_SetConfig+0x5bc>)
 800431c:	4293      	cmp	r3, r2
 800431e:	f040 8097 	bne.w	8004450 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004322:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004326:	2b08      	cmp	r3, #8
 8004328:	d823      	bhi.n	8004372 <UART_SetConfig+0x35a>
 800432a:	a201      	add	r2, pc, #4	@ (adr r2, 8004330 <UART_SetConfig+0x318>)
 800432c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004330:	08004355 	.word	0x08004355
 8004334:	08004373 	.word	0x08004373
 8004338:	0800435d 	.word	0x0800435d
 800433c:	08004373 	.word	0x08004373
 8004340:	08004363 	.word	0x08004363
 8004344:	08004373 	.word	0x08004373
 8004348:	08004373 	.word	0x08004373
 800434c:	08004373 	.word	0x08004373
 8004350:	0800436b 	.word	0x0800436b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004354:	f7ff fa16 	bl	8003784 <HAL_RCC_GetPCLK1Freq>
 8004358:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800435a:	e010      	b.n	800437e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800435c:	4b9e      	ldr	r3, [pc, #632]	@ (80045d8 <UART_SetConfig+0x5c0>)
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004360:	e00d      	b.n	800437e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004362:	f7ff f9a1 	bl	80036a8 <HAL_RCC_GetSysClockFreq>
 8004366:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004368:	e009      	b.n	800437e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800436a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004370:	e005      	b.n	800437e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800437c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8130 	beq.w	80045e6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438a:	4a94      	ldr	r2, [pc, #592]	@ (80045dc <UART_SetConfig+0x5c4>)
 800438c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004390:	461a      	mov	r2, r3
 8004392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004394:	fbb3 f3f2 	udiv	r3, r3, r2
 8004398:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	4413      	add	r3, r2
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d305      	bcc.n	80043b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d903      	bls.n	80043be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80043bc:	e113      	b.n	80045e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c0:	2200      	movs	r2, #0
 80043c2:	60bb      	str	r3, [r7, #8]
 80043c4:	60fa      	str	r2, [r7, #12]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ca:	4a84      	ldr	r2, [pc, #528]	@ (80045dc <UART_SetConfig+0x5c4>)
 80043cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	2200      	movs	r2, #0
 80043d4:	603b      	str	r3, [r7, #0]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80043e0:	f7fb ff1a 	bl	8000218 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4610      	mov	r0, r2
 80043ea:	4619      	mov	r1, r3
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	020b      	lsls	r3, r1, #8
 80043f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80043fa:	0202      	lsls	r2, r0, #8
 80043fc:	6979      	ldr	r1, [r7, #20]
 80043fe:	6849      	ldr	r1, [r1, #4]
 8004400:	0849      	lsrs	r1, r1, #1
 8004402:	2000      	movs	r0, #0
 8004404:	460c      	mov	r4, r1
 8004406:	4605      	mov	r5, r0
 8004408:	eb12 0804 	adds.w	r8, r2, r4
 800440c:	eb43 0905 	adc.w	r9, r3, r5
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	469a      	mov	sl, r3
 8004418:	4693      	mov	fp, r2
 800441a:	4652      	mov	r2, sl
 800441c:	465b      	mov	r3, fp
 800441e:	4640      	mov	r0, r8
 8004420:	4649      	mov	r1, r9
 8004422:	f7fb fef9 	bl	8000218 <__aeabi_uldivmod>
 8004426:	4602      	mov	r2, r0
 8004428:	460b      	mov	r3, r1
 800442a:	4613      	mov	r3, r2
 800442c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004434:	d308      	bcc.n	8004448 <UART_SetConfig+0x430>
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800443c:	d204      	bcs.n	8004448 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6a3a      	ldr	r2, [r7, #32]
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	e0ce      	b.n	80045e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800444e:	e0ca      	b.n	80045e6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004458:	d166      	bne.n	8004528 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800445a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800445e:	2b08      	cmp	r3, #8
 8004460:	d827      	bhi.n	80044b2 <UART_SetConfig+0x49a>
 8004462:	a201      	add	r2, pc, #4	@ (adr r2, 8004468 <UART_SetConfig+0x450>)
 8004464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004468:	0800448d 	.word	0x0800448d
 800446c:	08004495 	.word	0x08004495
 8004470:	0800449d 	.word	0x0800449d
 8004474:	080044b3 	.word	0x080044b3
 8004478:	080044a3 	.word	0x080044a3
 800447c:	080044b3 	.word	0x080044b3
 8004480:	080044b3 	.word	0x080044b3
 8004484:	080044b3 	.word	0x080044b3
 8004488:	080044ab 	.word	0x080044ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800448c:	f7ff f97a 	bl	8003784 <HAL_RCC_GetPCLK1Freq>
 8004490:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004492:	e014      	b.n	80044be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004494:	f7ff f98c 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8004498:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800449a:	e010      	b.n	80044be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800449c:	4b4e      	ldr	r3, [pc, #312]	@ (80045d8 <UART_SetConfig+0x5c0>)
 800449e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80044a0:	e00d      	b.n	80044be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044a2:	f7ff f901 	bl	80036a8 <HAL_RCC_GetSysClockFreq>
 80044a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80044a8:	e009      	b.n	80044be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80044b0:	e005      	b.n	80044be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80044bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 8090 	beq.w	80045e6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	4a44      	ldr	r2, [pc, #272]	@ (80045dc <UART_SetConfig+0x5c4>)
 80044cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044d0:	461a      	mov	r2, r3
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80044d8:	005a      	lsls	r2, r3, #1
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	085b      	lsrs	r3, r3, #1
 80044e0:	441a      	add	r2, r3
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	2b0f      	cmp	r3, #15
 80044f0:	d916      	bls.n	8004520 <UART_SetConfig+0x508>
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f8:	d212      	bcs.n	8004520 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	f023 030f 	bic.w	r3, r3, #15
 8004502:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	085b      	lsrs	r3, r3, #1
 8004508:	b29b      	uxth	r3, r3
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	b29a      	uxth	r2, r3
 8004510:	8bfb      	ldrh	r3, [r7, #30]
 8004512:	4313      	orrs	r3, r2
 8004514:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	8bfa      	ldrh	r2, [r7, #30]
 800451c:	60da      	str	r2, [r3, #12]
 800451e:	e062      	b.n	80045e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004526:	e05e      	b.n	80045e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004528:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800452c:	2b08      	cmp	r3, #8
 800452e:	d828      	bhi.n	8004582 <UART_SetConfig+0x56a>
 8004530:	a201      	add	r2, pc, #4	@ (adr r2, 8004538 <UART_SetConfig+0x520>)
 8004532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004536:	bf00      	nop
 8004538:	0800455d 	.word	0x0800455d
 800453c:	08004565 	.word	0x08004565
 8004540:	0800456d 	.word	0x0800456d
 8004544:	08004583 	.word	0x08004583
 8004548:	08004573 	.word	0x08004573
 800454c:	08004583 	.word	0x08004583
 8004550:	08004583 	.word	0x08004583
 8004554:	08004583 	.word	0x08004583
 8004558:	0800457b 	.word	0x0800457b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800455c:	f7ff f912 	bl	8003784 <HAL_RCC_GetPCLK1Freq>
 8004560:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004562:	e014      	b.n	800458e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004564:	f7ff f924 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8004568:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800456a:	e010      	b.n	800458e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800456c:	4b1a      	ldr	r3, [pc, #104]	@ (80045d8 <UART_SetConfig+0x5c0>)
 800456e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004570:	e00d      	b.n	800458e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004572:	f7ff f899 	bl	80036a8 <HAL_RCC_GetSysClockFreq>
 8004576:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004578:	e009      	b.n	800458e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800457a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004580:	e005      	b.n	800458e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004582:	2300      	movs	r3, #0
 8004584:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800458c:	bf00      	nop
    }

    if (pclk != 0U)
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	2b00      	cmp	r3, #0
 8004592:	d028      	beq.n	80045e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	4a10      	ldr	r2, [pc, #64]	@ (80045dc <UART_SetConfig+0x5c4>)
 800459a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800459e:	461a      	mov	r2, r3
 80045a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	085b      	lsrs	r3, r3, #1
 80045ac:	441a      	add	r2, r3
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	2b0f      	cmp	r3, #15
 80045bc:	d910      	bls.n	80045e0 <UART_SetConfig+0x5c8>
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c4:	d20c      	bcs.n	80045e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60da      	str	r2, [r3, #12]
 80045d0:	e009      	b.n	80045e6 <UART_SetConfig+0x5ce>
 80045d2:	bf00      	nop
 80045d4:	40008000 	.word	0x40008000
 80045d8:	00f42400 	.word	0x00f42400
 80045dc:	08008c68 	.word	0x08008c68
      }
      else
      {
        ret = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2200      	movs	r2, #0
 80045fa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2200      	movs	r2, #0
 8004600:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004602:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004606:	4618      	mov	r0, r3
 8004608:	3730      	adds	r7, #48	@ 0x30
 800460a:	46bd      	mov	sp, r7
 800460c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004610 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00a      	beq.n	800463a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00a      	beq.n	800465c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00a      	beq.n	800467e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00a      	beq.n	80046a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00a      	beq.n	80046c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c6:	f003 0320 	and.w	r3, r3, #32
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d01a      	beq.n	8004726 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800470e:	d10a      	bne.n	8004726 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	430a      	orrs	r2, r1
 8004724:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00a      	beq.n	8004748 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	605a      	str	r2, [r3, #4]
  }
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b098      	sub	sp, #96	@ 0x60
 8004758:	af02      	add	r7, sp, #8
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004764:	f7fc fac4 	bl	8000cf0 <HAL_GetTick>
 8004768:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b08      	cmp	r3, #8
 8004776:	d12f      	bne.n	80047d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004778:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004780:	2200      	movs	r2, #0
 8004782:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f88e 	bl	80048a8 <UART_WaitOnFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d022      	beq.n	80047d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800479a:	e853 3f00 	ldrex	r3, [r3]
 800479e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	461a      	mov	r2, r3
 80047ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80047b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047b8:	e841 2300 	strex	r3, r2, [r1]
 80047bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1e6      	bne.n	8004792 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e063      	b.n	80048a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0304 	and.w	r3, r3, #4
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	d149      	bne.n	800487a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ee:	2200      	movs	r2, #0
 80047f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f857 	bl	80048a8 <UART_WaitOnFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d03c      	beq.n	800487a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	623b      	str	r3, [r7, #32]
   return(result);
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004814:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	461a      	mov	r2, r3
 800481c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800481e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004820:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004822:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004826:	e841 2300 	strex	r3, r2, [r1]
 800482a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800482c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1e6      	bne.n	8004800 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	3308      	adds	r3, #8
 8004838:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	e853 3f00 	ldrex	r3, [r3]
 8004840:	60fb      	str	r3, [r7, #12]
   return(result);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f023 0301 	bic.w	r3, r3, #1
 8004848:	64bb      	str	r3, [r7, #72]	@ 0x48
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3308      	adds	r3, #8
 8004850:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004852:	61fa      	str	r2, [r7, #28]
 8004854:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004856:	69b9      	ldr	r1, [r7, #24]
 8004858:	69fa      	ldr	r2, [r7, #28]
 800485a:	e841 2300 	strex	r3, r2, [r1]
 800485e:	617b      	str	r3, [r7, #20]
   return(result);
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1e5      	bne.n	8004832 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2220      	movs	r2, #32
 800486a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e012      	b.n	80048a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2220      	movs	r2, #32
 800487e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3758      	adds	r7, #88	@ 0x58
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	603b      	str	r3, [r7, #0]
 80048b4:	4613      	mov	r3, r2
 80048b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048b8:	e04f      	b.n	800495a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c0:	d04b      	beq.n	800495a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c2:	f7fc fa15 	bl	8000cf0 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d302      	bcc.n	80048d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e04e      	b.n	800497a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d037      	beq.n	800495a <UART_WaitOnFlagUntilTimeout+0xb2>
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b80      	cmp	r3, #128	@ 0x80
 80048ee:	d034      	beq.n	800495a <UART_WaitOnFlagUntilTimeout+0xb2>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b40      	cmp	r3, #64	@ 0x40
 80048f4:	d031      	beq.n	800495a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	f003 0308 	and.w	r3, r3, #8
 8004900:	2b08      	cmp	r3, #8
 8004902:	d110      	bne.n	8004926 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2208      	movs	r2, #8
 800490a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 f838 	bl	8004982 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2208      	movs	r2, #8
 8004916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e029      	b.n	800497a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69db      	ldr	r3, [r3, #28]
 800492c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004934:	d111      	bne.n	800495a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800493e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f81e 	bl	8004982 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2220      	movs	r2, #32
 800494a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e00f      	b.n	800497a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	69da      	ldr	r2, [r3, #28]
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	4013      	ands	r3, r2
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	429a      	cmp	r2, r3
 8004968:	bf0c      	ite	eq
 800496a:	2301      	moveq	r3, #1
 800496c:	2300      	movne	r3, #0
 800496e:	b2db      	uxtb	r3, r3
 8004970:	461a      	mov	r2, r3
 8004972:	79fb      	ldrb	r3, [r7, #7]
 8004974:	429a      	cmp	r2, r3
 8004976:	d0a0      	beq.n	80048ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004982:	b480      	push	{r7}
 8004984:	b095      	sub	sp, #84	@ 0x54
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004992:	e853 3f00 	ldrex	r3, [r3]
 8004996:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800499e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	461a      	mov	r2, r3
 80049a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80049aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049b0:	e841 2300 	strex	r3, r2, [r1]
 80049b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1e6      	bne.n	800498a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3308      	adds	r3, #8
 80049c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	e853 3f00 	ldrex	r3, [r3]
 80049ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049d2:	f023 0301 	bic.w	r3, r3, #1
 80049d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	3308      	adds	r3, #8
 80049de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049e8:	e841 2300 	strex	r3, r2, [r1]
 80049ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1e3      	bne.n	80049bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d118      	bne.n	8004a2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	e853 3f00 	ldrex	r3, [r3]
 8004a08:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	f023 0310 	bic.w	r3, r3, #16
 8004a10:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a1a:	61bb      	str	r3, [r7, #24]
 8004a1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1e:	6979      	ldr	r1, [r7, #20]
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	e841 2300 	strex	r3, r2, [r1]
 8004a26:	613b      	str	r3, [r7, #16]
   return(result);
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1e6      	bne.n	80049fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004a42:	bf00      	nop
 8004a44:	3754      	adds	r7, #84	@ 0x54
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr

08004a4e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b085      	sub	sp, #20
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_UARTEx_DisableFifoMode+0x16>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e027      	b.n	8004ab4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2224      	movs	r2, #36	@ 0x24
 8004a70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f022 0201 	bic.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004a92:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e02d      	b.n	8004b34 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2224      	movs	r2, #36	@ 0x24
 8004ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0201 	bic.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f84f 	bl	8004bb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d101      	bne.n	8004b54 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004b50:	2302      	movs	r3, #2
 8004b52:	e02d      	b.n	8004bb0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2224      	movs	r2, #36	@ 0x24
 8004b60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0201 	bic.w	r2, r2, #1
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 f811 	bl	8004bb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d108      	bne.n	8004bda <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004bd8:	e031      	b.n	8004c3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004bda:	2308      	movs	r3, #8
 8004bdc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004bde:	2308      	movs	r3, #8
 8004be0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	0e5b      	lsrs	r3, r3, #25
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	f003 0307 	and.w	r3, r3, #7
 8004bf0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	0f5b      	lsrs	r3, r3, #29
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f003 0307 	and.w	r3, r3, #7
 8004c00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c02:	7bbb      	ldrb	r3, [r7, #14]
 8004c04:	7b3a      	ldrb	r2, [r7, #12]
 8004c06:	4911      	ldr	r1, [pc, #68]	@ (8004c4c <UARTEx_SetNbDataToProcess+0x94>)
 8004c08:	5c8a      	ldrb	r2, [r1, r2]
 8004c0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004c0e:	7b3a      	ldrb	r2, [r7, #12]
 8004c10:	490f      	ldr	r1, [pc, #60]	@ (8004c50 <UARTEx_SetNbDataToProcess+0x98>)
 8004c12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c14:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	7b7a      	ldrb	r2, [r7, #13]
 8004c24:	4909      	ldr	r1, [pc, #36]	@ (8004c4c <UARTEx_SetNbDataToProcess+0x94>)
 8004c26:	5c8a      	ldrb	r2, [r1, r2]
 8004c28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004c2c:	7b7a      	ldrb	r2, [r7, #13]
 8004c2e:	4908      	ldr	r1, [pc, #32]	@ (8004c50 <UARTEx_SetNbDataToProcess+0x98>)
 8004c30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c32:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004c3e:	bf00      	nop
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	08008c80 	.word	0x08008c80
 8004c50:	08008c88 	.word	0x08008c88

08004c54 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c64:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8004c68:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c8a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8004c8e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	43db      	mvns	r3, r3
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	1d3b      	adds	r3, r7, #4
 8004cc2:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b0a7      	sub	sp, #156	@ 0x9c
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	881b      	ldrh	r3, [r3, #0]
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d1a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	78db      	ldrb	r3, [r3, #3]
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d81f      	bhi.n	8004d66 <USB_ActivateEndpoint+0x72>
 8004d26:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <USB_ActivateEndpoint+0x38>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d3d 	.word	0x08004d3d
 8004d30:	08004d59 	.word	0x08004d59
 8004d34:	08004d6f 	.word	0x08004d6f
 8004d38:	08004d4b 	.word	0x08004d4b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004d3c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004d40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d44:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8004d48:	e012      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004d4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004d4e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004d52:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8004d56:	e00b      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004d58:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004d5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d60:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8004d64:	e004      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8004d6c:	e000      	b.n	8004d70 <USB_ActivateEndpoint+0x7c>
      break;
 8004d6e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	441a      	add	r2, r3
 8004d7a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004d7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	b21b      	sxth	r3, r3
 8004da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004daa:	b21a      	sxth	r2, r3
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	b21b      	sxth	r3, r3
 8004db2:	4313      	orrs	r3, r2
 8004db4:	b21b      	sxth	r3, r3
 8004db6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	441a      	add	r2, r3
 8004dc4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004dc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004dd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	7b1b      	ldrb	r3, [r3, #12]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f040 8180 	bne.w	80050e6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	785b      	ldrb	r3, [r3, #1]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 8084 	beq.w	8004ef8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	61bb      	str	r3, [r7, #24]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	4413      	add	r3, r2
 8004e02:	61bb      	str	r3, [r7, #24]
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	00da      	lsls	r2, r3, #3
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e12:	617b      	str	r3, [r7, #20]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	88db      	ldrh	r3, [r3, #6]
 8004e18:	085b      	lsrs	r3, r3, #1
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	881b      	ldrh	r3, [r3, #0]
 8004e30:	827b      	strh	r3, [r7, #18]
 8004e32:	8a7b      	ldrh	r3, [r7, #18]
 8004e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d01b      	beq.n	8004e74 <USB_ActivateEndpoint+0x180>
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	4413      	add	r3, r2
 8004e46:	881b      	ldrh	r3, [r3, #0]
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e52:	823b      	strh	r3, [r7, #16]
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	441a      	add	r2, r3
 8004e5e:	8a3b      	ldrh	r3, [r7, #16]
 8004e60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	78db      	ldrb	r3, [r3, #3]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d020      	beq.n	8004ebe <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	881b      	ldrh	r3, [r3, #0]
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e92:	81bb      	strh	r3, [r7, #12]
 8004e94:	89bb      	ldrh	r3, [r7, #12]
 8004e96:	f083 0320 	eor.w	r3, r3, #32
 8004e9a:	81bb      	strh	r3, [r7, #12]
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	441a      	add	r2, r3
 8004ea6:	89bb      	ldrh	r3, [r7, #12]
 8004ea8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004eb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	8013      	strh	r3, [r2, #0]
 8004ebc:	e3f9      	b.n	80056b2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	881b      	ldrh	r3, [r3, #0]
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ed0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ed4:	81fb      	strh	r3, [r7, #14]
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	441a      	add	r2, r3
 8004ee0:	89fb      	ldrh	r3, [r7, #14]
 8004ee2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ee6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004eea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	8013      	strh	r3, [r2, #0]
 8004ef6:	e3dc      	b.n	80056b2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	633b      	str	r3, [r7, #48]	@ 0x30
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	461a      	mov	r2, r3
 8004f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f08:	4413      	add	r3, r2
 8004f0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	00da      	lsls	r2, r3, #3
 8004f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f14:	4413      	add	r3, r2
 8004f16:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	88db      	ldrh	r3, [r3, #6]
 8004f20:	085b      	lsrs	r3, r3, #1
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f2a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	461a      	mov	r2, r3
 8004f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3c:	4413      	add	r3, r2
 8004f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	00da      	lsls	r2, r3, #3
 8004f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f48:	4413      	add	r3, r2
 8004f4a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f52:	881b      	ldrh	r3, [r3, #0]
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	801a      	strh	r2, [r3, #0]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d10a      	bne.n	8004f7e <USB_ActivateEndpoint+0x28a>
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	881b      	ldrh	r3, [r3, #0]
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	801a      	strh	r2, [r3, #0]
 8004f7c:	e041      	b.n	8005002 <USB_ActivateEndpoint+0x30e>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f84:	d81c      	bhi.n	8004fc0 <USB_ActivateEndpoint+0x2cc>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	085b      	lsrs	r3, r3, #1
 8004f8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d004      	beq.n	8004fa6 <USB_ActivateEndpoint+0x2b2>
 8004f9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	881b      	ldrh	r3, [r3, #0]
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	029b      	lsls	r3, r3, #10
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	801a      	strh	r2, [r3, #0]
 8004fbe:	e020      	b.n	8005002 <USB_ActivateEndpoint+0x30e>
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	095b      	lsrs	r3, r3, #5
 8004fc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f003 031f 	and.w	r3, r3, #31
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d104      	bne.n	8004fe0 <USB_ActivateEndpoint+0x2ec>
 8004fd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	881b      	ldrh	r3, [r3, #0]
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	029b      	lsls	r3, r3, #10
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ff8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005000:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4413      	add	r3, r2
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005010:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005012:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d01b      	beq.n	8005052 <USB_ActivateEndpoint+0x35e>
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	881b      	ldrh	r3, [r3, #0]
 8005026:	b29b      	uxth	r3, r3
 8005028:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800502c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005030:	843b      	strh	r3, [r7, #32]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	441a      	add	r2, r3
 800503c:	8c3b      	ldrh	r3, [r7, #32]
 800503e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005042:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005046:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800504a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800504e:	b29b      	uxth	r3, r3
 8005050:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d124      	bne.n	80050a4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	881b      	ldrh	r3, [r3, #0]
 8005066:	b29b      	uxth	r3, r3
 8005068:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800506c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005070:	83bb      	strh	r3, [r7, #28]
 8005072:	8bbb      	ldrh	r3, [r7, #28]
 8005074:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005078:	83bb      	strh	r3, [r7, #28]
 800507a:	8bbb      	ldrh	r3, [r7, #28]
 800507c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005080:	83bb      	strh	r3, [r7, #28]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	441a      	add	r2, r3
 800508c:	8bbb      	ldrh	r3, [r7, #28]
 800508e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005092:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800509a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800509e:	b29b      	uxth	r3, r3
 80050a0:	8013      	strh	r3, [r2, #0]
 80050a2:	e306      	b.n	80056b2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4413      	add	r3, r2
 80050ae:	881b      	ldrh	r3, [r3, #0]
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ba:	83fb      	strh	r3, [r7, #30]
 80050bc:	8bfb      	ldrh	r3, [r7, #30]
 80050be:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80050c2:	83fb      	strh	r3, [r7, #30]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	441a      	add	r2, r3
 80050ce:	8bfb      	ldrh	r3, [r7, #30]
 80050d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	8013      	strh	r3, [r2, #0]
 80050e4:	e2e5      	b.n	80056b2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	78db      	ldrb	r3, [r3, #3]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d11e      	bne.n	800512c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005100:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005104:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	441a      	add	r2, r3
 8005112:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8005116:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800511a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800511e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005126:	b29b      	uxth	r3, r3
 8005128:	8013      	strh	r3, [r2, #0]
 800512a:	e01d      	b.n	8005168 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	881b      	ldrh	r3, [r3, #0]
 8005138:	b29b      	uxth	r3, r3
 800513a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800513e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005142:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	441a      	add	r2, r3
 8005150:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005154:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005158:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800515c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005164:	b29b      	uxth	r3, r3
 8005166:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005172:	b29b      	uxth	r3, r3
 8005174:	461a      	mov	r2, r3
 8005176:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005178:	4413      	add	r3, r2
 800517a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	00da      	lsls	r2, r3, #3
 8005182:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005184:	4413      	add	r3, r2
 8005186:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800518a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	891b      	ldrh	r3, [r3, #8]
 8005190:	085b      	lsrs	r3, r3, #1
 8005192:	b29b      	uxth	r3, r3
 8005194:	005b      	lsls	r3, r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800519a:	801a      	strh	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	677b      	str	r3, [r7, #116]	@ 0x74
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051ac:	4413      	add	r3, r2
 80051ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	00da      	lsls	r2, r3, #3
 80051b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051b8:	4413      	add	r3, r2
 80051ba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80051be:	673b      	str	r3, [r7, #112]	@ 0x70
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	895b      	ldrh	r3, [r3, #10]
 80051c4:	085b      	lsrs	r3, r3, #1
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051ce:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	785b      	ldrb	r3, [r3, #1]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f040 81af 	bne.w	8005538 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80051ea:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80051ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d01d      	beq.n	8005232 <USB_ActivateEndpoint+0x53e>
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29b      	uxth	r3, r3
 8005204:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800520c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	441a      	add	r2, r3
 800521a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800521e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005222:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005226:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800522a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800522e:	b29b      	uxth	r3, r3
 8005230:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	4413      	add	r3, r2
 800523c:	881b      	ldrh	r3, [r3, #0]
 800523e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8005242:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d01d      	beq.n	800528a <USB_ActivateEndpoint+0x596>
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	4413      	add	r3, r2
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	b29b      	uxth	r3, r3
 800525c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005264:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	441a      	add	r2, r3
 8005272:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8005276:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800527a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800527e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005282:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005286:	b29b      	uxth	r3, r3
 8005288:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	785b      	ldrb	r3, [r3, #1]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d16b      	bne.n	800536a <USB_ActivateEndpoint+0x676>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800529c:	b29b      	uxth	r3, r3
 800529e:	461a      	mov	r2, r3
 80052a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052a2:	4413      	add	r3, r2
 80052a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	00da      	lsls	r2, r3, #3
 80052ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052ae:	4413      	add	r3, r2
 80052b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80052b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052b8:	881b      	ldrh	r3, [r3, #0]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052c4:	801a      	strh	r2, [r3, #0]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10a      	bne.n	80052e4 <USB_ActivateEndpoint+0x5f0>
 80052ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052d0:	881b      	ldrh	r3, [r3, #0]
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052dc:	b29a      	uxth	r2, r3
 80052de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052e0:	801a      	strh	r2, [r3, #0]
 80052e2:	e05d      	b.n	80053a0 <USB_ActivateEndpoint+0x6ac>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80052ea:	d81c      	bhi.n	8005326 <USB_ActivateEndpoint+0x632>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	085b      	lsrs	r3, r3, #1
 80052f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d004      	beq.n	800530c <USB_ActivateEndpoint+0x618>
 8005302:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005306:	3301      	adds	r3, #1
 8005308:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800530c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	b29a      	uxth	r2, r3
 8005312:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005316:	b29b      	uxth	r3, r3
 8005318:	029b      	lsls	r3, r3, #10
 800531a:	b29b      	uxth	r3, r3
 800531c:	4313      	orrs	r3, r2
 800531e:	b29a      	uxth	r2, r3
 8005320:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005322:	801a      	strh	r2, [r3, #0]
 8005324:	e03c      	b.n	80053a0 <USB_ActivateEndpoint+0x6ac>
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	095b      	lsrs	r3, r3, #5
 800532c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	f003 031f 	and.w	r3, r3, #31
 8005338:	2b00      	cmp	r3, #0
 800533a:	d104      	bne.n	8005346 <USB_ActivateEndpoint+0x652>
 800533c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005340:	3b01      	subs	r3, #1
 8005342:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005346:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	b29a      	uxth	r2, r3
 800534c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005350:	b29b      	uxth	r3, r3
 8005352:	029b      	lsls	r3, r3, #10
 8005354:	b29b      	uxth	r3, r3
 8005356:	4313      	orrs	r3, r2
 8005358:	b29b      	uxth	r3, r3
 800535a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800535e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005362:	b29a      	uxth	r2, r3
 8005364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005366:	801a      	strh	r2, [r3, #0]
 8005368:	e01a      	b.n	80053a0 <USB_ActivateEndpoint+0x6ac>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	785b      	ldrb	r3, [r3, #1]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d116      	bne.n	80053a0 <USB_ActivateEndpoint+0x6ac>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	657b      	str	r3, [r7, #84]	@ 0x54
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800537c:	b29b      	uxth	r3, r3
 800537e:	461a      	mov	r2, r3
 8005380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005382:	4413      	add	r3, r2
 8005384:	657b      	str	r3, [r7, #84]	@ 0x54
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	00da      	lsls	r2, r3, #3
 800538c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800538e:	4413      	add	r3, r2
 8005390:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005394:	653b      	str	r3, [r7, #80]	@ 0x50
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	b29a      	uxth	r2, r3
 800539c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800539e:	801a      	strh	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	785b      	ldrb	r3, [r3, #1]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d16b      	bne.n	8005484 <USB_ActivateEndpoint+0x790>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	461a      	mov	r2, r3
 80053ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053bc:	4413      	add	r3, r2
 80053be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	00da      	lsls	r2, r3, #3
 80053c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053c8:	4413      	add	r3, r2
 80053ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80053ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d2:	881b      	ldrh	r3, [r3, #0]
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053da:	b29a      	uxth	r2, r3
 80053dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053de:	801a      	strh	r2, [r3, #0]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10a      	bne.n	80053fe <USB_ActivateEndpoint+0x70a>
 80053e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fa:	801a      	strh	r2, [r3, #0]
 80053fc:	e05b      	b.n	80054b6 <USB_ActivateEndpoint+0x7c2>
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	2b3e      	cmp	r3, #62	@ 0x3e
 8005404:	d81c      	bhi.n	8005440 <USB_ActivateEndpoint+0x74c>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	085b      	lsrs	r3, r3, #1
 800540c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b00      	cmp	r3, #0
 800541a:	d004      	beq.n	8005426 <USB_ActivateEndpoint+0x732>
 800541c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005420:	3301      	adds	r3, #1
 8005422:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005428:	881b      	ldrh	r3, [r3, #0]
 800542a:	b29a      	uxth	r2, r3
 800542c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005430:	b29b      	uxth	r3, r3
 8005432:	029b      	lsls	r3, r3, #10
 8005434:	b29b      	uxth	r3, r3
 8005436:	4313      	orrs	r3, r2
 8005438:	b29a      	uxth	r2, r3
 800543a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543c:	801a      	strh	r2, [r3, #0]
 800543e:	e03a      	b.n	80054b6 <USB_ActivateEndpoint+0x7c2>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	095b      	lsrs	r3, r3, #5
 8005446:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	f003 031f 	and.w	r3, r3, #31
 8005452:	2b00      	cmp	r3, #0
 8005454:	d104      	bne.n	8005460 <USB_ActivateEndpoint+0x76c>
 8005456:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800545a:	3b01      	subs	r3, #1
 800545c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	b29a      	uxth	r2, r3
 8005466:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800546a:	b29b      	uxth	r3, r3
 800546c:	029b      	lsls	r3, r3, #10
 800546e:	b29b      	uxth	r3, r3
 8005470:	4313      	orrs	r3, r2
 8005472:	b29b      	uxth	r3, r3
 8005474:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005478:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800547c:	b29a      	uxth	r2, r3
 800547e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005480:	801a      	strh	r2, [r3, #0]
 8005482:	e018      	b.n	80054b6 <USB_ActivateEndpoint+0x7c2>
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	785b      	ldrb	r3, [r3, #1]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d114      	bne.n	80054b6 <USB_ActivateEndpoint+0x7c2>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005492:	b29b      	uxth	r3, r3
 8005494:	461a      	mov	r2, r3
 8005496:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005498:	4413      	add	r3, r2
 800549a:	647b      	str	r3, [r7, #68]	@ 0x44
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	00da      	lsls	r2, r3, #3
 80054a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054a4:	4413      	add	r3, r2
 80054a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80054aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054b4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4413      	add	r3, r2
 80054c0:	881b      	ldrh	r3, [r3, #0]
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054cc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80054ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80054d0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80054d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80054d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80054d8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80054dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	441a      	add	r2, r3
 80054e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80054ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	4413      	add	r3, r2
 8005508:	881b      	ldrh	r3, [r3, #0]
 800550a:	b29b      	uxth	r3, r3
 800550c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005514:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	441a      	add	r2, r3
 8005520:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800552a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800552e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005532:	b29b      	uxth	r3, r3
 8005534:	8013      	strh	r3, [r2, #0]
 8005536:	e0bc      	b.n	80056b2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8005548:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800554c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d01d      	beq.n	8005590 <USB_ActivateEndpoint+0x89c>
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4413      	add	r3, r2
 800555e:	881b      	ldrh	r3, [r3, #0]
 8005560:	b29b      	uxth	r3, r3
 8005562:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	441a      	add	r2, r3
 8005578:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800557c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005580:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005584:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800558c:	b29b      	uxth	r3, r3
 800558e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	881b      	ldrh	r3, [r3, #0]
 800559c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80055a0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80055a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01d      	beq.n	80055e8 <USB_ActivateEndpoint+0x8f4>
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	441a      	add	r2, r3
 80055d0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80055d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	78db      	ldrb	r3, [r3, #3]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d024      	beq.n	800563a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	881b      	ldrh	r3, [r3, #0]
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005602:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005606:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800560a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800560e:	f083 0320 	eor.w	r3, r3, #32
 8005612:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	441a      	add	r2, r3
 8005620:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005624:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005628:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800562c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005634:	b29b      	uxth	r3, r3
 8005636:	8013      	strh	r3, [r2, #0]
 8005638:	e01d      	b.n	8005676 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	881b      	ldrh	r3, [r3, #0]
 8005646:	b29b      	uxth	r3, r3
 8005648:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800564c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005650:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	441a      	add	r2, r3
 800565e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005662:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005666:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800566a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800566e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005672:	b29b      	uxth	r3, r3
 8005674:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4413      	add	r3, r2
 8005680:	881b      	ldrh	r3, [r3, #0]
 8005682:	b29b      	uxth	r3, r3
 8005684:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800568c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	441a      	add	r2, r3
 800569a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800569e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80056b2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	379c      	adds	r7, #156	@ 0x9c
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop

080056c4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b08d      	sub	sp, #52	@ 0x34
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	7b1b      	ldrb	r3, [r3, #12]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f040 808e 	bne.w	80057f4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	785b      	ldrb	r3, [r3, #1]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d044      	beq.n	800576a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	881b      	ldrh	r3, [r3, #0]
 80056ec:	81bb      	strh	r3, [r7, #12]
 80056ee:	89bb      	ldrh	r3, [r7, #12]
 80056f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d01b      	beq.n	8005730 <USB_DeactivateEndpoint+0x6c>
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	881b      	ldrh	r3, [r3, #0]
 8005704:	b29b      	uxth	r3, r3
 8005706:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800570a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800570e:	817b      	strh	r3, [r7, #10]
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	441a      	add	r2, r3
 800571a:	897b      	ldrh	r3, [r7, #10]
 800571c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005720:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005724:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005728:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800572c:	b29b      	uxth	r3, r3
 800572e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4413      	add	r3, r2
 800573a:	881b      	ldrh	r3, [r3, #0]
 800573c:	b29b      	uxth	r3, r3
 800573e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005742:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005746:	813b      	strh	r3, [r7, #8]
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	441a      	add	r2, r3
 8005752:	893b      	ldrh	r3, [r7, #8]
 8005754:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005758:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800575c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005764:	b29b      	uxth	r3, r3
 8005766:	8013      	strh	r3, [r2, #0]
 8005768:	e192      	b.n	8005a90 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	4413      	add	r3, r2
 8005774:	881b      	ldrh	r3, [r3, #0]
 8005776:	827b      	strh	r3, [r7, #18]
 8005778:	8a7b      	ldrh	r3, [r7, #18]
 800577a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d01b      	beq.n	80057ba <USB_DeactivateEndpoint+0xf6>
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	4413      	add	r3, r2
 800578c:	881b      	ldrh	r3, [r3, #0]
 800578e:	b29b      	uxth	r3, r3
 8005790:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005798:	823b      	strh	r3, [r7, #16]
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	441a      	add	r2, r3
 80057a4:	8a3b      	ldrh	r3, [r7, #16]
 80057a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80057b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	4413      	add	r3, r2
 80057c4:	881b      	ldrh	r3, [r3, #0]
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d0:	81fb      	strh	r3, [r7, #14]
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	441a      	add	r2, r3
 80057dc:	89fb      	ldrh	r3, [r7, #14]
 80057de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	8013      	strh	r3, [r2, #0]
 80057f2:	e14d      	b.n	8005a90 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	785b      	ldrb	r3, [r3, #1]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f040 80a5 	bne.w	8005948 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	881b      	ldrh	r3, [r3, #0]
 800580a:	843b      	strh	r3, [r7, #32]
 800580c:	8c3b      	ldrh	r3, [r7, #32]
 800580e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d01b      	beq.n	800584e <USB_DeactivateEndpoint+0x18a>
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	4413      	add	r3, r2
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	b29b      	uxth	r3, r3
 8005824:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005828:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800582c:	83fb      	strh	r3, [r7, #30]
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	441a      	add	r2, r3
 8005838:	8bfb      	ldrh	r3, [r7, #30]
 800583a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800583e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005842:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800584a:	b29b      	uxth	r3, r3
 800584c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	881b      	ldrh	r3, [r3, #0]
 800585a:	83bb      	strh	r3, [r7, #28]
 800585c:	8bbb      	ldrh	r3, [r7, #28]
 800585e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	d01b      	beq.n	800589e <USB_DeactivateEndpoint+0x1da>
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	881b      	ldrh	r3, [r3, #0]
 8005872:	b29b      	uxth	r3, r3
 8005874:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800587c:	837b      	strh	r3, [r7, #26]
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	441a      	add	r2, r3
 8005888:	8b7b      	ldrh	r3, [r7, #26]
 800588a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800588e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005892:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005896:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800589a:	b29b      	uxth	r3, r3
 800589c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	881b      	ldrh	r3, [r3, #0]
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058b4:	833b      	strh	r3, [r7, #24]
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	441a      	add	r2, r3
 80058c0:	8b3b      	ldrh	r3, [r7, #24]
 80058c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058ce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	4413      	add	r3, r2
 80058e0:	881b      	ldrh	r3, [r3, #0]
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ec:	82fb      	strh	r3, [r7, #22]
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	441a      	add	r2, r3
 80058f8:	8afb      	ldrh	r3, [r7, #22]
 80058fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005902:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800590a:	b29b      	uxth	r3, r3
 800590c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	4413      	add	r3, r2
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	b29b      	uxth	r3, r3
 800591c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005924:	82bb      	strh	r3, [r7, #20]
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	441a      	add	r2, r3
 8005930:	8abb      	ldrh	r3, [r7, #20]
 8005932:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005936:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800593a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800593e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005942:	b29b      	uxth	r3, r3
 8005944:	8013      	strh	r3, [r2, #0]
 8005946:	e0a3      	b.n	8005a90 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	881b      	ldrh	r3, [r3, #0]
 8005954:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005956:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005958:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d01b      	beq.n	8005998 <USB_DeactivateEndpoint+0x2d4>
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	881b      	ldrh	r3, [r3, #0]
 800596c:	b29b      	uxth	r3, r3
 800596e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005976:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	441a      	add	r2, r3
 8005982:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005984:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005988:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800598c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005994:	b29b      	uxth	r3, r3
 8005996:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	881b      	ldrh	r3, [r3, #0]
 80059a4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80059a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80059a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d01b      	beq.n	80059e8 <USB_DeactivateEndpoint+0x324>
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	881b      	ldrh	r3, [r3, #0]
 80059bc:	b29b      	uxth	r3, r3
 80059be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059c6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	441a      	add	r2, r3
 80059d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80059d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	881b      	ldrh	r3, [r3, #0]
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	441a      	add	r2, r3
 8005a0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005a0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	881b      	ldrh	r3, [r3, #0]
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a36:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	441a      	add	r2, r3
 8005a42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005a44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4413      	add	r3, r2
 8005a62:	881b      	ldrh	r3, [r3, #0]
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a6e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	441a      	add	r2, r3
 8005a7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005a7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3734      	adds	r7, #52	@ 0x34
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr

08005a9e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b0ac      	sub	sp, #176	@ 0xb0
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
 8005aa6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	785b      	ldrb	r3, [r3, #1]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	f040 84ca 	bne.w	8006446 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	699a      	ldr	r2, [r3, #24]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d904      	bls.n	8005ac8 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ac6:	e003      	b.n	8005ad0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	7b1b      	ldrb	r3, [r3, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d122      	bne.n	8005b1e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	6959      	ldr	r1, [r3, #20]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	88da      	ldrh	r2, [r3, #6]
 8005ae0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 febd 	bl	8006866 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	613b      	str	r3, [r7, #16]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	4413      	add	r3, r2
 8005afe:	613b      	str	r3, [r7, #16]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	00da      	lsls	r2, r3, #3
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	801a      	strh	r2, [r3, #0]
 8005b1a:	f000 bc6f 	b.w	80063fc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	78db      	ldrb	r3, [r3, #3]
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	f040 831e 	bne.w	8006164 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	6a1a      	ldr	r2, [r3, #32]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	f240 82cf 	bls.w	80060d4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	4413      	add	r3, r2
 8005b40:	881b      	ldrh	r3, [r3, #0]
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b4c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	441a      	add	r2, r3
 8005b5a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b66:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	6a1a      	ldr	r2, [r3, #32]
 8005b76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b7a:	1ad2      	subs	r2, r2, r3
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	4413      	add	r3, r2
 8005b8a:	881b      	ldrh	r3, [r3, #0]
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 814f 	beq.w	8005e36 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	785b      	ldrb	r3, [r3, #1]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d16b      	bne.n	8005c7c <USB_EPStartXfer+0x1de>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb4:	4413      	add	r3, r2
 8005bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	00da      	lsls	r2, r3, #3
 8005bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bca:	881b      	ldrh	r3, [r3, #0]
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd6:	801a      	strh	r2, [r3, #0]
 8005bd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d10a      	bne.n	8005bf6 <USB_EPStartXfer+0x158>
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	881b      	ldrh	r3, [r3, #0]
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	801a      	strh	r2, [r3, #0]
 8005bf4:	e05b      	b.n	8005cae <USB_EPStartXfer+0x210>
 8005bf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005bfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bfc:	d81c      	bhi.n	8005c38 <USB_EPStartXfer+0x19a>
 8005bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c02:	085b      	lsrs	r3, r3, #1
 8005c04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d004      	beq.n	8005c1e <USB_EPStartXfer+0x180>
 8005c14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005c18:	3301      	adds	r3, #1
 8005c1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c20:	881b      	ldrh	r3, [r3, #0]
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	029b      	lsls	r3, r3, #10
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c34:	801a      	strh	r2, [r3, #0]
 8005c36:	e03a      	b.n	8005cae <USB_EPStartXfer+0x210>
 8005c38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c46:	f003 031f 	and.w	r3, r3, #31
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d104      	bne.n	8005c58 <USB_EPStartXfer+0x1ba>
 8005c4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005c52:	3b01      	subs	r3, #1
 8005c54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	881b      	ldrh	r3, [r3, #0]
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	029b      	lsls	r3, r3, #10
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	801a      	strh	r2, [r3, #0]
 8005c7a:	e018      	b.n	8005cae <USB_EPStartXfer+0x210>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	785b      	ldrb	r3, [r3, #1]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d114      	bne.n	8005cae <USB_EPStartXfer+0x210>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c90:	4413      	add	r3, r2
 8005c92:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	00da      	lsls	r2, r3, #3
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	895b      	ldrh	r3, [r3, #10]
 8005cb2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	6959      	ldr	r1, [r3, #20]
 8005cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 fdce 	bl	8006866 <USB_WritePMA>
            ep->xfer_buff += len;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695a      	ldr	r2, [r3, #20]
 8005cce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005cd2:	441a      	add	r2, r3
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	6a1a      	ldr	r2, [r3, #32]
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d907      	bls.n	8005cf4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	6a1a      	ldr	r2, [r3, #32]
 8005ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005cec:	1ad2      	subs	r2, r2, r3
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	621a      	str	r2, [r3, #32]
 8005cf2:	e006      	b.n	8005d02 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	785b      	ldrb	r3, [r3, #1]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d16b      	bne.n	8005de2 <USB_EPStartXfer+0x344>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	61bb      	str	r3, [r7, #24]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	461a      	mov	r2, r3
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	61bb      	str	r3, [r7, #24]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	00da      	lsls	r2, r3, #3
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	4413      	add	r3, r2
 8005d28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005d2c:	617b      	str	r3, [r7, #20]
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	881b      	ldrh	r3, [r3, #0]
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	801a      	strh	r2, [r3, #0]
 8005d3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10a      	bne.n	8005d5c <USB_EPStartXfer+0x2be>
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	881b      	ldrh	r3, [r3, #0]
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	801a      	strh	r2, [r3, #0]
 8005d5a:	e05d      	b.n	8005e18 <USB_EPStartXfer+0x37a>
 8005d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d60:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d62:	d81c      	bhi.n	8005d9e <USB_EPStartXfer+0x300>
 8005d64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d68:	085b      	lsrs	r3, r3, #1
 8005d6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d004      	beq.n	8005d84 <USB_EPStartXfer+0x2e6>
 8005d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	881b      	ldrh	r3, [r3, #0]
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	029b      	lsls	r3, r3, #10
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	4313      	orrs	r3, r2
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	801a      	strh	r2, [r3, #0]
 8005d9c:	e03c      	b.n	8005e18 <USB_EPStartXfer+0x37a>
 8005d9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005da2:	095b      	lsrs	r3, r3, #5
 8005da4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005da8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005dac:	f003 031f 	and.w	r3, r3, #31
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d104      	bne.n	8005dbe <USB_EPStartXfer+0x320>
 8005db4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005db8:	3b01      	subs	r3, #1
 8005dba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	881b      	ldrh	r3, [r3, #0]
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	029b      	lsls	r3, r3, #10
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	801a      	strh	r2, [r3, #0]
 8005de0:	e01a      	b.n	8005e18 <USB_EPStartXfer+0x37a>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	785b      	ldrb	r3, [r3, #1]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d116      	bne.n	8005e18 <USB_EPStartXfer+0x37a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	623b      	str	r3, [r7, #32]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	461a      	mov	r2, r3
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	4413      	add	r3, r2
 8005dfc:	623b      	str	r3, [r7, #32]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	00da      	lsls	r2, r3, #3
 8005e04:	6a3b      	ldr	r3, [r7, #32]
 8005e06:	4413      	add	r3, r2
 8005e08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005e0c:	61fb      	str	r3, [r7, #28]
 8005e0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	891b      	ldrh	r3, [r3, #8]
 8005e1c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	6959      	ldr	r1, [r3, #20]
 8005e24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 fd19 	bl	8006866 <USB_WritePMA>
 8005e34:	e2e2      	b.n	80063fc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	785b      	ldrb	r3, [r3, #1]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d16b      	bne.n	8005f16 <USB_EPStartXfer+0x478>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e4e:	4413      	add	r3, r2
 8005e50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	00da      	lsls	r2, r3, #3
 8005e58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005e60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e64:	881b      	ldrh	r3, [r3, #0]
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e70:	801a      	strh	r2, [r3, #0]
 8005e72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10a      	bne.n	8005e90 <USB_EPStartXfer+0x3f2>
 8005e7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e88:	b29a      	uxth	r2, r3
 8005e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e8c:	801a      	strh	r2, [r3, #0]
 8005e8e:	e05d      	b.n	8005f4c <USB_EPStartXfer+0x4ae>
 8005e90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e94:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e96:	d81c      	bhi.n	8005ed2 <USB_EPStartXfer+0x434>
 8005e98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e9c:	085b      	lsrs	r3, r3, #1
 8005e9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d004      	beq.n	8005eb8 <USB_EPStartXfer+0x41a>
 8005eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005eb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	029b      	lsls	r3, r3, #10
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ece:	801a      	strh	r2, [r3, #0]
 8005ed0:	e03c      	b.n	8005f4c <USB_EPStartXfer+0x4ae>
 8005ed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005edc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ee0:	f003 031f 	and.w	r3, r3, #31
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d104      	bne.n	8005ef2 <USB_EPStartXfer+0x454>
 8005ee8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005eec:	3b01      	subs	r3, #1
 8005eee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ef2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ef4:	881b      	ldrh	r3, [r3, #0]
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	029b      	lsls	r3, r3, #10
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	4313      	orrs	r3, r2
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f12:	801a      	strh	r2, [r3, #0]
 8005f14:	e01a      	b.n	8005f4c <USB_EPStartXfer+0x4ae>
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	785b      	ldrb	r3, [r3, #1]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d116      	bne.n	8005f4c <USB_EPStartXfer+0x4ae>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f2e:	4413      	add	r3, r2
 8005f30:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	00da      	lsls	r2, r3, #3
 8005f38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005f40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f4a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	891b      	ldrh	r3, [r3, #8]
 8005f50:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	6959      	ldr	r1, [r3, #20]
 8005f58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fc7f 	bl	8006866 <USB_WritePMA>
            ep->xfer_buff += len;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	695a      	ldr	r2, [r3, #20]
 8005f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f70:	441a      	add	r2, r3
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	6a1a      	ldr	r2, [r3, #32]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d907      	bls.n	8005f92 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	6a1a      	ldr	r2, [r3, #32]
 8005f86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f8a:	1ad2      	subs	r2, r2, r3
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	621a      	str	r2, [r3, #32]
 8005f90:	e006      	b.n	8005fa0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	785b      	ldrb	r3, [r3, #1]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d16b      	bne.n	8006084 <USB_EPStartXfer+0x5e6>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	461a      	mov	r2, r3
 8005fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fbc:	4413      	add	r3, r2
 8005fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	00da      	lsls	r2, r3, #3
 8005fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc8:	4413      	add	r3, r2
 8005fca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd2:	881b      	ldrh	r3, [r3, #0]
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fde:	801a      	strh	r2, [r3, #0]
 8005fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10a      	bne.n	8005ffe <USB_EPStartXfer+0x560>
 8005fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ff2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ffa:	801a      	strh	r2, [r3, #0]
 8005ffc:	e05b      	b.n	80060b6 <USB_EPStartXfer+0x618>
 8005ffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006002:	2b3e      	cmp	r3, #62	@ 0x3e
 8006004:	d81c      	bhi.n	8006040 <USB_EPStartXfer+0x5a2>
 8006006:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800600a:	085b      	lsrs	r3, r3, #1
 800600c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006010:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	2b00      	cmp	r3, #0
 800601a:	d004      	beq.n	8006026 <USB_EPStartXfer+0x588>
 800601c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006020:	3301      	adds	r3, #1
 8006022:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	b29a      	uxth	r2, r3
 800602c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006030:	b29b      	uxth	r3, r3
 8006032:	029b      	lsls	r3, r3, #10
 8006034:	b29b      	uxth	r3, r3
 8006036:	4313      	orrs	r3, r2
 8006038:	b29a      	uxth	r2, r3
 800603a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800603c:	801a      	strh	r2, [r3, #0]
 800603e:	e03a      	b.n	80060b6 <USB_EPStartXfer+0x618>
 8006040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006044:	095b      	lsrs	r3, r3, #5
 8006046:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800604a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800604e:	f003 031f 	and.w	r3, r3, #31
 8006052:	2b00      	cmp	r3, #0
 8006054:	d104      	bne.n	8006060 <USB_EPStartXfer+0x5c2>
 8006056:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800605a:	3b01      	subs	r3, #1
 800605c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006062:	881b      	ldrh	r3, [r3, #0]
 8006064:	b29a      	uxth	r2, r3
 8006066:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800606a:	b29b      	uxth	r3, r3
 800606c:	029b      	lsls	r3, r3, #10
 800606e:	b29b      	uxth	r3, r3
 8006070:	4313      	orrs	r3, r2
 8006072:	b29b      	uxth	r3, r3
 8006074:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006078:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800607c:	b29a      	uxth	r2, r3
 800607e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006080:	801a      	strh	r2, [r3, #0]
 8006082:	e018      	b.n	80060b6 <USB_EPStartXfer+0x618>
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	785b      	ldrb	r3, [r3, #1]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d114      	bne.n	80060b6 <USB_EPStartXfer+0x618>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006092:	b29b      	uxth	r3, r3
 8006094:	461a      	mov	r2, r3
 8006096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006098:	4413      	add	r3, r2
 800609a:	643b      	str	r3, [r7, #64]	@ 0x40
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	00da      	lsls	r2, r3, #3
 80060a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a4:	4413      	add	r3, r2
 80060a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80060aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060b4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	895b      	ldrh	r3, [r3, #10]
 80060ba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	6959      	ldr	r1, [r3, #20]
 80060c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fbca 	bl	8006866 <USB_WritePMA>
 80060d2:	e193      	b.n	80063fc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	881b      	ldrh	r3, [r3, #0]
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80060ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060f2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	441a      	add	r2, r3
 8006100:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006104:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006108:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800610c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006110:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006114:	b29b      	uxth	r3, r3
 8006116:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006122:	b29b      	uxth	r3, r3
 8006124:	461a      	mov	r2, r3
 8006126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006128:	4413      	add	r3, r2
 800612a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	00da      	lsls	r2, r3, #3
 8006132:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006134:	4413      	add	r3, r2
 8006136:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800613a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800613c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006140:	b29a      	uxth	r2, r3
 8006142:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006144:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	891b      	ldrh	r3, [r3, #8]
 800614a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	6959      	ldr	r1, [r3, #20]
 8006152:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006156:	b29b      	uxth	r3, r3
 8006158:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 fb82 	bl	8006866 <USB_WritePMA>
 8006162:	e14b      	b.n	80063fc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	6a1a      	ldr	r2, [r3, #32]
 8006168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800616c:	1ad2      	subs	r2, r2, r3
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	4413      	add	r3, r2
 800617c:	881b      	ldrh	r3, [r3, #0]
 800617e:	b29b      	uxth	r3, r3
 8006180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 809a 	beq.w	80062be <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	673b      	str	r3, [r7, #112]	@ 0x70
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	785b      	ldrb	r3, [r3, #1]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d16b      	bne.n	800626e <USB_EPStartXfer+0x7d0>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	66bb      	str	r3, [r7, #104]	@ 0x68
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	461a      	mov	r2, r3
 80061a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061a6:	4413      	add	r3, r2
 80061a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	00da      	lsls	r2, r3, #3
 80061b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061b2:	4413      	add	r3, r2
 80061b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80061b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80061ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	b29b      	uxth	r3, r3
 80061c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061c8:	801a      	strh	r2, [r3, #0]
 80061ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10a      	bne.n	80061e8 <USB_EPStartXfer+0x74a>
 80061d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061d4:	881b      	ldrh	r3, [r3, #0]
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061e4:	801a      	strh	r2, [r3, #0]
 80061e6:	e05b      	b.n	80062a0 <USB_EPStartXfer+0x802>
 80061e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80061ee:	d81c      	bhi.n	800622a <USB_EPStartXfer+0x78c>
 80061f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061f4:	085b      	lsrs	r3, r3, #1
 80061f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d004      	beq.n	8006210 <USB_EPStartXfer+0x772>
 8006206:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800620a:	3301      	adds	r3, #1
 800620c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006210:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006212:	881b      	ldrh	r3, [r3, #0]
 8006214:	b29a      	uxth	r2, r3
 8006216:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800621a:	b29b      	uxth	r3, r3
 800621c:	029b      	lsls	r3, r3, #10
 800621e:	b29b      	uxth	r3, r3
 8006220:	4313      	orrs	r3, r2
 8006222:	b29a      	uxth	r2, r3
 8006224:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006226:	801a      	strh	r2, [r3, #0]
 8006228:	e03a      	b.n	80062a0 <USB_EPStartXfer+0x802>
 800622a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800622e:	095b      	lsrs	r3, r3, #5
 8006230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006234:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006238:	f003 031f 	and.w	r3, r3, #31
 800623c:	2b00      	cmp	r3, #0
 800623e:	d104      	bne.n	800624a <USB_EPStartXfer+0x7ac>
 8006240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006244:	3b01      	subs	r3, #1
 8006246:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800624a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800624c:	881b      	ldrh	r3, [r3, #0]
 800624e:	b29a      	uxth	r2, r3
 8006250:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006254:	b29b      	uxth	r3, r3
 8006256:	029b      	lsls	r3, r3, #10
 8006258:	b29b      	uxth	r3, r3
 800625a:	4313      	orrs	r3, r2
 800625c:	b29b      	uxth	r3, r3
 800625e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006262:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006266:	b29a      	uxth	r2, r3
 8006268:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800626a:	801a      	strh	r2, [r3, #0]
 800626c:	e018      	b.n	80062a0 <USB_EPStartXfer+0x802>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	785b      	ldrb	r3, [r3, #1]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d114      	bne.n	80062a0 <USB_EPStartXfer+0x802>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800627c:	b29b      	uxth	r3, r3
 800627e:	461a      	mov	r2, r3
 8006280:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006282:	4413      	add	r3, r2
 8006284:	673b      	str	r3, [r7, #112]	@ 0x70
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	00da      	lsls	r2, r3, #3
 800628c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800628e:	4413      	add	r3, r2
 8006290:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006294:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800629a:	b29a      	uxth	r2, r3
 800629c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800629e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	895b      	ldrh	r3, [r3, #10]
 80062a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	6959      	ldr	r1, [r3, #20]
 80062ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fad5 	bl	8006866 <USB_WritePMA>
 80062bc:	e09e      	b.n	80063fc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	785b      	ldrb	r3, [r3, #1]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d16b      	bne.n	800639e <USB_EPStartXfer+0x900>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	461a      	mov	r2, r3
 80062d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80062d6:	4413      	add	r3, r2
 80062d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	00da      	lsls	r2, r3, #3
 80062e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80062e2:	4413      	add	r3, r2
 80062e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80062e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062ec:	881b      	ldrh	r3, [r3, #0]
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062f8:	801a      	strh	r2, [r3, #0]
 80062fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d10a      	bne.n	8006318 <USB_EPStartXfer+0x87a>
 8006302:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006304:	881b      	ldrh	r3, [r3, #0]
 8006306:	b29b      	uxth	r3, r3
 8006308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800630c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006310:	b29a      	uxth	r2, r3
 8006312:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006314:	801a      	strh	r2, [r3, #0]
 8006316:	e063      	b.n	80063e0 <USB_EPStartXfer+0x942>
 8006318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800631c:	2b3e      	cmp	r3, #62	@ 0x3e
 800631e:	d81c      	bhi.n	800635a <USB_EPStartXfer+0x8bc>
 8006320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006324:	085b      	lsrs	r3, r3, #1
 8006326:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800632a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d004      	beq.n	8006340 <USB_EPStartXfer+0x8a2>
 8006336:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800633a:	3301      	adds	r3, #1
 800633c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006340:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006342:	881b      	ldrh	r3, [r3, #0]
 8006344:	b29a      	uxth	r2, r3
 8006346:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800634a:	b29b      	uxth	r3, r3
 800634c:	029b      	lsls	r3, r3, #10
 800634e:	b29b      	uxth	r3, r3
 8006350:	4313      	orrs	r3, r2
 8006352:	b29a      	uxth	r2, r3
 8006354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006356:	801a      	strh	r2, [r3, #0]
 8006358:	e042      	b.n	80063e0 <USB_EPStartXfer+0x942>
 800635a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800635e:	095b      	lsrs	r3, r3, #5
 8006360:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006368:	f003 031f 	and.w	r3, r3, #31
 800636c:	2b00      	cmp	r3, #0
 800636e:	d104      	bne.n	800637a <USB_EPStartXfer+0x8dc>
 8006370:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006374:	3b01      	subs	r3, #1
 8006376:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800637a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	b29a      	uxth	r2, r3
 8006380:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006384:	b29b      	uxth	r3, r3
 8006386:	029b      	lsls	r3, r3, #10
 8006388:	b29b      	uxth	r3, r3
 800638a:	4313      	orrs	r3, r2
 800638c:	b29b      	uxth	r3, r3
 800638e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006392:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006396:	b29a      	uxth	r2, r3
 8006398:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800639a:	801a      	strh	r2, [r3, #0]
 800639c:	e020      	b.n	80063e0 <USB_EPStartXfer+0x942>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	785b      	ldrb	r3, [r3, #1]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d11c      	bne.n	80063e0 <USB_EPStartXfer+0x942>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	461a      	mov	r2, r3
 80063b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063ba:	4413      	add	r3, r2
 80063bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	00da      	lsls	r2, r3, #3
 80063c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063ca:	4413      	add	r3, r2
 80063cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80063d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80063d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063d8:	b29a      	uxth	r2, r3
 80063da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80063de:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	891b      	ldrh	r3, [r3, #8]
 80063e4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	6959      	ldr	r1, [r3, #20]
 80063ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fa35 	bl	8006866 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	b29b      	uxth	r3, r3
 800640a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800640e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006412:	817b      	strh	r3, [r7, #10]
 8006414:	897b      	ldrh	r3, [r7, #10]
 8006416:	f083 0310 	eor.w	r3, r3, #16
 800641a:	817b      	strh	r3, [r7, #10]
 800641c:	897b      	ldrh	r3, [r7, #10]
 800641e:	f083 0320 	eor.w	r3, r3, #32
 8006422:	817b      	strh	r3, [r7, #10]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	009b      	lsls	r3, r3, #2
 800642c:	441a      	add	r2, r3
 800642e:	897b      	ldrh	r3, [r7, #10]
 8006430:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006434:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006438:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800643c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006440:	b29b      	uxth	r3, r3
 8006442:	8013      	strh	r3, [r2, #0]
 8006444:	e0d5      	b.n	80065f2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	7b1b      	ldrb	r3, [r3, #12]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d156      	bne.n	80064fc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d122      	bne.n	800649c <USB_EPStartXfer+0x9fe>
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	78db      	ldrb	r3, [r3, #3]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d11e      	bne.n	800649c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4413      	add	r3, r2
 8006468:	881b      	ldrh	r3, [r3, #0]
 800646a:	b29b      	uxth	r3, r3
 800646c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006470:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006474:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	441a      	add	r2, r3
 8006482:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006486:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800648a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800648e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006496:	b29b      	uxth	r3, r3
 8006498:	8013      	strh	r3, [r2, #0]
 800649a:	e01d      	b.n	80064d8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	4413      	add	r3, r2
 80064a6:	881b      	ldrh	r3, [r3, #0]
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80064ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064b2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	441a      	add	r2, r3
 80064c0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80064c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	699a      	ldr	r2, [r3, #24]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d907      	bls.n	80064f4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	699a      	ldr	r2, [r3, #24]
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	1ad2      	subs	r2, r2, r3
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	619a      	str	r2, [r3, #24]
 80064f2:	e054      	b.n	800659e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2200      	movs	r2, #0
 80064f8:	619a      	str	r2, [r3, #24]
 80064fa:	e050      	b.n	800659e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	78db      	ldrb	r3, [r3, #3]
 8006500:	2b02      	cmp	r3, #2
 8006502:	d142      	bne.n	800658a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d048      	beq.n	800659e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4413      	add	r3, r2
 8006516:	881b      	ldrh	r3, [r3, #0]
 8006518:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800651c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006520:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d005      	beq.n	8006534 <USB_EPStartXfer+0xa96>
 8006528:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800652c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10b      	bne.n	800654c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006534:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800653c:	2b00      	cmp	r3, #0
 800653e:	d12e      	bne.n	800659e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006540:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	d128      	bne.n	800659e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	881b      	ldrh	r3, [r3, #0]
 8006558:	b29b      	uxth	r3, r3
 800655a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800655e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006562:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	441a      	add	r2, r3
 8006570:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8006574:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006578:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800657c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006580:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006584:	b29b      	uxth	r3, r3
 8006586:	8013      	strh	r3, [r2, #0]
 8006588:	e009      	b.n	800659e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	78db      	ldrb	r3, [r3, #3]
 800658e:	2b01      	cmp	r3, #1
 8006590:	d103      	bne.n	800659a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2200      	movs	r2, #0
 8006596:	619a      	str	r2, [r3, #24]
 8006598:	e001      	b.n	800659e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e02a      	b.n	80065f4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	4413      	add	r3, r2
 80065a8:	881b      	ldrh	r3, [r3, #0]
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065b4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80065b8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80065bc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80065c0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80065c4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80065c8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80065cc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	441a      	add	r2, r3
 80065da:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80065de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	37b0      	adds	r7, #176	@ 0xb0
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	785b      	ldrb	r3, [r3, #1]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d020      	beq.n	8006650 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	4413      	add	r3, r2
 8006618:	881b      	ldrh	r3, [r3, #0]
 800661a:	b29b      	uxth	r3, r3
 800661c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006620:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006624:	81bb      	strh	r3, [r7, #12]
 8006626:	89bb      	ldrh	r3, [r7, #12]
 8006628:	f083 0310 	eor.w	r3, r3, #16
 800662c:	81bb      	strh	r3, [r7, #12]
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	441a      	add	r2, r3
 8006638:	89bb      	ldrh	r3, [r7, #12]
 800663a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800663e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006642:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800664a:	b29b      	uxth	r3, r3
 800664c:	8013      	strh	r3, [r2, #0]
 800664e:	e01f      	b.n	8006690 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	881b      	ldrh	r3, [r3, #0]
 800665c:	b29b      	uxth	r3, r3
 800665e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006666:	81fb      	strh	r3, [r7, #14]
 8006668:	89fb      	ldrh	r3, [r7, #14]
 800666a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800666e:	81fb      	strh	r3, [r7, #14]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	441a      	add	r2, r3
 800667a:	89fb      	ldrh	r3, [r7, #14]
 800667c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006680:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800668c:	b29b      	uxth	r3, r3
 800668e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800669e:	b480      	push	{r7}
 80066a0:	b087      	sub	sp, #28
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	785b      	ldrb	r3, [r3, #1]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d04c      	beq.n	800674a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4413      	add	r3, r2
 80066ba:	881b      	ldrh	r3, [r3, #0]
 80066bc:	823b      	strh	r3, [r7, #16]
 80066be:	8a3b      	ldrh	r3, [r7, #16]
 80066c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d01b      	beq.n	8006700 <USB_EPClearStall+0x62>
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	4413      	add	r3, r2
 80066d2:	881b      	ldrh	r3, [r3, #0]
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066de:	81fb      	strh	r3, [r7, #14]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	441a      	add	r2, r3
 80066ea:	89fb      	ldrh	r3, [r7, #14]
 80066ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	78db      	ldrb	r3, [r3, #3]
 8006704:	2b01      	cmp	r3, #1
 8006706:	d06c      	beq.n	80067e2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	881b      	ldrh	r3, [r3, #0]
 8006714:	b29b      	uxth	r3, r3
 8006716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800671a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800671e:	81bb      	strh	r3, [r7, #12]
 8006720:	89bb      	ldrh	r3, [r7, #12]
 8006722:	f083 0320 	eor.w	r3, r3, #32
 8006726:	81bb      	strh	r3, [r7, #12]
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	441a      	add	r2, r3
 8006732:	89bb      	ldrh	r3, [r7, #12]
 8006734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800673c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006744:	b29b      	uxth	r3, r3
 8006746:	8013      	strh	r3, [r2, #0]
 8006748:	e04b      	b.n	80067e2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	4413      	add	r3, r2
 8006754:	881b      	ldrh	r3, [r3, #0]
 8006756:	82fb      	strh	r3, [r7, #22]
 8006758:	8afb      	ldrh	r3, [r7, #22]
 800675a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d01b      	beq.n	800679a <USB_EPClearStall+0xfc>
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	881b      	ldrh	r3, [r3, #0]
 800676e:	b29b      	uxth	r3, r3
 8006770:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006778:	82bb      	strh	r3, [r7, #20]
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	441a      	add	r2, r3
 8006784:	8abb      	ldrh	r3, [r7, #20]
 8006786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800678a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800678e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006796:	b29b      	uxth	r3, r3
 8006798:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4413      	add	r3, r2
 80067a4:	881b      	ldrh	r3, [r3, #0]
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b0:	827b      	strh	r3, [r7, #18]
 80067b2:	8a7b      	ldrh	r3, [r7, #18]
 80067b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80067b8:	827b      	strh	r3, [r7, #18]
 80067ba:	8a7b      	ldrh	r3, [r7, #18]
 80067bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80067c0:	827b      	strh	r3, [r7, #18]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	441a      	add	r2, r3
 80067cc:	8a7b      	ldrh	r3, [r7, #18]
 80067ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067de:	b29b      	uxth	r3, r3
 80067e0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	371c      	adds	r7, #28
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	460b      	mov	r3, r1
 80067fa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80067fc:	78fb      	ldrb	r3, [r7, #3]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d103      	bne.n	800680a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2280      	movs	r2, #128	@ 0x80
 8006806:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006826:	b29b      	uxth	r3, r3
 8006828:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800682c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006830:	b29a      	uxth	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006846:	b480      	push	{r7}
 8006848:	b085      	sub	sp, #20
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006854:	b29b      	uxth	r3, r3
 8006856:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006858:	68fb      	ldr	r3, [r7, #12]
}
 800685a:	4618      	mov	r0, r3
 800685c:	3714      	adds	r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006866:	b480      	push	{r7}
 8006868:	b08b      	sub	sp, #44	@ 0x2c
 800686a:	af00      	add	r7, sp, #0
 800686c:	60f8      	str	r0, [r7, #12]
 800686e:	60b9      	str	r1, [r7, #8]
 8006870:	4611      	mov	r1, r2
 8006872:	461a      	mov	r2, r3
 8006874:	460b      	mov	r3, r1
 8006876:	80fb      	strh	r3, [r7, #6]
 8006878:	4613      	mov	r3, r2
 800687a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800687c:	88bb      	ldrh	r3, [r7, #4]
 800687e:	3301      	adds	r3, #1
 8006880:	085b      	lsrs	r3, r3, #1
 8006882:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800688c:	88fa      	ldrh	r2, [r7, #6]
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	4413      	add	r3, r2
 8006892:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006896:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
 800689c:	e01c      	b.n	80068d8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	3301      	adds	r3, #1
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	b21b      	sxth	r3, r3
 80068ac:	021b      	lsls	r3, r3, #8
 80068ae:	b21a      	sxth	r2, r3
 80068b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	b21b      	sxth	r3, r3
 80068b8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	8a7a      	ldrh	r2, [r7, #18]
 80068be:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80068c0:	6a3b      	ldr	r3, [r7, #32]
 80068c2:	3302      	adds	r3, #2
 80068c4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	3301      	adds	r3, #1
 80068ca:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	3301      	adds	r3, #1
 80068d0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	3b01      	subs	r3, #1
 80068d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80068d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1df      	bne.n	800689e <USB_WritePMA+0x38>
  }
}
 80068de:	bf00      	nop
 80068e0:	bf00      	nop
 80068e2:	372c      	adds	r7, #44	@ 0x2c
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b08b      	sub	sp, #44	@ 0x2c
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	4611      	mov	r1, r2
 80068f8:	461a      	mov	r2, r3
 80068fa:	460b      	mov	r3, r1
 80068fc:	80fb      	strh	r3, [r7, #6]
 80068fe:	4613      	mov	r3, r2
 8006900:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006902:	88bb      	ldrh	r3, [r7, #4]
 8006904:	085b      	lsrs	r3, r3, #1
 8006906:	b29b      	uxth	r3, r3
 8006908:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006912:	88fa      	ldrh	r2, [r7, #6]
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	4413      	add	r3, r2
 8006918:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800691c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	627b      	str	r3, [r7, #36]	@ 0x24
 8006922:	e018      	b.n	8006956 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006924:	6a3b      	ldr	r3, [r7, #32]
 8006926:	881b      	ldrh	r3, [r3, #0]
 8006928:	b29b      	uxth	r3, r3
 800692a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	3302      	adds	r3, #2
 8006930:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	b2da      	uxtb	r2, r3
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	3301      	adds	r3, #1
 800693e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	0a1b      	lsrs	r3, r3, #8
 8006944:	b2da      	uxtb	r2, r3
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	3301      	adds	r3, #1
 800694e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006952:	3b01      	subs	r3, #1
 8006954:	627b      	str	r3, [r7, #36]	@ 0x24
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1e3      	bne.n	8006924 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800695c:	88bb      	ldrh	r3, [r7, #4]
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	b29b      	uxth	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	d007      	beq.n	8006978 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	881b      	ldrh	r3, [r3, #0]
 800696c:	b29b      	uxth	r3, r3
 800696e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	b2da      	uxtb	r2, r3
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	701a      	strb	r2, [r3, #0]
  }
}
 8006978:	bf00      	nop
 800697a:	372c      	adds	r7, #44	@ 0x2c
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	460b      	mov	r3, r1
 800698e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006990:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006994:	f002 f8a6 	bl	8008ae4 <USBD_static_malloc>
 8006998:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d105      	bne.n	80069ac <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80069a8:	2302      	movs	r3, #2
 80069aa:	e066      	b.n	8006a7a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	7c1b      	ldrb	r3, [r3, #16]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d119      	bne.n	80069f0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80069bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069c0:	2202      	movs	r2, #2
 80069c2:	2181      	movs	r1, #129	@ 0x81
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f001 ff34 	bl	8008832 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2201      	movs	r2, #1
 80069ce:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80069d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069d4:	2202      	movs	r2, #2
 80069d6:	2101      	movs	r1, #1
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f001 ff2a 	bl	8008832 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2201      	movs	r2, #1
 80069e2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2210      	movs	r2, #16
 80069ea:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80069ee:	e016      	b.n	8006a1e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80069f0:	2340      	movs	r3, #64	@ 0x40
 80069f2:	2202      	movs	r2, #2
 80069f4:	2181      	movs	r1, #129	@ 0x81
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f001 ff1b 	bl	8008832 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006a02:	2340      	movs	r3, #64	@ 0x40
 8006a04:	2202      	movs	r2, #2
 8006a06:	2101      	movs	r1, #1
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f001 ff12 	bl	8008832 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2210      	movs	r2, #16
 8006a1a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006a1e:	2308      	movs	r3, #8
 8006a20:	2203      	movs	r2, #3
 8006a22:	2182      	movs	r1, #130	@ 0x82
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f001 ff04 	bl	8008832 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	7c1b      	ldrb	r3, [r3, #16]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d109      	bne.n	8006a68 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a5e:	2101      	movs	r1, #1
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f001 ffd5 	bl	8008a10 <USBD_LL_PrepareReceive>
 8006a66:	e007      	b.n	8006a78 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a6e:	2340      	movs	r3, #64	@ 0x40
 8006a70:	2101      	movs	r1, #1
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f001 ffcc 	bl	8008a10 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b082      	sub	sp, #8
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006a8e:	2181      	movs	r1, #129	@ 0x81
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f001 fef4 	bl	800887e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f001 feed 	bl	800887e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006aac:	2182      	movs	r1, #130	@ 0x82
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f001 fee5 	bl	800887e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00e      	beq.n	8006aec <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f002 f80e 	bl	8008b00 <USBD_static_free>
    pdev->pClassData = NULL;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006aec:	2300      	movs	r3, #0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
	...

08006af8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b086      	sub	sp, #24
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006b08:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b12:	2300      	movs	r3, #0
 8006b14:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e0af      	b.n	8006c80 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d03f      	beq.n	8006bac <USBD_CDC_Setup+0xb4>
 8006b2c:	2b20      	cmp	r3, #32
 8006b2e:	f040 809f 	bne.w	8006c70 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	88db      	ldrh	r3, [r3, #6]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d02e      	beq.n	8006b98 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	b25b      	sxtb	r3, r3
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	da16      	bge.n	8006b72 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8006b50:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006b52:	683a      	ldr	r2, [r7, #0]
 8006b54:	88d2      	ldrh	r2, [r2, #6]
 8006b56:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	88db      	ldrh	r3, [r3, #6]
 8006b5c:	2b07      	cmp	r3, #7
 8006b5e:	bf28      	it	cs
 8006b60:	2307      	movcs	r3, #7
 8006b62:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	89fa      	ldrh	r2, [r7, #14]
 8006b68:	4619      	mov	r1, r3
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f001 fa9f 	bl	80080ae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006b70:	e085      	b.n	8006c7e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	785a      	ldrb	r2, [r3, #1]
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	88db      	ldrh	r3, [r3, #6]
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006b88:	6939      	ldr	r1, [r7, #16]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	88db      	ldrh	r3, [r3, #6]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f001 fab8 	bl	8008106 <USBD_CtlPrepareRx>
      break;
 8006b96:	e072      	b.n	8006c7e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	683a      	ldr	r2, [r7, #0]
 8006ba2:	7850      	ldrb	r0, [r2, #1]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	6839      	ldr	r1, [r7, #0]
 8006ba8:	4798      	blx	r3
      break;
 8006baa:	e068      	b.n	8006c7e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	785b      	ldrb	r3, [r3, #1]
 8006bb0:	2b0b      	cmp	r3, #11
 8006bb2:	d852      	bhi.n	8006c5a <USBD_CDC_Setup+0x162>
 8006bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bbc <USBD_CDC_Setup+0xc4>)
 8006bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bba:	bf00      	nop
 8006bbc:	08006bed 	.word	0x08006bed
 8006bc0:	08006c69 	.word	0x08006c69
 8006bc4:	08006c5b 	.word	0x08006c5b
 8006bc8:	08006c5b 	.word	0x08006c5b
 8006bcc:	08006c5b 	.word	0x08006c5b
 8006bd0:	08006c5b 	.word	0x08006c5b
 8006bd4:	08006c5b 	.word	0x08006c5b
 8006bd8:	08006c5b 	.word	0x08006c5b
 8006bdc:	08006c5b 	.word	0x08006c5b
 8006be0:	08006c5b 	.word	0x08006c5b
 8006be4:	08006c17 	.word	0x08006c17
 8006be8:	08006c41 	.word	0x08006c41
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b03      	cmp	r3, #3
 8006bf6:	d107      	bne.n	8006c08 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006bf8:	f107 030a 	add.w	r3, r7, #10
 8006bfc:	2202      	movs	r2, #2
 8006bfe:	4619      	mov	r1, r3
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f001 fa54 	bl	80080ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c06:	e032      	b.n	8006c6e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006c08:	6839      	ldr	r1, [r7, #0]
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f001 f9de 	bl	8007fcc <USBD_CtlError>
            ret = USBD_FAIL;
 8006c10:	2303      	movs	r3, #3
 8006c12:	75fb      	strb	r3, [r7, #23]
          break;
 8006c14:	e02b      	b.n	8006c6e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b03      	cmp	r3, #3
 8006c20:	d107      	bne.n	8006c32 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006c22:	f107 030d 	add.w	r3, r7, #13
 8006c26:	2201      	movs	r2, #1
 8006c28:	4619      	mov	r1, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f001 fa3f 	bl	80080ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c30:	e01d      	b.n	8006c6e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006c32:	6839      	ldr	r1, [r7, #0]
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f001 f9c9 	bl	8007fcc <USBD_CtlError>
            ret = USBD_FAIL;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	75fb      	strb	r3, [r7, #23]
          break;
 8006c3e:	e016      	b.n	8006c6e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	2b03      	cmp	r3, #3
 8006c4a:	d00f      	beq.n	8006c6c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8006c4c:	6839      	ldr	r1, [r7, #0]
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f001 f9bc 	bl	8007fcc <USBD_CtlError>
            ret = USBD_FAIL;
 8006c54:	2303      	movs	r3, #3
 8006c56:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006c58:	e008      	b.n	8006c6c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006c5a:	6839      	ldr	r1, [r7, #0]
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f001 f9b5 	bl	8007fcc <USBD_CtlError>
          ret = USBD_FAIL;
 8006c62:	2303      	movs	r3, #3
 8006c64:	75fb      	strb	r3, [r7, #23]
          break;
 8006c66:	e002      	b.n	8006c6e <USBD_CDC_Setup+0x176>
          break;
 8006c68:	bf00      	nop
 8006c6a:	e008      	b.n	8006c7e <USBD_CDC_Setup+0x186>
          break;
 8006c6c:	bf00      	nop
      }
      break;
 8006c6e:	e006      	b.n	8006c7e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006c70:	6839      	ldr	r1, [r7, #0]
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f001 f9aa 	bl	8007fcc <USBD_CtlError>
      ret = USBD_FAIL;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8006c7c:	bf00      	nop
  }

  return (uint8_t)ret;
 8006c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3718      	adds	r7, #24
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	460b      	mov	r3, r1
 8006c92:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8006c9a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	e04f      	b.n	8006d4a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006cb0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006cb2:	78fa      	ldrb	r2, [r7, #3]
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4413      	add	r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	440b      	add	r3, r1
 8006cc0:	3318      	adds	r3, #24
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d029      	beq.n	8006d1c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006cc8:	78fa      	ldrb	r2, [r7, #3]
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	4413      	add	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	440b      	add	r3, r1
 8006cd6:	3318      	adds	r3, #24
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	78f9      	ldrb	r1, [r7, #3]
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	460b      	mov	r3, r1
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	440b      	add	r3, r1
 8006ce4:	00db      	lsls	r3, r3, #3
 8006ce6:	4403      	add	r3, r0
 8006ce8:	3320      	adds	r3, #32
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	fbb2 f1f3 	udiv	r1, r2, r3
 8006cf0:	fb01 f303 	mul.w	r3, r1, r3
 8006cf4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d110      	bne.n	8006d1c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	6879      	ldr	r1, [r7, #4]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4413      	add	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	440b      	add	r3, r1
 8006d08:	3318      	adds	r3, #24
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d0e:	78f9      	ldrb	r1, [r7, #3]
 8006d10:	2300      	movs	r3, #0
 8006d12:	2200      	movs	r2, #0
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f001 fe5a 	bl	80089ce <USBD_LL_Transmit>
 8006d1a:	e015      	b.n	8006d48 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d00b      	beq.n	8006d48 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	68ba      	ldr	r2, [r7, #8]
 8006d3a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006d3e:	68ba      	ldr	r2, [r7, #8]
 8006d40:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006d44:	78fa      	ldrb	r2, [r7, #3]
 8006d46:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3710      	adds	r7, #16
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b084      	sub	sp, #16
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006d64:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d101      	bne.n	8006d74 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006d70:	2303      	movs	r3, #3
 8006d72:	e015      	b.n	8006da0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 fe6a 	bl	8008a52 <USBD_LL_GetRxDataSize>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006d9a:	4611      	mov	r1, r2
 8006d9c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006db6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e01a      	b.n	8006df8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d014      	beq.n	8006df6 <USBD_CDC_EP0_RxReady+0x4e>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006dd2:	2bff      	cmp	r3, #255	@ 0xff
 8006dd4:	d00f      	beq.n	8006df6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8006de4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006dec:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	22ff      	movs	r2, #255	@ 0xff
 8006df2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2243      	movs	r2, #67	@ 0x43
 8006e0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006e0e:	4b03      	ldr	r3, [pc, #12]	@ (8006e1c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	20000094 	.word	0x20000094

08006e20 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2243      	movs	r2, #67	@ 0x43
 8006e2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006e2e:	4b03      	ldr	r3, [pc, #12]	@ (8006e3c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	20000050 	.word	0x20000050

08006e40 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2243      	movs	r2, #67	@ 0x43
 8006e4c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006e4e:	4b03      	ldr	r3, [pc, #12]	@ (8006e5c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	200000d8 	.word	0x200000d8

08006e60 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b083      	sub	sp, #12
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	220a      	movs	r2, #10
 8006e6c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e6e:	4b03      	ldr	r3, [pc, #12]	@ (8006e7c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	2000000c 	.word	0x2000000c

08006e80 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d101      	bne.n	8006e94 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e004      	b.n	8006e9e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	683a      	ldr	r2, [r7, #0]
 8006e98:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	370c      	adds	r7, #12
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr

08006eaa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006eaa:	b480      	push	{r7}
 8006eac:	b087      	sub	sp, #28
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	60f8      	str	r0, [r7, #12]
 8006eb2:	60b9      	str	r1, [r7, #8]
 8006eb4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006ebc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d101      	bne.n	8006ec8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e008      	b.n	8006eda <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	68ba      	ldr	r2, [r7, #8]
 8006ecc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr

08006ee6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b085      	sub	sp, #20
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
 8006eee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006ef6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d101      	bne.n	8006f02 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e004      	b.n	8006f0c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	683a      	ldr	r2, [r7, #0]
 8006f06:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e016      	b.n	8006f64 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	7c1b      	ldrb	r3, [r3, #16]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d109      	bne.n	8006f52 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f48:	2101      	movs	r1, #1
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f001 fd60 	bl	8008a10 <USBD_LL_PrepareReceive>
 8006f50:	e007      	b.n	8006f62 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f58:	2340      	movs	r3, #64	@ 0x40
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f001 fd57 	bl	8008a10 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b086      	sub	sp, #24
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	4613      	mov	r3, r2
 8006f78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006f80:	2303      	movs	r3, #3
 8006f82:	e01f      	b.n	8006fc4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	68ba      	ldr	r2, [r7, #8]
 8006fa6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2201      	movs	r2, #1
 8006fae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	79fa      	ldrb	r2, [r7, #7]
 8006fb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f001 fbbf 	bl	800873c <USBD_LL_Init>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3718      	adds	r7, #24
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e016      	b.n	8007012 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00b      	beq.n	8007010 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007000:	f107 020e 	add.w	r2, r7, #14
 8007004:	4610      	mov	r0, r2
 8007006:	4798      	blx	r3
 8007008:	4602      	mov	r2, r0
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b082      	sub	sp, #8
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f001 fbea 	bl	80087fc <USBD_LL_Start>
 8007028:	4603      	mov	r3, r0
}
 800702a:	4618      	mov	r0, r3
 800702c:	3708      	adds	r7, #8
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}

08007032 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007032:	b480      	push	{r7}
 8007034:	b083      	sub	sp, #12
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	460b      	mov	r3, r1
 8007052:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007054:	2303      	movs	r3, #3
 8007056:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800705e:	2b00      	cmp	r3, #0
 8007060:	d009      	beq.n	8007076 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	78fa      	ldrb	r2, [r7, #3]
 800706c:	4611      	mov	r1, r2
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	4798      	blx	r3
 8007072:	4603      	mov	r3, r0
 8007074:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007076:	7bfb      	ldrb	r3, [r7, #15]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	460b      	mov	r3, r1
 800708a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007092:	2b00      	cmp	r3, #0
 8007094:	d007      	beq.n	80070a6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	78fa      	ldrb	r2, [r7, #3]
 80070a0:	4611      	mov	r1, r2
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	4798      	blx	r3
  }

  return USBD_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3708      	adds	r7, #8
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80070c0:	6839      	ldr	r1, [r7, #0]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 ff48 	bl	8007f58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80070d6:	461a      	mov	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80070e4:	f003 031f 	and.w	r3, r3, #31
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d01a      	beq.n	8007122 <USBD_LL_SetupStage+0x72>
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d822      	bhi.n	8007136 <USBD_LL_SetupStage+0x86>
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d002      	beq.n	80070fa <USBD_LL_SetupStage+0x4a>
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d00a      	beq.n	800710e <USBD_LL_SetupStage+0x5e>
 80070f8:	e01d      	b.n	8007136 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007100:	4619      	mov	r1, r3
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f9f0 	bl	80074e8 <USBD_StdDevReq>
 8007108:	4603      	mov	r3, r0
 800710a:	73fb      	strb	r3, [r7, #15]
      break;
 800710c:	e020      	b.n	8007150 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007114:	4619      	mov	r1, r3
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 fa54 	bl	80075c4 <USBD_StdItfReq>
 800711c:	4603      	mov	r3, r0
 800711e:	73fb      	strb	r3, [r7, #15]
      break;
 8007120:	e016      	b.n	8007150 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007128:	4619      	mov	r1, r3
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fa93 	bl	8007656 <USBD_StdEPReq>
 8007130:	4603      	mov	r3, r0
 8007132:	73fb      	strb	r3, [r7, #15]
      break;
 8007134:	e00c      	b.n	8007150 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800713c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007140:	b2db      	uxtb	r3, r3
 8007142:	4619      	mov	r1, r3
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f001 fbb9 	bl	80088bc <USBD_LL_StallEP>
 800714a:	4603      	mov	r3, r0
 800714c:	73fb      	strb	r3, [r7, #15]
      break;
 800714e:	bf00      	nop
  }

  return ret;
 8007150:	7bfb      	ldrb	r3, [r7, #15]
}
 8007152:	4618      	mov	r0, r3
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b086      	sub	sp, #24
 800715e:	af00      	add	r7, sp, #0
 8007160:	60f8      	str	r0, [r7, #12]
 8007162:	460b      	mov	r3, r1
 8007164:	607a      	str	r2, [r7, #4]
 8007166:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007168:	7afb      	ldrb	r3, [r7, #11]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d138      	bne.n	80071e0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007174:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800717c:	2b03      	cmp	r3, #3
 800717e:	d14a      	bne.n	8007216 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	689a      	ldr	r2, [r3, #8]
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	429a      	cmp	r2, r3
 800718a:	d913      	bls.n	80071b4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	689a      	ldr	r2, [r3, #8]
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	1ad2      	subs	r2, r2, r3
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	68da      	ldr	r2, [r3, #12]
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	4293      	cmp	r3, r2
 80071a4:	bf28      	it	cs
 80071a6:	4613      	movcs	r3, r2
 80071a8:	461a      	mov	r2, r3
 80071aa:	6879      	ldr	r1, [r7, #4]
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f000 ffc7 	bl	8008140 <USBD_CtlContinueRx>
 80071b2:	e030      	b.n	8007216 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	2b03      	cmp	r3, #3
 80071be:	d10b      	bne.n	80071d8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d005      	beq.n	80071d8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f000 ffc2 	bl	8008162 <USBD_CtlSendStatus>
 80071de:	e01a      	b.n	8007216 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	2b03      	cmp	r3, #3
 80071ea:	d114      	bne.n	8007216 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00e      	beq.n	8007216 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071fe:	699b      	ldr	r3, [r3, #24]
 8007200:	7afa      	ldrb	r2, [r7, #11]
 8007202:	4611      	mov	r1, r2
 8007204:	68f8      	ldr	r0, [r7, #12]
 8007206:	4798      	blx	r3
 8007208:	4603      	mov	r3, r0
 800720a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800720c:	7dfb      	ldrb	r3, [r7, #23]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8007212:	7dfb      	ldrb	r3, [r7, #23]
 8007214:	e000      	b.n	8007218 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3718      	adds	r7, #24
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b086      	sub	sp, #24
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	460b      	mov	r3, r1
 800722a:	607a      	str	r2, [r7, #4]
 800722c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800722e:	7afb      	ldrb	r3, [r7, #11]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d16b      	bne.n	800730c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	3314      	adds	r3, #20
 8007238:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007240:	2b02      	cmp	r3, #2
 8007242:	d156      	bne.n	80072f2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	429a      	cmp	r2, r3
 800724e:	d914      	bls.n	800727a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	689a      	ldr	r2, [r3, #8]
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	1ad2      	subs	r2, r2, r3
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	461a      	mov	r2, r3
 8007264:	6879      	ldr	r1, [r7, #4]
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 ff3c 	bl	80080e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800726c:	2300      	movs	r3, #0
 800726e:	2200      	movs	r2, #0
 8007270:	2100      	movs	r1, #0
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f001 fbcc 	bl	8008a10 <USBD_LL_PrepareReceive>
 8007278:	e03b      	b.n	80072f2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	429a      	cmp	r2, r3
 8007284:	d11c      	bne.n	80072c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800728e:	429a      	cmp	r2, r3
 8007290:	d316      	bcc.n	80072c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800729c:	429a      	cmp	r2, r3
 800729e:	d20f      	bcs.n	80072c0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80072a0:	2200      	movs	r2, #0
 80072a2:	2100      	movs	r1, #0
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f000 ff1d 	bl	80080e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80072b2:	2300      	movs	r3, #0
 80072b4:	2200      	movs	r2, #0
 80072b6:	2100      	movs	r1, #0
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f001 fba9 	bl	8008a10 <USBD_LL_PrepareReceive>
 80072be:	e018      	b.n	80072f2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b03      	cmp	r3, #3
 80072ca:	d10b      	bne.n	80072e4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d005      	beq.n	80072e4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80072e4:	2180      	movs	r1, #128	@ 0x80
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f001 fae8 	bl	80088bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 ff4b 	bl	8008188 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d122      	bne.n	8007342 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f7ff fe98 	bl	8007032 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800730a:	e01a      	b.n	8007342 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b03      	cmp	r3, #3
 8007316:	d114      	bne.n	8007342 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800731e:	695b      	ldr	r3, [r3, #20]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00e      	beq.n	8007342 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800732a:	695b      	ldr	r3, [r3, #20]
 800732c:	7afa      	ldrb	r2, [r7, #11]
 800732e:	4611      	mov	r1, r2
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	4798      	blx	r3
 8007334:	4603      	mov	r3, r0
 8007336:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007338:	7dfb      	ldrb	r3, [r7, #23]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800733e:	7dfb      	ldrb	r3, [r7, #23]
 8007340:	e000      	b.n	8007344 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3718      	adds	r7, #24
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007378:	2b00      	cmp	r3, #0
 800737a:	d101      	bne.n	8007380 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800737c:	2303      	movs	r3, #3
 800737e:	e02f      	b.n	80073e0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00f      	beq.n	80073aa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d009      	beq.n	80073aa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6852      	ldr	r2, [r2, #4]
 80073a2:	b2d2      	uxtb	r2, r2
 80073a4:	4611      	mov	r1, r2
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80073aa:	2340      	movs	r3, #64	@ 0x40
 80073ac:	2200      	movs	r2, #0
 80073ae:	2100      	movs	r1, #0
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f001 fa3e 	bl	8008832 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2240      	movs	r2, #64	@ 0x40
 80073c2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80073c6:	2340      	movs	r3, #64	@ 0x40
 80073c8:	2200      	movs	r2, #0
 80073ca:	2180      	movs	r1, #128	@ 0x80
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f001 fa30 	bl	8008832 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2240      	movs	r2, #64	@ 0x40
 80073dc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	78fa      	ldrb	r2, [r7, #3]
 80073f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80073fa:	2300      	movs	r3, #0
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007416:	b2da      	uxtb	r2, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2204      	movs	r2, #4
 8007422:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	4618      	mov	r0, r3
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b04      	cmp	r3, #4
 8007446:	d106      	bne.n	8007456 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800744e:	b2da      	uxtb	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007476:	2303      	movs	r3, #3
 8007478:	e012      	b.n	80074a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b03      	cmp	r3, #3
 8007484:	d10b      	bne.n	800749e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d005      	beq.n	800749e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007498:	69db      	ldr	r3, [r3, #28]
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	3301      	adds	r3, #1
 80074be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80074c6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80074ca:	021b      	lsls	r3, r3, #8
 80074cc:	b21a      	sxth	r2, r3
 80074ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	b21b      	sxth	r3, r3
 80074d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80074d8:	89fb      	ldrh	r3, [r7, #14]
}
 80074da:	4618      	mov	r0, r3
 80074dc:	371c      	adds	r7, #28
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr
	...

080074e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074f2:	2300      	movs	r3, #0
 80074f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80074fe:	2b40      	cmp	r3, #64	@ 0x40
 8007500:	d005      	beq.n	800750e <USBD_StdDevReq+0x26>
 8007502:	2b40      	cmp	r3, #64	@ 0x40
 8007504:	d853      	bhi.n	80075ae <USBD_StdDevReq+0xc6>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00b      	beq.n	8007522 <USBD_StdDevReq+0x3a>
 800750a:	2b20      	cmp	r3, #32
 800750c:	d14f      	bne.n	80075ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	6839      	ldr	r1, [r7, #0]
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	4798      	blx	r3
 800751c:	4603      	mov	r3, r0
 800751e:	73fb      	strb	r3, [r7, #15]
      break;
 8007520:	e04a      	b.n	80075b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	785b      	ldrb	r3, [r3, #1]
 8007526:	2b09      	cmp	r3, #9
 8007528:	d83b      	bhi.n	80075a2 <USBD_StdDevReq+0xba>
 800752a:	a201      	add	r2, pc, #4	@ (adr r2, 8007530 <USBD_StdDevReq+0x48>)
 800752c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007530:	08007585 	.word	0x08007585
 8007534:	08007599 	.word	0x08007599
 8007538:	080075a3 	.word	0x080075a3
 800753c:	0800758f 	.word	0x0800758f
 8007540:	080075a3 	.word	0x080075a3
 8007544:	08007563 	.word	0x08007563
 8007548:	08007559 	.word	0x08007559
 800754c:	080075a3 	.word	0x080075a3
 8007550:	0800757b 	.word	0x0800757b
 8007554:	0800756d 	.word	0x0800756d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007558:	6839      	ldr	r1, [r7, #0]
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 f9de 	bl	800791c <USBD_GetDescriptor>
          break;
 8007560:	e024      	b.n	80075ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007562:	6839      	ldr	r1, [r7, #0]
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 fb6d 	bl	8007c44 <USBD_SetAddress>
          break;
 800756a:	e01f      	b.n	80075ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800756c:	6839      	ldr	r1, [r7, #0]
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 fbac 	bl	8007ccc <USBD_SetConfig>
 8007574:	4603      	mov	r3, r0
 8007576:	73fb      	strb	r3, [r7, #15]
          break;
 8007578:	e018      	b.n	80075ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800757a:	6839      	ldr	r1, [r7, #0]
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fc4b 	bl	8007e18 <USBD_GetConfig>
          break;
 8007582:	e013      	b.n	80075ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007584:	6839      	ldr	r1, [r7, #0]
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 fc7c 	bl	8007e84 <USBD_GetStatus>
          break;
 800758c:	e00e      	b.n	80075ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800758e:	6839      	ldr	r1, [r7, #0]
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 fcab 	bl	8007eec <USBD_SetFeature>
          break;
 8007596:	e009      	b.n	80075ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007598:	6839      	ldr	r1, [r7, #0]
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fcba 	bl	8007f14 <USBD_ClrFeature>
          break;
 80075a0:	e004      	b.n	80075ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80075a2:	6839      	ldr	r1, [r7, #0]
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fd11 	bl	8007fcc <USBD_CtlError>
          break;
 80075aa:	bf00      	nop
      }
      break;
 80075ac:	e004      	b.n	80075b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80075ae:	6839      	ldr	r1, [r7, #0]
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fd0b 	bl	8007fcc <USBD_CtlError>
      break;
 80075b6:	bf00      	nop
  }

  return ret;
 80075b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop

080075c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075ce:	2300      	movs	r3, #0
 80075d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80075da:	2b40      	cmp	r3, #64	@ 0x40
 80075dc:	d005      	beq.n	80075ea <USBD_StdItfReq+0x26>
 80075de:	2b40      	cmp	r3, #64	@ 0x40
 80075e0:	d82f      	bhi.n	8007642 <USBD_StdItfReq+0x7e>
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <USBD_StdItfReq+0x26>
 80075e6:	2b20      	cmp	r3, #32
 80075e8:	d12b      	bne.n	8007642 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	3b01      	subs	r3, #1
 80075f4:	2b02      	cmp	r3, #2
 80075f6:	d81d      	bhi.n	8007634 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	889b      	ldrh	r3, [r3, #4]
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d813      	bhi.n	800762a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	6839      	ldr	r1, [r7, #0]
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	4798      	blx	r3
 8007610:	4603      	mov	r3, r0
 8007612:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	88db      	ldrh	r3, [r3, #6]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d110      	bne.n	800763e <USBD_StdItfReq+0x7a>
 800761c:	7bfb      	ldrb	r3, [r7, #15]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10d      	bne.n	800763e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 fd9d 	bl	8008162 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007628:	e009      	b.n	800763e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800762a:	6839      	ldr	r1, [r7, #0]
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 fccd 	bl	8007fcc <USBD_CtlError>
          break;
 8007632:	e004      	b.n	800763e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8007634:	6839      	ldr	r1, [r7, #0]
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fcc8 	bl	8007fcc <USBD_CtlError>
          break;
 800763c:	e000      	b.n	8007640 <USBD_StdItfReq+0x7c>
          break;
 800763e:	bf00      	nop
      }
      break;
 8007640:	e004      	b.n	800764c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8007642:	6839      	ldr	r1, [r7, #0]
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 fcc1 	bl	8007fcc <USBD_CtlError>
      break;
 800764a:	bf00      	nop
  }

  return ret;
 800764c:	7bfb      	ldrb	r3, [r7, #15]
}
 800764e:	4618      	mov	r0, r3
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b084      	sub	sp, #16
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
 800765e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007660:	2300      	movs	r3, #0
 8007662:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	889b      	ldrh	r3, [r3, #4]
 8007668:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007672:	2b40      	cmp	r3, #64	@ 0x40
 8007674:	d007      	beq.n	8007686 <USBD_StdEPReq+0x30>
 8007676:	2b40      	cmp	r3, #64	@ 0x40
 8007678:	f200 8145 	bhi.w	8007906 <USBD_StdEPReq+0x2b0>
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00c      	beq.n	800769a <USBD_StdEPReq+0x44>
 8007680:	2b20      	cmp	r3, #32
 8007682:	f040 8140 	bne.w	8007906 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	6839      	ldr	r1, [r7, #0]
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
 8007694:	4603      	mov	r3, r0
 8007696:	73fb      	strb	r3, [r7, #15]
      break;
 8007698:	e13a      	b.n	8007910 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	785b      	ldrb	r3, [r3, #1]
 800769e:	2b03      	cmp	r3, #3
 80076a0:	d007      	beq.n	80076b2 <USBD_StdEPReq+0x5c>
 80076a2:	2b03      	cmp	r3, #3
 80076a4:	f300 8129 	bgt.w	80078fa <USBD_StdEPReq+0x2a4>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d07f      	beq.n	80077ac <USBD_StdEPReq+0x156>
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d03c      	beq.n	800772a <USBD_StdEPReq+0xd4>
 80076b0:	e123      	b.n	80078fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d002      	beq.n	80076c4 <USBD_StdEPReq+0x6e>
 80076be:	2b03      	cmp	r3, #3
 80076c0:	d016      	beq.n	80076f0 <USBD_StdEPReq+0x9a>
 80076c2:	e02c      	b.n	800771e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076c4:	7bbb      	ldrb	r3, [r7, #14]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00d      	beq.n	80076e6 <USBD_StdEPReq+0x90>
 80076ca:	7bbb      	ldrb	r3, [r7, #14]
 80076cc:	2b80      	cmp	r3, #128	@ 0x80
 80076ce:	d00a      	beq.n	80076e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80076d0:	7bbb      	ldrb	r3, [r7, #14]
 80076d2:	4619      	mov	r1, r3
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f001 f8f1 	bl	80088bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80076da:	2180      	movs	r1, #128	@ 0x80
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f001 f8ed 	bl	80088bc <USBD_LL_StallEP>
 80076e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80076e4:	e020      	b.n	8007728 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80076e6:	6839      	ldr	r1, [r7, #0]
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 fc6f 	bl	8007fcc <USBD_CtlError>
              break;
 80076ee:	e01b      	b.n	8007728 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	885b      	ldrh	r3, [r3, #2]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10e      	bne.n	8007716 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80076f8:	7bbb      	ldrb	r3, [r7, #14]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00b      	beq.n	8007716 <USBD_StdEPReq+0xc0>
 80076fe:	7bbb      	ldrb	r3, [r7, #14]
 8007700:	2b80      	cmp	r3, #128	@ 0x80
 8007702:	d008      	beq.n	8007716 <USBD_StdEPReq+0xc0>
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	88db      	ldrh	r3, [r3, #6]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d104      	bne.n	8007716 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800770c:	7bbb      	ldrb	r3, [r7, #14]
 800770e:	4619      	mov	r1, r3
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f001 f8d3 	bl	80088bc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 fd23 	bl	8008162 <USBD_CtlSendStatus>

              break;
 800771c:	e004      	b.n	8007728 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800771e:	6839      	ldr	r1, [r7, #0]
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fc53 	bl	8007fcc <USBD_CtlError>
              break;
 8007726:	bf00      	nop
          }
          break;
 8007728:	e0ec      	b.n	8007904 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b02      	cmp	r3, #2
 8007734:	d002      	beq.n	800773c <USBD_StdEPReq+0xe6>
 8007736:	2b03      	cmp	r3, #3
 8007738:	d016      	beq.n	8007768 <USBD_StdEPReq+0x112>
 800773a:	e030      	b.n	800779e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800773c:	7bbb      	ldrb	r3, [r7, #14]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00d      	beq.n	800775e <USBD_StdEPReq+0x108>
 8007742:	7bbb      	ldrb	r3, [r7, #14]
 8007744:	2b80      	cmp	r3, #128	@ 0x80
 8007746:	d00a      	beq.n	800775e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007748:	7bbb      	ldrb	r3, [r7, #14]
 800774a:	4619      	mov	r1, r3
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f001 f8b5 	bl	80088bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007752:	2180      	movs	r1, #128	@ 0x80
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f001 f8b1 	bl	80088bc <USBD_LL_StallEP>
 800775a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800775c:	e025      	b.n	80077aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800775e:	6839      	ldr	r1, [r7, #0]
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 fc33 	bl	8007fcc <USBD_CtlError>
              break;
 8007766:	e020      	b.n	80077aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	885b      	ldrh	r3, [r3, #2]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d11b      	bne.n	80077a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007770:	7bbb      	ldrb	r3, [r7, #14]
 8007772:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007776:	2b00      	cmp	r3, #0
 8007778:	d004      	beq.n	8007784 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800777a:	7bbb      	ldrb	r3, [r7, #14]
 800777c:	4619      	mov	r1, r3
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f001 f8bb 	bl	80088fa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 fcec 	bl	8008162 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	6839      	ldr	r1, [r7, #0]
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	4798      	blx	r3
 8007798:	4603      	mov	r3, r0
 800779a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800779c:	e004      	b.n	80077a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800779e:	6839      	ldr	r1, [r7, #0]
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 fc13 	bl	8007fcc <USBD_CtlError>
              break;
 80077a6:	e000      	b.n	80077aa <USBD_StdEPReq+0x154>
              break;
 80077a8:	bf00      	nop
          }
          break;
 80077aa:	e0ab      	b.n	8007904 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d002      	beq.n	80077be <USBD_StdEPReq+0x168>
 80077b8:	2b03      	cmp	r3, #3
 80077ba:	d032      	beq.n	8007822 <USBD_StdEPReq+0x1cc>
 80077bc:	e097      	b.n	80078ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80077be:	7bbb      	ldrb	r3, [r7, #14]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d007      	beq.n	80077d4 <USBD_StdEPReq+0x17e>
 80077c4:	7bbb      	ldrb	r3, [r7, #14]
 80077c6:	2b80      	cmp	r3, #128	@ 0x80
 80077c8:	d004      	beq.n	80077d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80077ca:	6839      	ldr	r1, [r7, #0]
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fbfd 	bl	8007fcc <USBD_CtlError>
                break;
 80077d2:	e091      	b.n	80078f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	da0b      	bge.n	80077f4 <USBD_StdEPReq+0x19e>
 80077dc:	7bbb      	ldrb	r3, [r7, #14]
 80077de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077e2:	4613      	mov	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	3310      	adds	r3, #16
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	4413      	add	r3, r2
 80077f0:	3304      	adds	r3, #4
 80077f2:	e00b      	b.n	800780c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80077f4:	7bbb      	ldrb	r3, [r7, #14]
 80077f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077fa:	4613      	mov	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	4413      	add	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	4413      	add	r3, r2
 800780a:	3304      	adds	r3, #4
 800780c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2200      	movs	r2, #0
 8007812:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2202      	movs	r2, #2
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 fc47 	bl	80080ae <USBD_CtlSendData>
              break;
 8007820:	e06a      	b.n	80078f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007822:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007826:	2b00      	cmp	r3, #0
 8007828:	da11      	bge.n	800784e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800782a:	7bbb      	ldrb	r3, [r7, #14]
 800782c:	f003 020f 	and.w	r2, r3, #15
 8007830:	6879      	ldr	r1, [r7, #4]
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	440b      	add	r3, r1
 800783c:	3324      	adds	r3, #36	@ 0x24
 800783e:	881b      	ldrh	r3, [r3, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d117      	bne.n	8007874 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007844:	6839      	ldr	r1, [r7, #0]
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fbc0 	bl	8007fcc <USBD_CtlError>
                  break;
 800784c:	e054      	b.n	80078f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800784e:	7bbb      	ldrb	r3, [r7, #14]
 8007850:	f003 020f 	and.w	r2, r3, #15
 8007854:	6879      	ldr	r1, [r7, #4]
 8007856:	4613      	mov	r3, r2
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4413      	add	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	440b      	add	r3, r1
 8007860:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d104      	bne.n	8007874 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800786a:	6839      	ldr	r1, [r7, #0]
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 fbad 	bl	8007fcc <USBD_CtlError>
                  break;
 8007872:	e041      	b.n	80078f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007878:	2b00      	cmp	r3, #0
 800787a:	da0b      	bge.n	8007894 <USBD_StdEPReq+0x23e>
 800787c:	7bbb      	ldrb	r3, [r7, #14]
 800787e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007882:	4613      	mov	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4413      	add	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	3310      	adds	r3, #16
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	4413      	add	r3, r2
 8007890:	3304      	adds	r3, #4
 8007892:	e00b      	b.n	80078ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007894:	7bbb      	ldrb	r3, [r7, #14]
 8007896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800789a:	4613      	mov	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	4413      	add	r3, r2
 80078aa:	3304      	adds	r3, #4
 80078ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80078ae:	7bbb      	ldrb	r3, [r7, #14]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <USBD_StdEPReq+0x264>
 80078b4:	7bbb      	ldrb	r3, [r7, #14]
 80078b6:	2b80      	cmp	r3, #128	@ 0x80
 80078b8:	d103      	bne.n	80078c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	2200      	movs	r2, #0
 80078be:	601a      	str	r2, [r3, #0]
 80078c0:	e00e      	b.n	80078e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
 80078c4:	4619      	mov	r1, r3
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f001 f836 	bl	8008938 <USBD_LL_IsStallEP>
 80078cc:	4603      	mov	r3, r0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	2201      	movs	r2, #1
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	e002      	b.n	80078e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2200      	movs	r2, #0
 80078de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	2202      	movs	r2, #2
 80078e4:	4619      	mov	r1, r3
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fbe1 	bl	80080ae <USBD_CtlSendData>
              break;
 80078ec:	e004      	b.n	80078f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80078ee:	6839      	ldr	r1, [r7, #0]
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fb6b 	bl	8007fcc <USBD_CtlError>
              break;
 80078f6:	bf00      	nop
          }
          break;
 80078f8:	e004      	b.n	8007904 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80078fa:	6839      	ldr	r1, [r7, #0]
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 fb65 	bl	8007fcc <USBD_CtlError>
          break;
 8007902:	bf00      	nop
      }
      break;
 8007904:	e004      	b.n	8007910 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8007906:	6839      	ldr	r1, [r7, #0]
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fb5f 	bl	8007fcc <USBD_CtlError>
      break;
 800790e:	bf00      	nop
  }

  return ret;
 8007910:	7bfb      	ldrb	r3, [r7, #15]
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
	...

0800791c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800792a:	2300      	movs	r3, #0
 800792c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	885b      	ldrh	r3, [r3, #2]
 8007936:	0a1b      	lsrs	r3, r3, #8
 8007938:	b29b      	uxth	r3, r3
 800793a:	3b01      	subs	r3, #1
 800793c:	2b0e      	cmp	r3, #14
 800793e:	f200 8152 	bhi.w	8007be6 <USBD_GetDescriptor+0x2ca>
 8007942:	a201      	add	r2, pc, #4	@ (adr r2, 8007948 <USBD_GetDescriptor+0x2c>)
 8007944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007948:	080079b9 	.word	0x080079b9
 800794c:	080079d1 	.word	0x080079d1
 8007950:	08007a11 	.word	0x08007a11
 8007954:	08007be7 	.word	0x08007be7
 8007958:	08007be7 	.word	0x08007be7
 800795c:	08007b87 	.word	0x08007b87
 8007960:	08007bb3 	.word	0x08007bb3
 8007964:	08007be7 	.word	0x08007be7
 8007968:	08007be7 	.word	0x08007be7
 800796c:	08007be7 	.word	0x08007be7
 8007970:	08007be7 	.word	0x08007be7
 8007974:	08007be7 	.word	0x08007be7
 8007978:	08007be7 	.word	0x08007be7
 800797c:	08007be7 	.word	0x08007be7
 8007980:	08007985 	.word	0x08007985
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800798a:	69db      	ldr	r3, [r3, #28]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00b      	beq.n	80079a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007996:	69db      	ldr	r3, [r3, #28]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	7c12      	ldrb	r2, [r2, #16]
 800799c:	f107 0108 	add.w	r1, r7, #8
 80079a0:	4610      	mov	r0, r2
 80079a2:	4798      	blx	r3
 80079a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80079a6:	e126      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80079a8:	6839      	ldr	r1, [r7, #0]
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fb0e 	bl	8007fcc <USBD_CtlError>
        err++;
 80079b0:	7afb      	ldrb	r3, [r7, #11]
 80079b2:	3301      	adds	r3, #1
 80079b4:	72fb      	strb	r3, [r7, #11]
      break;
 80079b6:	e11e      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	7c12      	ldrb	r2, [r2, #16]
 80079c4:	f107 0108 	add.w	r1, r7, #8
 80079c8:	4610      	mov	r0, r2
 80079ca:	4798      	blx	r3
 80079cc:	60f8      	str	r0, [r7, #12]
      break;
 80079ce:	e112      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	7c1b      	ldrb	r3, [r3, #16]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10d      	bne.n	80079f4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e0:	f107 0208 	add.w	r2, r7, #8
 80079e4:	4610      	mov	r0, r2
 80079e6:	4798      	blx	r3
 80079e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	3301      	adds	r3, #1
 80079ee:	2202      	movs	r2, #2
 80079f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80079f2:	e100      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fc:	f107 0208 	add.w	r2, r7, #8
 8007a00:	4610      	mov	r0, r2
 8007a02:	4798      	blx	r3
 8007a04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	701a      	strb	r2, [r3, #0]
      break;
 8007a0e:	e0f2      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	885b      	ldrh	r3, [r3, #2]
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b05      	cmp	r3, #5
 8007a18:	f200 80ac 	bhi.w	8007b74 <USBD_GetDescriptor+0x258>
 8007a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a24 <USBD_GetDescriptor+0x108>)
 8007a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a22:	bf00      	nop
 8007a24:	08007a3d 	.word	0x08007a3d
 8007a28:	08007a71 	.word	0x08007a71
 8007a2c:	08007aa5 	.word	0x08007aa5
 8007a30:	08007ad9 	.word	0x08007ad9
 8007a34:	08007b0d 	.word	0x08007b0d
 8007a38:	08007b41 	.word	0x08007b41
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00b      	beq.n	8007a60 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	7c12      	ldrb	r2, [r2, #16]
 8007a54:	f107 0108 	add.w	r1, r7, #8
 8007a58:	4610      	mov	r0, r2
 8007a5a:	4798      	blx	r3
 8007a5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a5e:	e091      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007a60:	6839      	ldr	r1, [r7, #0]
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fab2 	bl	8007fcc <USBD_CtlError>
            err++;
 8007a68:	7afb      	ldrb	r3, [r7, #11]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	72fb      	strb	r3, [r7, #11]
          break;
 8007a6e:	e089      	b.n	8007b84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00b      	beq.n	8007a94 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	7c12      	ldrb	r2, [r2, #16]
 8007a88:	f107 0108 	add.w	r1, r7, #8
 8007a8c:	4610      	mov	r0, r2
 8007a8e:	4798      	blx	r3
 8007a90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a92:	e077      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007a94:	6839      	ldr	r1, [r7, #0]
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 fa98 	bl	8007fcc <USBD_CtlError>
            err++;
 8007a9c:	7afb      	ldrb	r3, [r7, #11]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	72fb      	strb	r3, [r7, #11]
          break;
 8007aa2:	e06f      	b.n	8007b84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00b      	beq.n	8007ac8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	7c12      	ldrb	r2, [r2, #16]
 8007abc:	f107 0108 	add.w	r1, r7, #8
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	4798      	blx	r3
 8007ac4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ac6:	e05d      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fa7e 	bl	8007fcc <USBD_CtlError>
            err++;
 8007ad0:	7afb      	ldrb	r3, [r7, #11]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ad6:	e055      	b.n	8007b84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00b      	beq.n	8007afc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	7c12      	ldrb	r2, [r2, #16]
 8007af0:	f107 0108 	add.w	r1, r7, #8
 8007af4:	4610      	mov	r0, r2
 8007af6:	4798      	blx	r3
 8007af8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007afa:	e043      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007afc:	6839      	ldr	r1, [r7, #0]
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa64 	bl	8007fcc <USBD_CtlError>
            err++;
 8007b04:	7afb      	ldrb	r3, [r7, #11]
 8007b06:	3301      	adds	r3, #1
 8007b08:	72fb      	strb	r3, [r7, #11]
          break;
 8007b0a:	e03b      	b.n	8007b84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00b      	beq.n	8007b30 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	7c12      	ldrb	r2, [r2, #16]
 8007b24:	f107 0108 	add.w	r1, r7, #8
 8007b28:	4610      	mov	r0, r2
 8007b2a:	4798      	blx	r3
 8007b2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b2e:	e029      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007b30:	6839      	ldr	r1, [r7, #0]
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fa4a 	bl	8007fcc <USBD_CtlError>
            err++;
 8007b38:	7afb      	ldrb	r3, [r7, #11]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	72fb      	strb	r3, [r7, #11]
          break;
 8007b3e:	e021      	b.n	8007b84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b46:	699b      	ldr	r3, [r3, #24]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00b      	beq.n	8007b64 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b52:	699b      	ldr	r3, [r3, #24]
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	7c12      	ldrb	r2, [r2, #16]
 8007b58:	f107 0108 	add.w	r1, r7, #8
 8007b5c:	4610      	mov	r0, r2
 8007b5e:	4798      	blx	r3
 8007b60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b62:	e00f      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007b64:	6839      	ldr	r1, [r7, #0]
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fa30 	bl	8007fcc <USBD_CtlError>
            err++;
 8007b6c:	7afb      	ldrb	r3, [r7, #11]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	72fb      	strb	r3, [r7, #11]
          break;
 8007b72:	e007      	b.n	8007b84 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007b74:	6839      	ldr	r1, [r7, #0]
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fa28 	bl	8007fcc <USBD_CtlError>
          err++;
 8007b7c:	7afb      	ldrb	r3, [r7, #11]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007b82:	bf00      	nop
      }
      break;
 8007b84:	e037      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	7c1b      	ldrb	r3, [r3, #16]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d109      	bne.n	8007ba2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b96:	f107 0208 	add.w	r2, r7, #8
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	4798      	blx	r3
 8007b9e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ba0:	e029      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007ba2:	6839      	ldr	r1, [r7, #0]
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 fa11 	bl	8007fcc <USBD_CtlError>
        err++;
 8007baa:	7afb      	ldrb	r3, [r7, #11]
 8007bac:	3301      	adds	r3, #1
 8007bae:	72fb      	strb	r3, [r7, #11]
      break;
 8007bb0:	e021      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	7c1b      	ldrb	r3, [r3, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10d      	bne.n	8007bd6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc2:	f107 0208 	add.w	r2, r7, #8
 8007bc6:	4610      	mov	r0, r2
 8007bc8:	4798      	blx	r3
 8007bca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	2207      	movs	r2, #7
 8007bd2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007bd4:	e00f      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007bd6:	6839      	ldr	r1, [r7, #0]
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f9f7 	bl	8007fcc <USBD_CtlError>
        err++;
 8007bde:	7afb      	ldrb	r3, [r7, #11]
 8007be0:	3301      	adds	r3, #1
 8007be2:	72fb      	strb	r3, [r7, #11]
      break;
 8007be4:	e007      	b.n	8007bf6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 f9ef 	bl	8007fcc <USBD_CtlError>
      err++;
 8007bee:	7afb      	ldrb	r3, [r7, #11]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	72fb      	strb	r3, [r7, #11]
      break;
 8007bf4:	bf00      	nop
  }

  if (err != 0U)
 8007bf6:	7afb      	ldrb	r3, [r7, #11]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d11e      	bne.n	8007c3a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	88db      	ldrh	r3, [r3, #6]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d016      	beq.n	8007c32 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007c04:	893b      	ldrh	r3, [r7, #8]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00e      	beq.n	8007c28 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	88da      	ldrh	r2, [r3, #6]
 8007c0e:	893b      	ldrh	r3, [r7, #8]
 8007c10:	4293      	cmp	r3, r2
 8007c12:	bf28      	it	cs
 8007c14:	4613      	movcs	r3, r2
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007c1a:	893b      	ldrh	r3, [r7, #8]
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	68f9      	ldr	r1, [r7, #12]
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 fa44 	bl	80080ae <USBD_CtlSendData>
 8007c26:	e009      	b.n	8007c3c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f9ce 	bl	8007fcc <USBD_CtlError>
 8007c30:	e004      	b.n	8007c3c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fa95 	bl	8008162 <USBD_CtlSendStatus>
 8007c38:	e000      	b.n	8007c3c <USBD_GetDescriptor+0x320>
    return;
 8007c3a:	bf00      	nop
  }
}
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop

08007c44 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	889b      	ldrh	r3, [r3, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d131      	bne.n	8007cba <USBD_SetAddress+0x76>
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	88db      	ldrh	r3, [r3, #6]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d12d      	bne.n	8007cba <USBD_SetAddress+0x76>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	885b      	ldrh	r3, [r3, #2]
 8007c62:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c64:	d829      	bhi.n	8007cba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	885b      	ldrh	r3, [r3, #2]
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c70:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b03      	cmp	r3, #3
 8007c7c:	d104      	bne.n	8007c88 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007c7e:	6839      	ldr	r1, [r7, #0]
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f9a3 	bl	8007fcc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c86:	e01d      	b.n	8007cc4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	7bfa      	ldrb	r2, [r7, #15]
 8007c8c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fe7b 	bl	8008990 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fa61 	bl	8008162 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007ca0:	7bfb      	ldrb	r3, [r7, #15]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d004      	beq.n	8007cb0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2202      	movs	r2, #2
 8007caa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cae:	e009      	b.n	8007cc4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb8:	e004      	b.n	8007cc4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007cba:	6839      	ldr	r1, [r7, #0]
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f985 	bl	8007fcc <USBD_CtlError>
  }
}
 8007cc2:	bf00      	nop
 8007cc4:	bf00      	nop
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	885b      	ldrh	r3, [r3, #2]
 8007cde:	b2da      	uxtb	r2, r3
 8007ce0:	4b4c      	ldr	r3, [pc, #304]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007ce2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d905      	bls.n	8007cf8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007cec:	6839      	ldr	r1, [r7, #0]
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 f96c 	bl	8007fcc <USBD_CtlError>
    return USBD_FAIL;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e088      	b.n	8007e0a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	d002      	beq.n	8007d0a <USBD_SetConfig+0x3e>
 8007d04:	2b03      	cmp	r3, #3
 8007d06:	d025      	beq.n	8007d54 <USBD_SetConfig+0x88>
 8007d08:	e071      	b.n	8007dee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007d0a:	4b42      	ldr	r3, [pc, #264]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d01c      	beq.n	8007d4c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8007d12:	4b40      	ldr	r3, [pc, #256]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	461a      	mov	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007d1c:	4b3d      	ldr	r3, [pc, #244]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	4619      	mov	r1, r3
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f7ff f990 	bl	8007048 <USBD_SetClassConfig>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d004      	beq.n	8007d3c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8007d32:	6839      	ldr	r1, [r7, #0]
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f949 	bl	8007fcc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007d3a:	e065      	b.n	8007e08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fa10 	bl	8008162 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2203      	movs	r2, #3
 8007d46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007d4a:	e05d      	b.n	8007e08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 fa08 	bl	8008162 <USBD_CtlSendStatus>
      break;
 8007d52:	e059      	b.n	8007e08 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007d54:	4b2f      	ldr	r3, [pc, #188]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d112      	bne.n	8007d82 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007d64:	4b2b      	ldr	r3, [pc, #172]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d6e:	4b29      	ldr	r3, [pc, #164]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	4619      	mov	r1, r3
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7ff f983 	bl	8007080 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 f9f1 	bl	8008162 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007d80:	e042      	b.n	8007e08 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007d82:	4b24      	ldr	r3, [pc, #144]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	461a      	mov	r2, r3
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d02a      	beq.n	8007de6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	4619      	mov	r1, r3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7ff f971 	bl	8007080 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007da8:	4b1a      	ldr	r3, [pc, #104]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	4619      	mov	r1, r3
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f7ff f94a 	bl	8007048 <USBD_SetClassConfig>
 8007db4:	4603      	mov	r3, r0
 8007db6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00f      	beq.n	8007dde <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007dbe:	6839      	ldr	r1, [r7, #0]
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f903 	bl	8007fcc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	4619      	mov	r1, r3
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f7ff f956 	bl	8007080 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2202      	movs	r2, #2
 8007dd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007ddc:	e014      	b.n	8007e08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f9bf 	bl	8008162 <USBD_CtlSendStatus>
      break;
 8007de4:	e010      	b.n	8007e08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 f9bb 	bl	8008162 <USBD_CtlSendStatus>
      break;
 8007dec:	e00c      	b.n	8007e08 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007dee:	6839      	ldr	r1, [r7, #0]
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 f8eb 	bl	8007fcc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007df6:	4b07      	ldr	r3, [pc, #28]	@ (8007e14 <USBD_SetConfig+0x148>)
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7ff f93f 	bl	8007080 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007e02:	2303      	movs	r3, #3
 8007e04:	73fb      	strb	r3, [r7, #15]
      break;
 8007e06:	bf00      	nop
  }

  return ret;
 8007e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3710      	adds	r7, #16
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	200002ac 	.word	0x200002ac

08007e18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	88db      	ldrh	r3, [r3, #6]
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d004      	beq.n	8007e34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007e2a:	6839      	ldr	r1, [r7, #0]
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f000 f8cd 	bl	8007fcc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007e32:	e023      	b.n	8007e7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	2b02      	cmp	r3, #2
 8007e3e:	dc02      	bgt.n	8007e46 <USBD_GetConfig+0x2e>
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	dc03      	bgt.n	8007e4c <USBD_GetConfig+0x34>
 8007e44:	e015      	b.n	8007e72 <USBD_GetConfig+0x5a>
 8007e46:	2b03      	cmp	r3, #3
 8007e48:	d00b      	beq.n	8007e62 <USBD_GetConfig+0x4a>
 8007e4a:	e012      	b.n	8007e72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	3308      	adds	r3, #8
 8007e56:	2201      	movs	r2, #1
 8007e58:	4619      	mov	r1, r3
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 f927 	bl	80080ae <USBD_CtlSendData>
        break;
 8007e60:	e00c      	b.n	8007e7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	3304      	adds	r3, #4
 8007e66:	2201      	movs	r2, #1
 8007e68:	4619      	mov	r1, r3
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 f91f 	bl	80080ae <USBD_CtlSendData>
        break;
 8007e70:	e004      	b.n	8007e7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007e72:	6839      	ldr	r1, [r7, #0]
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f000 f8a9 	bl	8007fcc <USBD_CtlError>
        break;
 8007e7a:	bf00      	nop
}
 8007e7c:	bf00      	nop
 8007e7e:	3708      	adds	r7, #8
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	3b01      	subs	r3, #1
 8007e98:	2b02      	cmp	r3, #2
 8007e9a:	d81e      	bhi.n	8007eda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	88db      	ldrh	r3, [r3, #6]
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d004      	beq.n	8007eae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007ea4:	6839      	ldr	r1, [r7, #0]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 f890 	bl	8007fcc <USBD_CtlError>
        break;
 8007eac:	e01a      	b.n	8007ee4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d005      	beq.n	8007eca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	f043 0202 	orr.w	r2, r3, #2
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	330c      	adds	r3, #12
 8007ece:	2202      	movs	r2, #2
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f8eb 	bl	80080ae <USBD_CtlSendData>
      break;
 8007ed8:	e004      	b.n	8007ee4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007eda:	6839      	ldr	r1, [r7, #0]
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 f875 	bl	8007fcc <USBD_CtlError>
      break;
 8007ee2:	bf00      	nop
  }
}
 8007ee4:	bf00      	nop
 8007ee6:	3708      	adds	r7, #8
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	885b      	ldrh	r3, [r3, #2]
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d106      	bne.n	8007f0c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2201      	movs	r2, #1
 8007f02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f92b 	bl	8008162 <USBD_CtlSendStatus>
  }
}
 8007f0c:	bf00      	nop
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b082      	sub	sp, #8
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	3b01      	subs	r3, #1
 8007f28:	2b02      	cmp	r3, #2
 8007f2a:	d80b      	bhi.n	8007f44 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	885b      	ldrh	r3, [r3, #2]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d10c      	bne.n	8007f4e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f910 	bl	8008162 <USBD_CtlSendStatus>
      }
      break;
 8007f42:	e004      	b.n	8007f4e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007f44:	6839      	ldr	r1, [r7, #0]
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f840 	bl	8007fcc <USBD_CtlError>
      break;
 8007f4c:	e000      	b.n	8007f50 <USBD_ClrFeature+0x3c>
      break;
 8007f4e:	bf00      	nop
  }
}
 8007f50:	bf00      	nop
 8007f52:	3708      	adds	r7, #8
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	781a      	ldrb	r2, [r3, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	3301      	adds	r3, #1
 8007f72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	781a      	ldrb	r2, [r3, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f7ff fa90 	bl	80074a8 <SWAPBYTE>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	3301      	adds	r3, #1
 8007f94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f7ff fa83 	bl	80074a8 <SWAPBYTE>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	3301      	adds	r3, #1
 8007fae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f7ff fa76 	bl	80074a8 <SWAPBYTE>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	80da      	strh	r2, [r3, #6]
}
 8007fc4:	bf00      	nop
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007fd6:	2180      	movs	r1, #128	@ 0x80
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fc6f 	bl	80088bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007fde:	2100      	movs	r1, #0
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 fc6b 	bl	80088bc <USBD_LL_StallEP>
}
 8007fe6:	bf00      	nop
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b086      	sub	sp, #24
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	60f8      	str	r0, [r7, #12]
 8007ff6:	60b9      	str	r1, [r7, #8]
 8007ff8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d036      	beq.n	8008072 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008008:	6938      	ldr	r0, [r7, #16]
 800800a:	f000 f836 	bl	800807a <USBD_GetLen>
 800800e:	4603      	mov	r3, r0
 8008010:	3301      	adds	r3, #1
 8008012:	b29b      	uxth	r3, r3
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800801c:	7dfb      	ldrb	r3, [r7, #23]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	4413      	add	r3, r2
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	7812      	ldrb	r2, [r2, #0]
 8008026:	701a      	strb	r2, [r3, #0]
  idx++;
 8008028:	7dfb      	ldrb	r3, [r7, #23]
 800802a:	3301      	adds	r3, #1
 800802c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800802e:	7dfb      	ldrb	r3, [r7, #23]
 8008030:	68ba      	ldr	r2, [r7, #8]
 8008032:	4413      	add	r3, r2
 8008034:	2203      	movs	r2, #3
 8008036:	701a      	strb	r2, [r3, #0]
  idx++;
 8008038:	7dfb      	ldrb	r3, [r7, #23]
 800803a:	3301      	adds	r3, #1
 800803c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800803e:	e013      	b.n	8008068 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008040:	7dfb      	ldrb	r3, [r7, #23]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	4413      	add	r3, r2
 8008046:	693a      	ldr	r2, [r7, #16]
 8008048:	7812      	ldrb	r2, [r2, #0]
 800804a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	3301      	adds	r3, #1
 8008050:	613b      	str	r3, [r7, #16]
    idx++;
 8008052:	7dfb      	ldrb	r3, [r7, #23]
 8008054:	3301      	adds	r3, #1
 8008056:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008058:	7dfb      	ldrb	r3, [r7, #23]
 800805a:	68ba      	ldr	r2, [r7, #8]
 800805c:	4413      	add	r3, r2
 800805e:	2200      	movs	r2, #0
 8008060:	701a      	strb	r2, [r3, #0]
    idx++;
 8008062:	7dfb      	ldrb	r3, [r7, #23]
 8008064:	3301      	adds	r3, #1
 8008066:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d1e7      	bne.n	8008040 <USBD_GetString+0x52>
 8008070:	e000      	b.n	8008074 <USBD_GetString+0x86>
    return;
 8008072:	bf00      	nop
  }
}
 8008074:	3718      	adds	r7, #24
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800807a:	b480      	push	{r7}
 800807c:	b085      	sub	sp, #20
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008082:	2300      	movs	r3, #0
 8008084:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800808a:	e005      	b.n	8008098 <USBD_GetLen+0x1e>
  {
    len++;
 800808c:	7bfb      	ldrb	r3, [r7, #15]
 800808e:	3301      	adds	r3, #1
 8008090:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	3301      	adds	r3, #1
 8008096:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d1f5      	bne.n	800808c <USBD_GetLen+0x12>
  }

  return len;
 80080a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3714      	adds	r7, #20
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b084      	sub	sp, #16
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	60f8      	str	r0, [r7, #12]
 80080b6:	60b9      	str	r1, [r7, #8]
 80080b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2202      	movs	r2, #2
 80080be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	687a      	ldr	r2, [r7, #4]
 80080cc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	68ba      	ldr	r2, [r7, #8]
 80080d2:	2100      	movs	r1, #0
 80080d4:	68f8      	ldr	r0, [r7, #12]
 80080d6:	f000 fc7a 	bl	80089ce <USBD_LL_Transmit>

  return USBD_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3710      	adds	r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	2100      	movs	r1, #0
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f000 fc69 	bl	80089ce <USBD_LL_Transmit>

  return USBD_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3710      	adds	r7, #16
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b084      	sub	sp, #16
 800810a:	af00      	add	r7, sp, #0
 800810c:	60f8      	str	r0, [r7, #12]
 800810e:	60b9      	str	r1, [r7, #8]
 8008110:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2203      	movs	r2, #3
 8008116:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	68ba      	ldr	r2, [r7, #8]
 800812e:	2100      	movs	r1, #0
 8008130:	68f8      	ldr	r0, [r7, #12]
 8008132:	f000 fc6d 	bl	8008a10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68ba      	ldr	r2, [r7, #8]
 8008150:	2100      	movs	r1, #0
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f000 fc5c 	bl	8008a10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008158:	2300      	movs	r3, #0
}
 800815a:	4618      	mov	r0, r3
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b082      	sub	sp, #8
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2204      	movs	r2, #4
 800816e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008172:	2300      	movs	r3, #0
 8008174:	2200      	movs	r2, #0
 8008176:	2100      	movs	r1, #0
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 fc28 	bl	80089ce <USBD_LL_Transmit>

  return USBD_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3708      	adds	r7, #8
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2205      	movs	r2, #5
 8008194:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008198:	2300      	movs	r3, #0
 800819a:	2200      	movs	r2, #0
 800819c:	2100      	movs	r1, #0
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 fc36 	bl	8008a10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3708      	adds	r7, #8
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
	...

080081b0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80081b4:	2200      	movs	r2, #0
 80081b6:	4912      	ldr	r1, [pc, #72]	@ (8008200 <MX_USB_Device_Init+0x50>)
 80081b8:	4812      	ldr	r0, [pc, #72]	@ (8008204 <MX_USB_Device_Init+0x54>)
 80081ba:	f7fe fed7 	bl	8006f6c <USBD_Init>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d001      	beq.n	80081c8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80081c4:	f7f8 fafe 	bl	80007c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80081c8:	490f      	ldr	r1, [pc, #60]	@ (8008208 <MX_USB_Device_Init+0x58>)
 80081ca:	480e      	ldr	r0, [pc, #56]	@ (8008204 <MX_USB_Device_Init+0x54>)
 80081cc:	f7fe fefe 	bl	8006fcc <USBD_RegisterClass>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d001      	beq.n	80081da <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80081d6:	f7f8 faf5 	bl	80007c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80081da:	490c      	ldr	r1, [pc, #48]	@ (800820c <MX_USB_Device_Init+0x5c>)
 80081dc:	4809      	ldr	r0, [pc, #36]	@ (8008204 <MX_USB_Device_Init+0x54>)
 80081de:	f7fe fe4f 	bl	8006e80 <USBD_CDC_RegisterInterface>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80081e8:	f7f8 faec 	bl	80007c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80081ec:	4805      	ldr	r0, [pc, #20]	@ (8008204 <MX_USB_Device_Init+0x54>)
 80081ee:	f7fe ff14 	bl	800701a <USBD_Start>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d001      	beq.n	80081fc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80081f8:	f7f8 fae4 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80081fc:	bf00      	nop
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	20000130 	.word	0x20000130
 8008204:	200002b0 	.word	0x200002b0
 8008208:	20000018 	.word	0x20000018
 800820c:	2000011c 	.word	0x2000011c

08008210 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008214:	2200      	movs	r2, #0
 8008216:	4905      	ldr	r1, [pc, #20]	@ (800822c <CDC_Init_FS+0x1c>)
 8008218:	4805      	ldr	r0, [pc, #20]	@ (8008230 <CDC_Init_FS+0x20>)
 800821a:	f7fe fe46 	bl	8006eaa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800821e:	4905      	ldr	r1, [pc, #20]	@ (8008234 <CDC_Init_FS+0x24>)
 8008220:	4803      	ldr	r0, [pc, #12]	@ (8008230 <CDC_Init_FS+0x20>)
 8008222:	f7fe fe60 	bl	8006ee6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008226:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008228:	4618      	mov	r0, r3
 800822a:	bd80      	pop	{r7, pc}
 800822c:	20000d80 	.word	0x20000d80
 8008230:	200002b0 	.word	0x200002b0
 8008234:	20000580 	.word	0x20000580

08008238 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008238:	b480      	push	{r7}
 800823a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800823c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800823e:	4618      	mov	r0, r3
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	4603      	mov	r3, r0
 8008250:	6039      	str	r1, [r7, #0]
 8008252:	71fb      	strb	r3, [r7, #7]
 8008254:	4613      	mov	r3, r2
 8008256:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008258:	79fb      	ldrb	r3, [r7, #7]
 800825a:	2b23      	cmp	r3, #35	@ 0x23
 800825c:	d84a      	bhi.n	80082f4 <CDC_Control_FS+0xac>
 800825e:	a201      	add	r2, pc, #4	@ (adr r2, 8008264 <CDC_Control_FS+0x1c>)
 8008260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008264:	080082f5 	.word	0x080082f5
 8008268:	080082f5 	.word	0x080082f5
 800826c:	080082f5 	.word	0x080082f5
 8008270:	080082f5 	.word	0x080082f5
 8008274:	080082f5 	.word	0x080082f5
 8008278:	080082f5 	.word	0x080082f5
 800827c:	080082f5 	.word	0x080082f5
 8008280:	080082f5 	.word	0x080082f5
 8008284:	080082f5 	.word	0x080082f5
 8008288:	080082f5 	.word	0x080082f5
 800828c:	080082f5 	.word	0x080082f5
 8008290:	080082f5 	.word	0x080082f5
 8008294:	080082f5 	.word	0x080082f5
 8008298:	080082f5 	.word	0x080082f5
 800829c:	080082f5 	.word	0x080082f5
 80082a0:	080082f5 	.word	0x080082f5
 80082a4:	080082f5 	.word	0x080082f5
 80082a8:	080082f5 	.word	0x080082f5
 80082ac:	080082f5 	.word	0x080082f5
 80082b0:	080082f5 	.word	0x080082f5
 80082b4:	080082f5 	.word	0x080082f5
 80082b8:	080082f5 	.word	0x080082f5
 80082bc:	080082f5 	.word	0x080082f5
 80082c0:	080082f5 	.word	0x080082f5
 80082c4:	080082f5 	.word	0x080082f5
 80082c8:	080082f5 	.word	0x080082f5
 80082cc:	080082f5 	.word	0x080082f5
 80082d0:	080082f5 	.word	0x080082f5
 80082d4:	080082f5 	.word	0x080082f5
 80082d8:	080082f5 	.word	0x080082f5
 80082dc:	080082f5 	.word	0x080082f5
 80082e0:	080082f5 	.word	0x080082f5
 80082e4:	080082f5 	.word	0x080082f5
 80082e8:	080082f5 	.word	0x080082f5
 80082ec:	080082f5 	.word	0x080082f5
 80082f0:	080082f5 	.word	0x080082f5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80082f4:	bf00      	nop
  }

  return (USBD_OK);
 80082f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	4805      	ldr	r0, [pc, #20]	@ (8008328 <CDC_Receive_FS+0x24>)
 8008312:	f7fe fde8 	bl	8006ee6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008316:	4804      	ldr	r0, [pc, #16]	@ (8008328 <CDC_Receive_FS+0x24>)
 8008318:	f7fe fdfe 	bl	8006f18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800831c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800831e:	4618      	mov	r0, r3
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	200002b0 	.word	0x200002b0

0800832c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800832c:	b480      	push	{r7}
 800832e:	b087      	sub	sp, #28
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	4613      	mov	r3, r2
 8008338:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800833a:	2300      	movs	r3, #0
 800833c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800833e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008342:	4618      	mov	r0, r3
 8008344:	371c      	adds	r7, #28
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
	...

08008350 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	4603      	mov	r3, r0
 8008358:	6039      	str	r1, [r7, #0]
 800835a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	2212      	movs	r2, #18
 8008360:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8008362:	4b03      	ldr	r3, [pc, #12]	@ (8008370 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8008364:	4618      	mov	r0, r3
 8008366:	370c      	adds	r7, #12
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	20000150 	.word	0x20000150

08008374 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	4603      	mov	r3, r0
 800837c:	6039      	str	r1, [r7, #0]
 800837e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2204      	movs	r2, #4
 8008384:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008386:	4b03      	ldr	r3, [pc, #12]	@ (8008394 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8008388:	4618      	mov	r0, r3
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr
 8008394:	20000164 	.word	0x20000164

08008398 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	4603      	mov	r3, r0
 80083a0:	6039      	str	r1, [r7, #0]
 80083a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80083a4:	79fb      	ldrb	r3, [r7, #7]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d105      	bne.n	80083b6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80083aa:	683a      	ldr	r2, [r7, #0]
 80083ac:	4907      	ldr	r1, [pc, #28]	@ (80083cc <USBD_CDC_ProductStrDescriptor+0x34>)
 80083ae:	4808      	ldr	r0, [pc, #32]	@ (80083d0 <USBD_CDC_ProductStrDescriptor+0x38>)
 80083b0:	f7ff fe1d 	bl	8007fee <USBD_GetString>
 80083b4:	e004      	b.n	80083c0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80083b6:	683a      	ldr	r2, [r7, #0]
 80083b8:	4904      	ldr	r1, [pc, #16]	@ (80083cc <USBD_CDC_ProductStrDescriptor+0x34>)
 80083ba:	4805      	ldr	r0, [pc, #20]	@ (80083d0 <USBD_CDC_ProductStrDescriptor+0x38>)
 80083bc:	f7ff fe17 	bl	8007fee <USBD_GetString>
  }
  return USBD_StrDesc;
 80083c0:	4b02      	ldr	r3, [pc, #8]	@ (80083cc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3708      	adds	r7, #8
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20001580 	.word	0x20001580
 80083d0:	08008c08 	.word	0x08008c08

080083d4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	4603      	mov	r3, r0
 80083dc:	6039      	str	r1, [r7, #0]
 80083de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80083e0:	683a      	ldr	r2, [r7, #0]
 80083e2:	4904      	ldr	r1, [pc, #16]	@ (80083f4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80083e4:	4804      	ldr	r0, [pc, #16]	@ (80083f8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80083e6:	f7ff fe02 	bl	8007fee <USBD_GetString>
  return USBD_StrDesc;
 80083ea:	4b02      	ldr	r3, [pc, #8]	@ (80083f4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3708      	adds	r7, #8
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	20001580 	.word	0x20001580
 80083f8:	08008c20 	.word	0x08008c20

080083fc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b082      	sub	sp, #8
 8008400:	af00      	add	r7, sp, #0
 8008402:	4603      	mov	r3, r0
 8008404:	6039      	str	r1, [r7, #0]
 8008406:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	221a      	movs	r2, #26
 800840c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800840e:	f000 f843 	bl	8008498 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8008412:	4b02      	ldr	r3, [pc, #8]	@ (800841c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8008414:	4618      	mov	r0, r3
 8008416:	3708      	adds	r7, #8
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	20000168 	.word	0x20000168

08008420 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
 8008426:	4603      	mov	r3, r0
 8008428:	6039      	str	r1, [r7, #0]
 800842a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800842c:	79fb      	ldrb	r3, [r7, #7]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d105      	bne.n	800843e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008432:	683a      	ldr	r2, [r7, #0]
 8008434:	4907      	ldr	r1, [pc, #28]	@ (8008454 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8008436:	4808      	ldr	r0, [pc, #32]	@ (8008458 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8008438:	f7ff fdd9 	bl	8007fee <USBD_GetString>
 800843c:	e004      	b.n	8008448 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800843e:	683a      	ldr	r2, [r7, #0]
 8008440:	4904      	ldr	r1, [pc, #16]	@ (8008454 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8008442:	4805      	ldr	r0, [pc, #20]	@ (8008458 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8008444:	f7ff fdd3 	bl	8007fee <USBD_GetString>
  }
  return USBD_StrDesc;
 8008448:	4b02      	ldr	r3, [pc, #8]	@ (8008454 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800844a:	4618      	mov	r0, r3
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	20001580 	.word	0x20001580
 8008458:	08008c34 	.word	0x08008c34

0800845c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	4603      	mov	r3, r0
 8008464:	6039      	str	r1, [r7, #0]
 8008466:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008468:	79fb      	ldrb	r3, [r7, #7]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d105      	bne.n	800847a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800846e:	683a      	ldr	r2, [r7, #0]
 8008470:	4907      	ldr	r1, [pc, #28]	@ (8008490 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8008472:	4808      	ldr	r0, [pc, #32]	@ (8008494 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8008474:	f7ff fdbb 	bl	8007fee <USBD_GetString>
 8008478:	e004      	b.n	8008484 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	4904      	ldr	r1, [pc, #16]	@ (8008490 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800847e:	4805      	ldr	r0, [pc, #20]	@ (8008494 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8008480:	f7ff fdb5 	bl	8007fee <USBD_GetString>
  }
  return USBD_StrDesc;
 8008484:	4b02      	ldr	r3, [pc, #8]	@ (8008490 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	20001580 	.word	0x20001580
 8008494:	08008c40 	.word	0x08008c40

08008498 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800849e:	4b0f      	ldr	r3, [pc, #60]	@ (80084dc <Get_SerialNum+0x44>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80084a4:	4b0e      	ldr	r3, [pc, #56]	@ (80084e0 <Get_SerialNum+0x48>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80084aa:	4b0e      	ldr	r3, [pc, #56]	@ (80084e4 <Get_SerialNum+0x4c>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80084b0:	68fa      	ldr	r2, [r7, #12]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4413      	add	r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d009      	beq.n	80084d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80084be:	2208      	movs	r2, #8
 80084c0:	4909      	ldr	r1, [pc, #36]	@ (80084e8 <Get_SerialNum+0x50>)
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 f814 	bl	80084f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80084c8:	2204      	movs	r2, #4
 80084ca:	4908      	ldr	r1, [pc, #32]	@ (80084ec <Get_SerialNum+0x54>)
 80084cc:	68b8      	ldr	r0, [r7, #8]
 80084ce:	f000 f80f 	bl	80084f0 <IntToUnicode>
  }
}
 80084d2:	bf00      	nop
 80084d4:	3710      	adds	r7, #16
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	1fff7590 	.word	0x1fff7590
 80084e0:	1fff7594 	.word	0x1fff7594
 80084e4:	1fff7598 	.word	0x1fff7598
 80084e8:	2000016a 	.word	0x2000016a
 80084ec:	2000017a 	.word	0x2000017a

080084f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b087      	sub	sp, #28
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	4613      	mov	r3, r2
 80084fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80084fe:	2300      	movs	r3, #0
 8008500:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008502:	2300      	movs	r3, #0
 8008504:	75fb      	strb	r3, [r7, #23]
 8008506:	e027      	b.n	8008558 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	0f1b      	lsrs	r3, r3, #28
 800850c:	2b09      	cmp	r3, #9
 800850e:	d80b      	bhi.n	8008528 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	0f1b      	lsrs	r3, r3, #28
 8008514:	b2da      	uxtb	r2, r3
 8008516:	7dfb      	ldrb	r3, [r7, #23]
 8008518:	005b      	lsls	r3, r3, #1
 800851a:	4619      	mov	r1, r3
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	440b      	add	r3, r1
 8008520:	3230      	adds	r2, #48	@ 0x30
 8008522:	b2d2      	uxtb	r2, r2
 8008524:	701a      	strb	r2, [r3, #0]
 8008526:	e00a      	b.n	800853e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	0f1b      	lsrs	r3, r3, #28
 800852c:	b2da      	uxtb	r2, r3
 800852e:	7dfb      	ldrb	r3, [r7, #23]
 8008530:	005b      	lsls	r3, r3, #1
 8008532:	4619      	mov	r1, r3
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	440b      	add	r3, r1
 8008538:	3237      	adds	r2, #55	@ 0x37
 800853a:	b2d2      	uxtb	r2, r2
 800853c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	011b      	lsls	r3, r3, #4
 8008542:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008544:	7dfb      	ldrb	r3, [r7, #23]
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	3301      	adds	r3, #1
 800854a:	68ba      	ldr	r2, [r7, #8]
 800854c:	4413      	add	r3, r2
 800854e:	2200      	movs	r2, #0
 8008550:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008552:	7dfb      	ldrb	r3, [r7, #23]
 8008554:	3301      	adds	r3, #1
 8008556:	75fb      	strb	r3, [r7, #23]
 8008558:	7dfa      	ldrb	r2, [r7, #23]
 800855a:	79fb      	ldrb	r3, [r7, #7]
 800855c:	429a      	cmp	r2, r3
 800855e:	d3d3      	bcc.n	8008508 <IntToUnicode+0x18>
  }
}
 8008560:	bf00      	nop
 8008562:	bf00      	nop
 8008564:	371c      	adds	r7, #28
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
	...

08008570 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b098      	sub	sp, #96	@ 0x60
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008578:	f107 030c 	add.w	r3, r7, #12
 800857c:	2254      	movs	r2, #84	@ 0x54
 800857e:	2100      	movs	r1, #0
 8008580:	4618      	mov	r0, r3
 8008582:	f000 faf9 	bl	8008b78 <memset>
  if(pcdHandle->Instance==USB)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a15      	ldr	r2, [pc, #84]	@ (80085e0 <HAL_PCD_MspInit+0x70>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d123      	bne.n	80085d8 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008590:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008594:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8008596:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800859a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800859c:	f107 030c 	add.w	r3, r7, #12
 80085a0:	4618      	mov	r0, r3
 80085a2:	f7fb f961 	bl	8003868 <HAL_RCCEx_PeriphCLKConfig>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d001      	beq.n	80085b0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80085ac:	f7f8 f90a 	bl	80007c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80085b0:	4b0c      	ldr	r3, [pc, #48]	@ (80085e4 <HAL_PCD_MspInit+0x74>)
 80085b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085b4:	4a0b      	ldr	r2, [pc, #44]	@ (80085e4 <HAL_PCD_MspInit+0x74>)
 80085b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80085ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80085bc:	4b09      	ldr	r3, [pc, #36]	@ (80085e4 <HAL_PCD_MspInit+0x74>)
 80085be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085c4:	60bb      	str	r3, [r7, #8]
 80085c6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80085c8:	2200      	movs	r2, #0
 80085ca:	2100      	movs	r1, #0
 80085cc:	2014      	movs	r0, #20
 80085ce:	f7f8 fc98 	bl	8000f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80085d2:	2014      	movs	r0, #20
 80085d4:	f7f8 fcaf 	bl	8000f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80085d8:	bf00      	nop
 80085da:	3760      	adds	r7, #96	@ 0x60
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	40005c00 	.word	0x40005c00
 80085e4:	40021000 	.word	0x40021000

080085e8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80085fc:	4619      	mov	r1, r3
 80085fe:	4610      	mov	r0, r2
 8008600:	f7fe fd56 	bl	80070b0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8008604:	bf00      	nop
 8008606:	3708      	adds	r7, #8
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	460b      	mov	r3, r1
 8008616:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800861e:	78fa      	ldrb	r2, [r7, #3]
 8008620:	6879      	ldr	r1, [r7, #4]
 8008622:	4613      	mov	r3, r2
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	4413      	add	r3, r2
 8008628:	00db      	lsls	r3, r3, #3
 800862a:	440b      	add	r3, r1
 800862c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	78fb      	ldrb	r3, [r7, #3]
 8008634:	4619      	mov	r1, r3
 8008636:	f7fe fd90 	bl	800715a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800863a:	bf00      	nop
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b082      	sub	sp, #8
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	460b      	mov	r3, r1
 800864c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8008654:	78fa      	ldrb	r2, [r7, #3]
 8008656:	6879      	ldr	r1, [r7, #4]
 8008658:	4613      	mov	r3, r2
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	4413      	add	r3, r2
 800865e:	00db      	lsls	r3, r3, #3
 8008660:	440b      	add	r3, r1
 8008662:	3324      	adds	r3, #36	@ 0x24
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	78fb      	ldrb	r3, [r7, #3]
 8008668:	4619      	mov	r1, r3
 800866a:	f7fe fdd9 	bl	8007220 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800866e:	bf00      	nop
 8008670:	3708      	adds	r7, #8
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b082      	sub	sp, #8
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008684:	4618      	mov	r0, r3
 8008686:	f7fe feed 	bl	8007464 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800868a:	bf00      	nop
 800868c:	3708      	adds	r7, #8
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800869a:	2301      	movs	r3, #1
 800869c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	795b      	ldrb	r3, [r3, #5]
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d001      	beq.n	80086aa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80086a6:	f7f8 f88d 	bl	80007c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80086b0:	7bfa      	ldrb	r2, [r7, #15]
 80086b2:	4611      	mov	r1, r2
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7fe fe97 	bl	80073e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7fe fe43 	bl	800734c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80086c6:	bf00      	nop
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
	...

080086d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe fe92 	bl	8007408 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	7a5b      	ldrb	r3, [r3, #9]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80086ec:	4b04      	ldr	r3, [pc, #16]	@ (8008700 <HAL_PCD_SuspendCallback+0x30>)
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	4a03      	ldr	r2, [pc, #12]	@ (8008700 <HAL_PCD_SuspendCallback+0x30>)
 80086f2:	f043 0306 	orr.w	r3, r3, #6
 80086f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80086f8:	bf00      	nop
 80086fa:	3708      	adds	r7, #8
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	e000ed00 	.word	0xe000ed00

08008704 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b082      	sub	sp, #8
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	7a5b      	ldrb	r3, [r3, #9]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d007      	beq.n	8008724 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008714:	4b08      	ldr	r3, [pc, #32]	@ (8008738 <HAL_PCD_ResumeCallback+0x34>)
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	4a07      	ldr	r2, [pc, #28]	@ (8008738 <HAL_PCD_ResumeCallback+0x34>)
 800871a:	f023 0306 	bic.w	r3, r3, #6
 800871e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8008720:	f000 f9f8 	bl	8008b14 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800872a:	4618      	mov	r0, r3
 800872c:	f7fe fe82 	bl	8007434 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8008730:	bf00      	nop
 8008732:	3708      	adds	r7, #8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	e000ed00 	.word	0xe000ed00

0800873c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8008744:	4a2b      	ldr	r2, [pc, #172]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	4a29      	ldr	r2, [pc, #164]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008750:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8008754:	4b27      	ldr	r3, [pc, #156]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008756:	4a28      	ldr	r2, [pc, #160]	@ (80087f8 <USBD_LL_Init+0xbc>)
 8008758:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800875a:	4b26      	ldr	r3, [pc, #152]	@ (80087f4 <USBD_LL_Init+0xb8>)
 800875c:	2208      	movs	r2, #8
 800875e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008760:	4b24      	ldr	r3, [pc, #144]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008762:	2202      	movs	r2, #2
 8008764:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008766:	4b23      	ldr	r3, [pc, #140]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008768:	2202      	movs	r2, #2
 800876a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800876c:	4b21      	ldr	r3, [pc, #132]	@ (80087f4 <USBD_LL_Init+0xb8>)
 800876e:	2200      	movs	r2, #0
 8008770:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008772:	4b20      	ldr	r3, [pc, #128]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008774:	2200      	movs	r2, #0
 8008776:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008778:	4b1e      	ldr	r3, [pc, #120]	@ (80087f4 <USBD_LL_Init+0xb8>)
 800877a:	2200      	movs	r2, #0
 800877c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800877e:	4b1d      	ldr	r3, [pc, #116]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008780:	2200      	movs	r2, #0
 8008782:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008784:	481b      	ldr	r0, [pc, #108]	@ (80087f4 <USBD_LL_Init+0xb8>)
 8008786:	f7f8 fd8b 	bl	80012a0 <HAL_PCD_Init>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d001      	beq.n	8008794 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8008790:	f7f8 f818 	bl	80007c4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800879a:	2318      	movs	r3, #24
 800879c:	2200      	movs	r2, #0
 800879e:	2100      	movs	r1, #0
 80087a0:	f7fa fa12 	bl	8002bc8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80087aa:	2358      	movs	r3, #88	@ 0x58
 80087ac:	2200      	movs	r2, #0
 80087ae:	2180      	movs	r1, #128	@ 0x80
 80087b0:	f7fa fa0a 	bl	8002bc8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80087ba:	23c0      	movs	r3, #192	@ 0xc0
 80087bc:	2200      	movs	r2, #0
 80087be:	2181      	movs	r1, #129	@ 0x81
 80087c0:	f7fa fa02 	bl	8002bc8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80087ca:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80087ce:	2200      	movs	r2, #0
 80087d0:	2101      	movs	r1, #1
 80087d2:	f7fa f9f9 	bl	8002bc8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80087dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80087e0:	2200      	movs	r2, #0
 80087e2:	2182      	movs	r1, #130	@ 0x82
 80087e4:	f7fa f9f0 	bl	8002bc8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3708      	adds	r7, #8
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	20001780 	.word	0x20001780
 80087f8:	40005c00 	.word	0x40005c00

080087fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008804:	2300      	movs	r3, #0
 8008806:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008808:	2300      	movs	r3, #0
 800880a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008812:	4618      	mov	r0, r3
 8008814:	f7f8 fe12 	bl	800143c <HAL_PCD_Start>
 8008818:	4603      	mov	r3, r0
 800881a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800881c:	7bfb      	ldrb	r3, [r7, #15]
 800881e:	4618      	mov	r0, r3
 8008820:	f000 f97e 	bl	8008b20 <USBD_Get_USB_Status>
 8008824:	4603      	mov	r3, r0
 8008826:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008828:	7bbb      	ldrb	r3, [r7, #14]
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b084      	sub	sp, #16
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	4608      	mov	r0, r1
 800883c:	4611      	mov	r1, r2
 800883e:	461a      	mov	r2, r3
 8008840:	4603      	mov	r3, r0
 8008842:	70fb      	strb	r3, [r7, #3]
 8008844:	460b      	mov	r3, r1
 8008846:	70bb      	strb	r3, [r7, #2]
 8008848:	4613      	mov	r3, r2
 800884a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008850:	2300      	movs	r3, #0
 8008852:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800885a:	78bb      	ldrb	r3, [r7, #2]
 800885c:	883a      	ldrh	r2, [r7, #0]
 800885e:	78f9      	ldrb	r1, [r7, #3]
 8008860:	f7f8 ff59 	bl	8001716 <HAL_PCD_EP_Open>
 8008864:	4603      	mov	r3, r0
 8008866:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	4618      	mov	r0, r3
 800886c:	f000 f958 	bl	8008b20 <USBD_Get_USB_Status>
 8008870:	4603      	mov	r3, r0
 8008872:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008874:	7bbb      	ldrb	r3, [r7, #14]
}
 8008876:	4618      	mov	r0, r3
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	b084      	sub	sp, #16
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
 8008886:	460b      	mov	r3, r1
 8008888:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800888a:	2300      	movs	r3, #0
 800888c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800888e:	2300      	movs	r3, #0
 8008890:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008898:	78fa      	ldrb	r2, [r7, #3]
 800889a:	4611      	mov	r1, r2
 800889c:	4618      	mov	r0, r3
 800889e:	f7f8 ff99 	bl	80017d4 <HAL_PCD_EP_Close>
 80088a2:	4603      	mov	r3, r0
 80088a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088a6:	7bfb      	ldrb	r3, [r7, #15]
 80088a8:	4618      	mov	r0, r3
 80088aa:	f000 f939 	bl	8008b20 <USBD_Get_USB_Status>
 80088ae:	4603      	mov	r3, r0
 80088b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3710      	adds	r7, #16
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088c8:	2300      	movs	r3, #0
 80088ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088cc:	2300      	movs	r3, #0
 80088ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80088d6:	78fa      	ldrb	r2, [r7, #3]
 80088d8:	4611      	mov	r1, r2
 80088da:	4618      	mov	r0, r3
 80088dc:	f7f9 f842 	bl	8001964 <HAL_PCD_EP_SetStall>
 80088e0:	4603      	mov	r3, r0
 80088e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088e4:	7bfb      	ldrb	r3, [r7, #15]
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 f91a 	bl	8008b20 <USBD_Get_USB_Status>
 80088ec:	4603      	mov	r3, r0
 80088ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3710      	adds	r7, #16
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b084      	sub	sp, #16
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	460b      	mov	r3, r1
 8008904:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008906:	2300      	movs	r3, #0
 8008908:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800890a:	2300      	movs	r3, #0
 800890c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008914:	78fa      	ldrb	r2, [r7, #3]
 8008916:	4611      	mov	r1, r2
 8008918:	4618      	mov	r0, r3
 800891a:	f7f9 f875 	bl	8001a08 <HAL_PCD_EP_ClrStall>
 800891e:	4603      	mov	r3, r0
 8008920:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008922:	7bfb      	ldrb	r3, [r7, #15]
 8008924:	4618      	mov	r0, r3
 8008926:	f000 f8fb 	bl	8008b20 <USBD_Get_USB_Status>
 800892a:	4603      	mov	r3, r0
 800892c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800892e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	460b      	mov	r3, r1
 8008942:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800894a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800894c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008950:	2b00      	cmp	r3, #0
 8008952:	da0b      	bge.n	800896c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008954:	78fb      	ldrb	r3, [r7, #3]
 8008956:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800895a:	68f9      	ldr	r1, [r7, #12]
 800895c:	4613      	mov	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	00db      	lsls	r3, r3, #3
 8008964:	440b      	add	r3, r1
 8008966:	3312      	adds	r3, #18
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	e00b      	b.n	8008984 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800896c:	78fb      	ldrb	r3, [r7, #3]
 800896e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008972:	68f9      	ldr	r1, [r7, #12]
 8008974:	4613      	mov	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	4413      	add	r3, r2
 800897a:	00db      	lsls	r3, r3, #3
 800897c:	440b      	add	r3, r1
 800897e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8008982:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008984:	4618      	mov	r0, r3
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	460b      	mov	r3, r1
 800899a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800899c:	2300      	movs	r3, #0
 800899e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089a0:	2300      	movs	r3, #0
 80089a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80089aa:	78fa      	ldrb	r2, [r7, #3]
 80089ac:	4611      	mov	r1, r2
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7f8 fe8d 	bl	80016ce <HAL_PCD_SetAddress>
 80089b4:	4603      	mov	r3, r0
 80089b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089b8:	7bfb      	ldrb	r3, [r7, #15]
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 f8b0 	bl	8008b20 <USBD_Get_USB_Status>
 80089c0:	4603      	mov	r3, r0
 80089c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3710      	adds	r7, #16
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b086      	sub	sp, #24
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	60f8      	str	r0, [r7, #12]
 80089d6:	607a      	str	r2, [r7, #4]
 80089d8:	603b      	str	r3, [r7, #0]
 80089da:	460b      	mov	r3, r1
 80089dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089de:	2300      	movs	r3, #0
 80089e0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089e2:	2300      	movs	r3, #0
 80089e4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80089ec:	7af9      	ldrb	r1, [r7, #11]
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	f7f8 ff80 	bl	80018f6 <HAL_PCD_EP_Transmit>
 80089f6:	4603      	mov	r3, r0
 80089f8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
 80089fc:	4618      	mov	r0, r3
 80089fe:	f000 f88f 	bl	8008b20 <USBD_Get_USB_Status>
 8008a02:	4603      	mov	r3, r0
 8008a04:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008a06:	7dbb      	ldrb	r3, [r7, #22]
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3718      	adds	r7, #24
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b086      	sub	sp, #24
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	607a      	str	r2, [r7, #4]
 8008a1a:	603b      	str	r3, [r7, #0]
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a20:	2300      	movs	r3, #0
 8008a22:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8008a2e:	7af9      	ldrb	r1, [r7, #11]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	f7f8 ff16 	bl	8001864 <HAL_PCD_EP_Receive>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a3c:	7dfb      	ldrb	r3, [r7, #23]
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f000 f86e 	bl	8008b20 <USBD_Get_USB_Status>
 8008a44:	4603      	mov	r3, r0
 8008a46:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008a48:	7dbb      	ldrb	r3, [r7, #22]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3718      	adds	r7, #24
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}

08008a52 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b082      	sub	sp, #8
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008a64:	78fa      	ldrb	r2, [r7, #3]
 8008a66:	4611      	mov	r1, r2
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f7f8 ff2c 	bl	80018c6 <HAL_PCD_EP_GetRxCount>
 8008a6e:	4603      	mov	r3, r0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3708      	adds	r7, #8
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	460b      	mov	r3, r1
 8008a82:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8008a84:	78fb      	ldrb	r3, [r7, #3]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d002      	beq.n	8008a90 <HAL_PCDEx_LPM_Callback+0x18>
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d013      	beq.n	8008ab6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8008a8e:	e023      	b.n	8008ad8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	7a5b      	ldrb	r3, [r3, #9]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d007      	beq.n	8008aa8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8008a98:	f000 f83c 	bl	8008b14 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008a9c:	4b10      	ldr	r3, [pc, #64]	@ (8008ae0 <HAL_PCDEx_LPM_Callback+0x68>)
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8008ae0 <HAL_PCDEx_LPM_Callback+0x68>)
 8008aa2:	f023 0306 	bic.w	r3, r3, #6
 8008aa6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7fe fcc0 	bl	8007434 <USBD_LL_Resume>
    break;
 8008ab4:	e010      	b.n	8008ad8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7fe fca3 	bl	8007408 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	7a5b      	ldrb	r3, [r3, #9]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d005      	beq.n	8008ad6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008aca:	4b05      	ldr	r3, [pc, #20]	@ (8008ae0 <HAL_PCDEx_LPM_Callback+0x68>)
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	4a04      	ldr	r2, [pc, #16]	@ (8008ae0 <HAL_PCDEx_LPM_Callback+0x68>)
 8008ad0:	f043 0306 	orr.w	r3, r3, #6
 8008ad4:	6113      	str	r3, [r2, #16]
    break;
 8008ad6:	bf00      	nop
}
 8008ad8:	bf00      	nop
 8008ada:	3708      	adds	r7, #8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	e000ed00 	.word	0xe000ed00

08008ae4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008aec:	4b03      	ldr	r3, [pc, #12]	@ (8008afc <USBD_static_malloc+0x18>)
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	370c      	adds	r7, #12
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	20001a5c 	.word	0x20001a5c

08008b00 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]

}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8008b18:	f7f7 fd4c 	bl	80005b4 <SystemClock_Config>
}
 8008b1c:	bf00      	nop
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	4603      	mov	r3, r0
 8008b28:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	2b03      	cmp	r3, #3
 8008b32:	d817      	bhi.n	8008b64 <USBD_Get_USB_Status+0x44>
 8008b34:	a201      	add	r2, pc, #4	@ (adr r2, 8008b3c <USBD_Get_USB_Status+0x1c>)
 8008b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3a:	bf00      	nop
 8008b3c:	08008b4d 	.word	0x08008b4d
 8008b40:	08008b53 	.word	0x08008b53
 8008b44:	08008b59 	.word	0x08008b59
 8008b48:	08008b5f 	.word	0x08008b5f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	73fb      	strb	r3, [r7, #15]
    break;
 8008b50:	e00b      	b.n	8008b6a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008b52:	2303      	movs	r3, #3
 8008b54:	73fb      	strb	r3, [r7, #15]
    break;
 8008b56:	e008      	b.n	8008b6a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	73fb      	strb	r3, [r7, #15]
    break;
 8008b5c:	e005      	b.n	8008b6a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	73fb      	strb	r3, [r7, #15]
    break;
 8008b62:	e002      	b.n	8008b6a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008b64:	2303      	movs	r3, #3
 8008b66:	73fb      	strb	r3, [r7, #15]
    break;
 8008b68:	bf00      	nop
  }
  return usb_status;
 8008b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3714      	adds	r7, #20
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <memset>:
 8008b78:	4402      	add	r2, r0
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d100      	bne.n	8008b82 <memset+0xa>
 8008b80:	4770      	bx	lr
 8008b82:	f803 1b01 	strb.w	r1, [r3], #1
 8008b86:	e7f9      	b.n	8008b7c <memset+0x4>

08008b88 <__libc_init_array>:
 8008b88:	b570      	push	{r4, r5, r6, lr}
 8008b8a:	4d0d      	ldr	r5, [pc, #52]	@ (8008bc0 <__libc_init_array+0x38>)
 8008b8c:	4c0d      	ldr	r4, [pc, #52]	@ (8008bc4 <__libc_init_array+0x3c>)
 8008b8e:	1b64      	subs	r4, r4, r5
 8008b90:	10a4      	asrs	r4, r4, #2
 8008b92:	2600      	movs	r6, #0
 8008b94:	42a6      	cmp	r6, r4
 8008b96:	d109      	bne.n	8008bac <__libc_init_array+0x24>
 8008b98:	4d0b      	ldr	r5, [pc, #44]	@ (8008bc8 <__libc_init_array+0x40>)
 8008b9a:	4c0c      	ldr	r4, [pc, #48]	@ (8008bcc <__libc_init_array+0x44>)
 8008b9c:	f000 f818 	bl	8008bd0 <_init>
 8008ba0:	1b64      	subs	r4, r4, r5
 8008ba2:	10a4      	asrs	r4, r4, #2
 8008ba4:	2600      	movs	r6, #0
 8008ba6:	42a6      	cmp	r6, r4
 8008ba8:	d105      	bne.n	8008bb6 <__libc_init_array+0x2e>
 8008baa:	bd70      	pop	{r4, r5, r6, pc}
 8008bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bb0:	4798      	blx	r3
 8008bb2:	3601      	adds	r6, #1
 8008bb4:	e7ee      	b.n	8008b94 <__libc_init_array+0xc>
 8008bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bba:	4798      	blx	r3
 8008bbc:	3601      	adds	r6, #1
 8008bbe:	e7f2      	b.n	8008ba6 <__libc_init_array+0x1e>
 8008bc0:	08008c98 	.word	0x08008c98
 8008bc4:	08008c98 	.word	0x08008c98
 8008bc8:	08008c98 	.word	0x08008c98
 8008bcc:	08008c9c 	.word	0x08008c9c

08008bd0 <_init>:
 8008bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd2:	bf00      	nop
 8008bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bd6:	bc08      	pop	{r3}
 8008bd8:	469e      	mov	lr, r3
 8008bda:	4770      	bx	lr

08008bdc <_fini>:
 8008bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bde:	bf00      	nop
 8008be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008be2:	bc08      	pop	{r3}
 8008be4:	469e      	mov	lr, r3
 8008be6:	4770      	bx	lr
