

================================================================
== Vitis HLS Report for 'mvt'
================================================================
* Date:           Fri Feb 21 05:29:39 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6843|     6843|  34.215 us|  34.215 us|  6844|  6844|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:7]   --->   Operation 41 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_x1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:8]   --->   Operation 42 'alloca' 'buff_x1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_x2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:9]   --->   Operation 43 'alloca' 'buff_x2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_y1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10]   --->   Operation 44 'alloca' 'buff_y1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_y2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:11]   --->   Operation 45 'alloca' 'buff_y2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lprd_1, i32 %A, i32 %buff_A, i32 %x1, i32 %buff_x1, i32 %x2, i32 %buff_x2, i32 %y1, i32 %buff_y1, i32 %y2, i32 %buff_y2"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lprd_1, i32 %A, i32 %buff_A, i32 %x1, i32 %buff_x1, i32 %x2, i32 %buff_x2, i32 %y1, i32 %buff_y1, i32 %y2, i32 %buff_y2"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buff_y1_addr = getelementptr i32 %buff_y1, i64 0, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 48 'getelementptr' 'buff_y1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.69ns)   --->   "%buff_y1_load = load i6 %buff_y1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 49 'load' 'buff_y1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buff_y1_addr_1 = getelementptr i32 %buff_y1, i64 0, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 50 'getelementptr' 'buff_y1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.69ns)   --->   "%buff_y1_load_1 = load i6 %buff_y1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 51 'load' 'buff_y1_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 52 [1/2] (0.69ns)   --->   "%buff_y1_load = load i6 %buff_y1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 52 'load' 'buff_y1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 53 [1/2] (0.69ns)   --->   "%buff_y1_load_1 = load i6 %buff_y1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 53 'load' 'buff_y1_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%buff_y1_addr_2 = getelementptr i32 %buff_y1, i64 0, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 54 'getelementptr' 'buff_y1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.69ns)   --->   "%buff_y1_load_2 = load i6 %buff_y1_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 55 'load' 'buff_y1_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%buff_y1_addr_3 = getelementptr i32 %buff_y1, i64 0, i64 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 56 'getelementptr' 'buff_y1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.69ns)   --->   "%buff_y1_load_3 = load i6 %buff_y1_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 57 'load' 'buff_y1_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 58 [1/2] (0.69ns)   --->   "%buff_y1_load_2 = load i6 %buff_y1_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 58 'load' 'buff_y1_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 59 [1/2] (0.69ns)   --->   "%buff_y1_load_3 = load i6 %buff_y1_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 59 'load' 'buff_y1_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%buff_y1_addr_4 = getelementptr i32 %buff_y1, i64 0, i64 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 60 'getelementptr' 'buff_y1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (0.69ns)   --->   "%buff_y1_load_4 = load i6 %buff_y1_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 61 'load' 'buff_y1_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%buff_y1_addr_5 = getelementptr i32 %buff_y1, i64 0, i64 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 62 'getelementptr' 'buff_y1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (0.69ns)   --->   "%buff_y1_load_5 = load i6 %buff_y1_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 63 'load' 'buff_y1_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 64 'getelementptr' 'buff_y2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.69ns)   --->   "%buff_y2_load = load i6 %buff_y2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 65 'load' 'buff_y2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%buff_y2_addr_1 = getelementptr i32 %buff_y2, i64 0, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 66 'getelementptr' 'buff_y2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.69ns)   --->   "%buff_y2_load_1 = load i6 %buff_y2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 67 'load' 'buff_y2_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 68 [1/2] (0.69ns)   --->   "%buff_y1_load_4 = load i6 %buff_y1_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 68 'load' 'buff_y1_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 69 [1/2] (0.69ns)   --->   "%buff_y1_load_5 = load i6 %buff_y1_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 69 'load' 'buff_y1_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%buff_y1_addr_6 = getelementptr i32 %buff_y1, i64 0, i64 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 70 'getelementptr' 'buff_y1_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (0.69ns)   --->   "%buff_y1_load_6 = load i6 %buff_y1_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 71 'load' 'buff_y1_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%buff_y1_addr_7 = getelementptr i32 %buff_y1, i64 0, i64 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 72 'getelementptr' 'buff_y1_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (0.69ns)   --->   "%buff_y1_load_7 = load i6 %buff_y1_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 73 'load' 'buff_y1_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/2] (0.69ns)   --->   "%buff_y2_load = load i6 %buff_y2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 74 'load' 'buff_y2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 75 [1/2] (0.69ns)   --->   "%buff_y2_load_1 = load i6 %buff_y2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 75 'load' 'buff_y2_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%buff_y2_addr_2 = getelementptr i32 %buff_y2, i64 0, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 76 'getelementptr' 'buff_y2_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (0.69ns)   --->   "%buff_y2_load_2 = load i6 %buff_y2_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 77 'load' 'buff_y2_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%buff_y2_addr_3 = getelementptr i32 %buff_y2, i64 0, i64 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 78 'getelementptr' 'buff_y2_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (0.69ns)   --->   "%buff_y2_load_3 = load i6 %buff_y2_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 79 'load' 'buff_y2_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 80 [1/2] (0.69ns)   --->   "%buff_y1_load_6 = load i6 %buff_y1_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 80 'load' 'buff_y1_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 81 [1/2] (0.69ns)   --->   "%buff_y1_load_7 = load i6 %buff_y1_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 81 'load' 'buff_y1_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%buff_y1_addr_8 = getelementptr i32 %buff_y1, i64 0, i64 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 82 'getelementptr' 'buff_y1_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (0.69ns)   --->   "%buff_y1_load_8 = load i6 %buff_y1_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 83 'load' 'buff_y1_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%buff_y1_addr_9 = getelementptr i32 %buff_y1, i64 0, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 84 'getelementptr' 'buff_y1_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (0.69ns)   --->   "%buff_y1_load_9 = load i6 %buff_y1_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 85 'load' 'buff_y1_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 86 [1/2] (0.69ns)   --->   "%buff_y2_load_2 = load i6 %buff_y2_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 86 'load' 'buff_y2_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 87 [1/2] (0.69ns)   --->   "%buff_y2_load_3 = load i6 %buff_y2_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 87 'load' 'buff_y2_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%buff_y2_addr_4 = getelementptr i32 %buff_y2, i64 0, i64 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 88 'getelementptr' 'buff_y2_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (0.69ns)   --->   "%buff_y2_load_4 = load i6 %buff_y2_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 89 'load' 'buff_y2_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%buff_y2_addr_5 = getelementptr i32 %buff_y2, i64 0, i64 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 90 'getelementptr' 'buff_y2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (0.69ns)   --->   "%buff_y2_load_5 = load i6 %buff_y2_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 91 'load' 'buff_y2_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 92 [1/2] (0.69ns)   --->   "%buff_y1_load_8 = load i6 %buff_y1_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 92 'load' 'buff_y1_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 93 [1/2] (0.69ns)   --->   "%buff_y1_load_9 = load i6 %buff_y1_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 93 'load' 'buff_y1_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%buff_y1_addr_10 = getelementptr i32 %buff_y1, i64 0, i64 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 94 'getelementptr' 'buff_y1_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (0.69ns)   --->   "%buff_y1_load_10 = load i6 %buff_y1_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 95 'load' 'buff_y1_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%buff_y1_addr_11 = getelementptr i32 %buff_y1, i64 0, i64 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 96 'getelementptr' 'buff_y1_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (0.69ns)   --->   "%buff_y1_load_11 = load i6 %buff_y1_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 97 'load' 'buff_y1_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 98 [1/2] (0.69ns)   --->   "%buff_y2_load_4 = load i6 %buff_y2_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 98 'load' 'buff_y2_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 99 [1/2] (0.69ns)   --->   "%buff_y2_load_5 = load i6 %buff_y2_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 99 'load' 'buff_y2_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%buff_y2_addr_6 = getelementptr i32 %buff_y2, i64 0, i64 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 100 'getelementptr' 'buff_y2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (0.69ns)   --->   "%buff_y2_load_6 = load i6 %buff_y2_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 101 'load' 'buff_y2_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%buff_y2_addr_7 = getelementptr i32 %buff_y2, i64 0, i64 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 102 'getelementptr' 'buff_y2_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (0.69ns)   --->   "%buff_y2_load_7 = load i6 %buff_y2_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 103 'load' 'buff_y2_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 104 [1/2] (0.69ns)   --->   "%buff_y1_load_10 = load i6 %buff_y1_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 104 'load' 'buff_y1_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 105 [1/2] (0.69ns)   --->   "%buff_y1_load_11 = load i6 %buff_y1_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 105 'load' 'buff_y1_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%buff_y1_addr_12 = getelementptr i32 %buff_y1, i64 0, i64 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 106 'getelementptr' 'buff_y1_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [2/2] (0.69ns)   --->   "%buff_y1_load_12 = load i6 %buff_y1_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 107 'load' 'buff_y1_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%buff_y1_addr_13 = getelementptr i32 %buff_y1, i64 0, i64 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 108 'getelementptr' 'buff_y1_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.69ns)   --->   "%buff_y1_load_13 = load i6 %buff_y1_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 109 'load' 'buff_y1_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 110 [1/2] (0.69ns)   --->   "%buff_y2_load_6 = load i6 %buff_y2_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 110 'load' 'buff_y2_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 111 [1/2] (0.69ns)   --->   "%buff_y2_load_7 = load i6 %buff_y2_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 111 'load' 'buff_y2_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%buff_y2_addr_8 = getelementptr i32 %buff_y2, i64 0, i64 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 112 'getelementptr' 'buff_y2_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/2] (0.69ns)   --->   "%buff_y2_load_8 = load i6 %buff_y2_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 113 'load' 'buff_y2_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%buff_y2_addr_9 = getelementptr i32 %buff_y2, i64 0, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 114 'getelementptr' 'buff_y2_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (0.69ns)   --->   "%buff_y2_load_9 = load i6 %buff_y2_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 115 'load' 'buff_y2_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 116 [1/2] (0.69ns)   --->   "%buff_y1_load_12 = load i6 %buff_y1_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 116 'load' 'buff_y1_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 117 [1/2] (0.69ns)   --->   "%buff_y1_load_13 = load i6 %buff_y1_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 117 'load' 'buff_y1_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%buff_y1_addr_14 = getelementptr i32 %buff_y1, i64 0, i64 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 118 'getelementptr' 'buff_y1_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (0.69ns)   --->   "%buff_y1_load_14 = load i6 %buff_y1_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 119 'load' 'buff_y1_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%buff_y1_addr_15 = getelementptr i32 %buff_y1, i64 0, i64 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 120 'getelementptr' 'buff_y1_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [2/2] (0.69ns)   --->   "%buff_y1_load_15 = load i6 %buff_y1_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 121 'load' 'buff_y1_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 122 [1/2] (0.69ns)   --->   "%buff_y2_load_8 = load i6 %buff_y2_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 122 'load' 'buff_y2_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 123 [1/2] (0.69ns)   --->   "%buff_y2_load_9 = load i6 %buff_y2_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 123 'load' 'buff_y2_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%buff_y2_addr_10 = getelementptr i32 %buff_y2, i64 0, i64 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 124 'getelementptr' 'buff_y2_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (0.69ns)   --->   "%buff_y2_load_10 = load i6 %buff_y2_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 125 'load' 'buff_y2_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%buff_y2_addr_11 = getelementptr i32 %buff_y2, i64 0, i64 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 126 'getelementptr' 'buff_y2_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (0.69ns)   --->   "%buff_y2_load_11 = load i6 %buff_y2_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 127 'load' 'buff_y2_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 128 [1/2] (0.69ns)   --->   "%buff_y1_load_14 = load i6 %buff_y1_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 128 'load' 'buff_y1_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 129 [1/2] (0.69ns)   --->   "%buff_y1_load_15 = load i6 %buff_y1_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 129 'load' 'buff_y1_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%buff_y1_addr_16 = getelementptr i32 %buff_y1, i64 0, i64 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 130 'getelementptr' 'buff_y1_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (0.69ns)   --->   "%buff_y1_load_16 = load i6 %buff_y1_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 131 'load' 'buff_y1_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%buff_y1_addr_17 = getelementptr i32 %buff_y1, i64 0, i64 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 132 'getelementptr' 'buff_y1_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (0.69ns)   --->   "%buff_y1_load_17 = load i6 %buff_y1_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 133 'load' 'buff_y1_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 134 [1/2] (0.69ns)   --->   "%buff_y2_load_10 = load i6 %buff_y2_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 134 'load' 'buff_y2_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 135 [1/2] (0.69ns)   --->   "%buff_y2_load_11 = load i6 %buff_y2_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 135 'load' 'buff_y2_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%buff_y2_addr_12 = getelementptr i32 %buff_y2, i64 0, i64 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 136 'getelementptr' 'buff_y2_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (0.69ns)   --->   "%buff_y2_load_12 = load i6 %buff_y2_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 137 'load' 'buff_y2_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%buff_y2_addr_13 = getelementptr i32 %buff_y2, i64 0, i64 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 138 'getelementptr' 'buff_y2_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [2/2] (0.69ns)   --->   "%buff_y2_load_13 = load i6 %buff_y2_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 139 'load' 'buff_y2_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 140 [1/2] (0.69ns)   --->   "%buff_y1_load_16 = load i6 %buff_y1_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 140 'load' 'buff_y1_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 141 [1/2] (0.69ns)   --->   "%buff_y1_load_17 = load i6 %buff_y1_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 141 'load' 'buff_y1_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%buff_y1_addr_18 = getelementptr i32 %buff_y1, i64 0, i64 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 142 'getelementptr' 'buff_y1_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [2/2] (0.69ns)   --->   "%buff_y1_load_18 = load i6 %buff_y1_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 143 'load' 'buff_y1_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%buff_y1_addr_19 = getelementptr i32 %buff_y1, i64 0, i64 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 144 'getelementptr' 'buff_y1_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [2/2] (0.69ns)   --->   "%buff_y1_load_19 = load i6 %buff_y1_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 145 'load' 'buff_y1_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 146 [1/2] (0.69ns)   --->   "%buff_y2_load_12 = load i6 %buff_y2_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 146 'load' 'buff_y2_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 147 [1/2] (0.69ns)   --->   "%buff_y2_load_13 = load i6 %buff_y2_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 147 'load' 'buff_y2_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%buff_y2_addr_14 = getelementptr i32 %buff_y2, i64 0, i64 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 148 'getelementptr' 'buff_y2_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [2/2] (0.69ns)   --->   "%buff_y2_load_14 = load i6 %buff_y2_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 149 'load' 'buff_y2_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%buff_y2_addr_15 = getelementptr i32 %buff_y2, i64 0, i64 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 150 'getelementptr' 'buff_y2_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [2/2] (0.69ns)   --->   "%buff_y2_load_15 = load i6 %buff_y2_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 151 'load' 'buff_y2_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 0.69>
ST_13 : Operation 152 [1/2] (0.69ns)   --->   "%buff_y1_load_18 = load i6 %buff_y1_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 152 'load' 'buff_y1_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 153 [1/2] (0.69ns)   --->   "%buff_y1_load_19 = load i6 %buff_y1_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 153 'load' 'buff_y1_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%buff_y1_addr_20 = getelementptr i32 %buff_y1, i64 0, i64 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 154 'getelementptr' 'buff_y1_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [2/2] (0.69ns)   --->   "%buff_y1_load_20 = load i6 %buff_y1_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 155 'load' 'buff_y1_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%buff_y1_addr_21 = getelementptr i32 %buff_y1, i64 0, i64 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 156 'getelementptr' 'buff_y1_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [2/2] (0.69ns)   --->   "%buff_y1_load_21 = load i6 %buff_y1_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 157 'load' 'buff_y1_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 158 [1/2] (0.69ns)   --->   "%buff_y2_load_14 = load i6 %buff_y2_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 158 'load' 'buff_y2_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 159 [1/2] (0.69ns)   --->   "%buff_y2_load_15 = load i6 %buff_y2_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 159 'load' 'buff_y2_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%buff_y2_addr_16 = getelementptr i32 %buff_y2, i64 0, i64 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 160 'getelementptr' 'buff_y2_addr_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [2/2] (0.69ns)   --->   "%buff_y2_load_16 = load i6 %buff_y2_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 161 'load' 'buff_y2_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%buff_y2_addr_17 = getelementptr i32 %buff_y2, i64 0, i64 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 162 'getelementptr' 'buff_y2_addr_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [2/2] (0.69ns)   --->   "%buff_y2_load_17 = load i6 %buff_y2_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 163 'load' 'buff_y2_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 0.69>
ST_14 : Operation 164 [1/2] (0.69ns)   --->   "%buff_y1_load_20 = load i6 %buff_y1_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 164 'load' 'buff_y1_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 165 [1/2] (0.69ns)   --->   "%buff_y1_load_21 = load i6 %buff_y1_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 165 'load' 'buff_y1_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%buff_y1_addr_22 = getelementptr i32 %buff_y1, i64 0, i64 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 166 'getelementptr' 'buff_y1_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [2/2] (0.69ns)   --->   "%buff_y1_load_22 = load i6 %buff_y1_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 167 'load' 'buff_y1_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%buff_y1_addr_23 = getelementptr i32 %buff_y1, i64 0, i64 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 168 'getelementptr' 'buff_y1_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [2/2] (0.69ns)   --->   "%buff_y1_load_23 = load i6 %buff_y1_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 169 'load' 'buff_y1_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 170 [1/2] (0.69ns)   --->   "%buff_y2_load_16 = load i6 %buff_y2_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 170 'load' 'buff_y2_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 171 [1/2] (0.69ns)   --->   "%buff_y2_load_17 = load i6 %buff_y2_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 171 'load' 'buff_y2_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%buff_y2_addr_18 = getelementptr i32 %buff_y2, i64 0, i64 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 172 'getelementptr' 'buff_y2_addr_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [2/2] (0.69ns)   --->   "%buff_y2_load_18 = load i6 %buff_y2_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 173 'load' 'buff_y2_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%buff_y2_addr_19 = getelementptr i32 %buff_y2, i64 0, i64 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 174 'getelementptr' 'buff_y2_addr_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [2/2] (0.69ns)   --->   "%buff_y2_load_19 = load i6 %buff_y2_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 175 'load' 'buff_y2_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 0.69>
ST_15 : Operation 176 [1/2] (0.69ns)   --->   "%buff_y1_load_22 = load i6 %buff_y1_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 176 'load' 'buff_y1_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 177 [1/2] (0.69ns)   --->   "%buff_y1_load_23 = load i6 %buff_y1_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 177 'load' 'buff_y1_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%buff_y1_addr_24 = getelementptr i32 %buff_y1, i64 0, i64 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 178 'getelementptr' 'buff_y1_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [2/2] (0.69ns)   --->   "%buff_y1_load_24 = load i6 %buff_y1_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 179 'load' 'buff_y1_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%buff_y1_addr_25 = getelementptr i32 %buff_y1, i64 0, i64 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 180 'getelementptr' 'buff_y1_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [2/2] (0.69ns)   --->   "%buff_y1_load_25 = load i6 %buff_y1_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 181 'load' 'buff_y1_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 182 [1/2] (0.69ns)   --->   "%buff_y2_load_18 = load i6 %buff_y2_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 182 'load' 'buff_y2_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 183 [1/2] (0.69ns)   --->   "%buff_y2_load_19 = load i6 %buff_y2_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 183 'load' 'buff_y2_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%buff_y2_addr_20 = getelementptr i32 %buff_y2, i64 0, i64 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 184 'getelementptr' 'buff_y2_addr_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [2/2] (0.69ns)   --->   "%buff_y2_load_20 = load i6 %buff_y2_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 185 'load' 'buff_y2_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%buff_y2_addr_21 = getelementptr i32 %buff_y2, i64 0, i64 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 186 'getelementptr' 'buff_y2_addr_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [2/2] (0.69ns)   --->   "%buff_y2_load_21 = load i6 %buff_y2_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 187 'load' 'buff_y2_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 0.69>
ST_16 : Operation 188 [1/2] (0.69ns)   --->   "%buff_y1_load_24 = load i6 %buff_y1_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 188 'load' 'buff_y1_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 189 [1/2] (0.69ns)   --->   "%buff_y1_load_25 = load i6 %buff_y1_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 189 'load' 'buff_y1_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%buff_y1_addr_26 = getelementptr i32 %buff_y1, i64 0, i64 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 190 'getelementptr' 'buff_y1_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [2/2] (0.69ns)   --->   "%buff_y1_load_26 = load i6 %buff_y1_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 191 'load' 'buff_y1_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%buff_y1_addr_27 = getelementptr i32 %buff_y1, i64 0, i64 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 192 'getelementptr' 'buff_y1_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [2/2] (0.69ns)   --->   "%buff_y1_load_27 = load i6 %buff_y1_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 193 'load' 'buff_y1_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 194 [1/2] (0.69ns)   --->   "%buff_y2_load_20 = load i6 %buff_y2_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 194 'load' 'buff_y2_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 195 [1/2] (0.69ns)   --->   "%buff_y2_load_21 = load i6 %buff_y2_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 195 'load' 'buff_y2_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%buff_y2_addr_22 = getelementptr i32 %buff_y2, i64 0, i64 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 196 'getelementptr' 'buff_y2_addr_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [2/2] (0.69ns)   --->   "%buff_y2_load_22 = load i6 %buff_y2_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 197 'load' 'buff_y2_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%buff_y2_addr_23 = getelementptr i32 %buff_y2, i64 0, i64 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 198 'getelementptr' 'buff_y2_addr_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [2/2] (0.69ns)   --->   "%buff_y2_load_23 = load i6 %buff_y2_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 199 'load' 'buff_y2_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 0.69>
ST_17 : Operation 200 [1/2] (0.69ns)   --->   "%buff_y1_load_26 = load i6 %buff_y1_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 200 'load' 'buff_y1_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 201 [1/2] (0.69ns)   --->   "%buff_y1_load_27 = load i6 %buff_y1_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 201 'load' 'buff_y1_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%buff_y1_addr_28 = getelementptr i32 %buff_y1, i64 0, i64 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 202 'getelementptr' 'buff_y1_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [2/2] (0.69ns)   --->   "%buff_y1_load_28 = load i6 %buff_y1_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 203 'load' 'buff_y1_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%buff_y1_addr_29 = getelementptr i32 %buff_y1, i64 0, i64 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 204 'getelementptr' 'buff_y1_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [2/2] (0.69ns)   --->   "%buff_y1_load_29 = load i6 %buff_y1_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 205 'load' 'buff_y1_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 206 [1/2] (0.69ns)   --->   "%buff_y2_load_22 = load i6 %buff_y2_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 206 'load' 'buff_y2_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 207 [1/2] (0.69ns)   --->   "%buff_y2_load_23 = load i6 %buff_y2_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 207 'load' 'buff_y2_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%buff_y2_addr_24 = getelementptr i32 %buff_y2, i64 0, i64 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 208 'getelementptr' 'buff_y2_addr_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [2/2] (0.69ns)   --->   "%buff_y2_load_24 = load i6 %buff_y2_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 209 'load' 'buff_y2_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%buff_y2_addr_25 = getelementptr i32 %buff_y2, i64 0, i64 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 210 'getelementptr' 'buff_y2_addr_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [2/2] (0.69ns)   --->   "%buff_y2_load_25 = load i6 %buff_y2_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 211 'load' 'buff_y2_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 0.69>
ST_18 : Operation 212 [1/2] (0.69ns)   --->   "%buff_y1_load_28 = load i6 %buff_y1_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 212 'load' 'buff_y1_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 213 [1/2] (0.69ns)   --->   "%buff_y1_load_29 = load i6 %buff_y1_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 213 'load' 'buff_y1_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%buff_y1_addr_30 = getelementptr i32 %buff_y1, i64 0, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 214 'getelementptr' 'buff_y1_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [2/2] (0.69ns)   --->   "%buff_y1_load_30 = load i6 %buff_y1_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 215 'load' 'buff_y1_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%buff_y1_addr_31 = getelementptr i32 %buff_y1, i64 0, i64 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 216 'getelementptr' 'buff_y1_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [2/2] (0.69ns)   --->   "%buff_y1_load_31 = load i6 %buff_y1_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 217 'load' 'buff_y1_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 218 [1/2] (0.69ns)   --->   "%buff_y2_load_24 = load i6 %buff_y2_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 218 'load' 'buff_y2_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 219 [1/2] (0.69ns)   --->   "%buff_y2_load_25 = load i6 %buff_y2_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 219 'load' 'buff_y2_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%buff_y2_addr_26 = getelementptr i32 %buff_y2, i64 0, i64 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 220 'getelementptr' 'buff_y2_addr_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [2/2] (0.69ns)   --->   "%buff_y2_load_26 = load i6 %buff_y2_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 221 'load' 'buff_y2_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%buff_y2_addr_27 = getelementptr i32 %buff_y2, i64 0, i64 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 222 'getelementptr' 'buff_y2_addr_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [2/2] (0.69ns)   --->   "%buff_y2_load_27 = load i6 %buff_y2_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 223 'load' 'buff_y2_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 0.69>
ST_19 : Operation 224 [1/2] (0.69ns)   --->   "%buff_y1_load_30 = load i6 %buff_y1_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 224 'load' 'buff_y1_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 225 [1/2] (0.69ns)   --->   "%buff_y1_load_31 = load i6 %buff_y1_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 225 'load' 'buff_y1_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%buff_y1_addr_32 = getelementptr i32 %buff_y1, i64 0, i64 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 226 'getelementptr' 'buff_y1_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [2/2] (0.69ns)   --->   "%buff_y1_load_32 = load i6 %buff_y1_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 227 'load' 'buff_y1_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%buff_y1_addr_33 = getelementptr i32 %buff_y1, i64 0, i64 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 228 'getelementptr' 'buff_y1_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [2/2] (0.69ns)   --->   "%buff_y1_load_33 = load i6 %buff_y1_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 229 'load' 'buff_y1_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 230 [1/2] (0.69ns)   --->   "%buff_y2_load_26 = load i6 %buff_y2_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 230 'load' 'buff_y2_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 231 [1/2] (0.69ns)   --->   "%buff_y2_load_27 = load i6 %buff_y2_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 231 'load' 'buff_y2_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%buff_y2_addr_28 = getelementptr i32 %buff_y2, i64 0, i64 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 232 'getelementptr' 'buff_y2_addr_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [2/2] (0.69ns)   --->   "%buff_y2_load_28 = load i6 %buff_y2_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 233 'load' 'buff_y2_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%buff_y2_addr_29 = getelementptr i32 %buff_y2, i64 0, i64 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 234 'getelementptr' 'buff_y2_addr_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [2/2] (0.69ns)   --->   "%buff_y2_load_29 = load i6 %buff_y2_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 235 'load' 'buff_y2_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 0.69>
ST_20 : Operation 236 [1/2] (0.69ns)   --->   "%buff_y1_load_32 = load i6 %buff_y1_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 236 'load' 'buff_y1_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 237 [1/2] (0.69ns)   --->   "%buff_y1_load_33 = load i6 %buff_y1_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 237 'load' 'buff_y1_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%buff_y1_addr_34 = getelementptr i32 %buff_y1, i64 0, i64 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 238 'getelementptr' 'buff_y1_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 239 [2/2] (0.69ns)   --->   "%buff_y1_load_34 = load i6 %buff_y1_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 239 'load' 'buff_y1_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%buff_y1_addr_35 = getelementptr i32 %buff_y1, i64 0, i64 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 240 'getelementptr' 'buff_y1_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [2/2] (0.69ns)   --->   "%buff_y1_load_35 = load i6 %buff_y1_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 241 'load' 'buff_y1_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 242 [1/2] (0.69ns)   --->   "%buff_y2_load_28 = load i6 %buff_y2_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 242 'load' 'buff_y2_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 243 [1/2] (0.69ns)   --->   "%buff_y2_load_29 = load i6 %buff_y2_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 243 'load' 'buff_y2_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%buff_y2_addr_30 = getelementptr i32 %buff_y2, i64 0, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 244 'getelementptr' 'buff_y2_addr_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [2/2] (0.69ns)   --->   "%buff_y2_load_30 = load i6 %buff_y2_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 245 'load' 'buff_y2_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%buff_y2_addr_31 = getelementptr i32 %buff_y2, i64 0, i64 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 246 'getelementptr' 'buff_y2_addr_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [2/2] (0.69ns)   --->   "%buff_y2_load_31 = load i6 %buff_y2_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 247 'load' 'buff_y2_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 0.69>
ST_21 : Operation 248 [1/2] (0.69ns)   --->   "%buff_y1_load_34 = load i6 %buff_y1_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 248 'load' 'buff_y1_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 249 [1/2] (0.69ns)   --->   "%buff_y1_load_35 = load i6 %buff_y1_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 249 'load' 'buff_y1_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%buff_y1_addr_36 = getelementptr i32 %buff_y1, i64 0, i64 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 250 'getelementptr' 'buff_y1_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [2/2] (0.69ns)   --->   "%buff_y1_load_36 = load i6 %buff_y1_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 251 'load' 'buff_y1_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%buff_y1_addr_37 = getelementptr i32 %buff_y1, i64 0, i64 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 252 'getelementptr' 'buff_y1_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [2/2] (0.69ns)   --->   "%buff_y1_load_37 = load i6 %buff_y1_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 253 'load' 'buff_y1_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 254 [1/2] (0.69ns)   --->   "%buff_y2_load_30 = load i6 %buff_y2_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 254 'load' 'buff_y2_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 255 [1/2] (0.69ns)   --->   "%buff_y2_load_31 = load i6 %buff_y2_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 255 'load' 'buff_y2_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%buff_y2_addr_32 = getelementptr i32 %buff_y2, i64 0, i64 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 256 'getelementptr' 'buff_y2_addr_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [2/2] (0.69ns)   --->   "%buff_y2_load_32 = load i6 %buff_y2_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 257 'load' 'buff_y2_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%buff_y2_addr_33 = getelementptr i32 %buff_y2, i64 0, i64 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 258 'getelementptr' 'buff_y2_addr_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 259 [2/2] (0.69ns)   --->   "%buff_y2_load_33 = load i6 %buff_y2_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 259 'load' 'buff_y2_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 0.69>
ST_22 : Operation 260 [1/2] (0.69ns)   --->   "%buff_y1_load_36 = load i6 %buff_y1_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 260 'load' 'buff_y1_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 261 [1/2] (0.69ns)   --->   "%buff_y1_load_37 = load i6 %buff_y1_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 261 'load' 'buff_y1_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%buff_y1_addr_38 = getelementptr i32 %buff_y1, i64 0, i64 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 262 'getelementptr' 'buff_y1_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [2/2] (0.69ns)   --->   "%buff_y1_load_38 = load i6 %buff_y1_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 263 'load' 'buff_y1_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%buff_y1_addr_39 = getelementptr i32 %buff_y1, i64 0, i64 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 264 'getelementptr' 'buff_y1_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [2/2] (0.69ns)   --->   "%buff_y1_load_39 = load i6 %buff_y1_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 265 'load' 'buff_y1_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 266 [1/2] (0.69ns)   --->   "%buff_y2_load_32 = load i6 %buff_y2_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 266 'load' 'buff_y2_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 267 [1/2] (0.69ns)   --->   "%buff_y2_load_33 = load i6 %buff_y2_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 267 'load' 'buff_y2_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%buff_y2_addr_34 = getelementptr i32 %buff_y2, i64 0, i64 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 268 'getelementptr' 'buff_y2_addr_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [2/2] (0.69ns)   --->   "%buff_y2_load_34 = load i6 %buff_y2_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 269 'load' 'buff_y2_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%buff_y2_addr_35 = getelementptr i32 %buff_y2, i64 0, i64 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 270 'getelementptr' 'buff_y2_addr_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [2/2] (0.69ns)   --->   "%buff_y2_load_35 = load i6 %buff_y2_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 271 'load' 'buff_y2_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.69>
ST_23 : Operation 272 [1/2] (0.69ns)   --->   "%buff_y1_load_38 = load i6 %buff_y1_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 272 'load' 'buff_y1_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 273 [1/2] (0.69ns)   --->   "%buff_y1_load_39 = load i6 %buff_y1_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 273 'load' 'buff_y1_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%buff_y1_addr_40 = getelementptr i32 %buff_y1, i64 0, i64 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 274 'getelementptr' 'buff_y1_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [2/2] (0.69ns)   --->   "%buff_y1_load_40 = load i6 %buff_y1_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 275 'load' 'buff_y1_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%buff_y1_addr_41 = getelementptr i32 %buff_y1, i64 0, i64 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 276 'getelementptr' 'buff_y1_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [2/2] (0.69ns)   --->   "%buff_y1_load_41 = load i6 %buff_y1_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 277 'load' 'buff_y1_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 278 [1/2] (0.69ns)   --->   "%buff_y2_load_34 = load i6 %buff_y2_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 278 'load' 'buff_y2_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 279 [1/2] (0.69ns)   --->   "%buff_y2_load_35 = load i6 %buff_y2_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 279 'load' 'buff_y2_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%buff_y2_addr_36 = getelementptr i32 %buff_y2, i64 0, i64 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 280 'getelementptr' 'buff_y2_addr_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 281 [2/2] (0.69ns)   --->   "%buff_y2_load_36 = load i6 %buff_y2_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 281 'load' 'buff_y2_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%buff_y2_addr_37 = getelementptr i32 %buff_y2, i64 0, i64 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 282 'getelementptr' 'buff_y2_addr_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 283 [2/2] (0.69ns)   --->   "%buff_y2_load_37 = load i6 %buff_y2_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 283 'load' 'buff_y2_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 0.69>
ST_24 : Operation 284 [1/2] (0.69ns)   --->   "%buff_y1_load_40 = load i6 %buff_y1_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 284 'load' 'buff_y1_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 285 [1/2] (0.69ns)   --->   "%buff_y1_load_41 = load i6 %buff_y1_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 285 'load' 'buff_y1_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%buff_y1_addr_42 = getelementptr i32 %buff_y1, i64 0, i64 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 286 'getelementptr' 'buff_y1_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 287 [2/2] (0.69ns)   --->   "%buff_y1_load_42 = load i6 %buff_y1_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 287 'load' 'buff_y1_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%buff_y1_addr_43 = getelementptr i32 %buff_y1, i64 0, i64 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 288 'getelementptr' 'buff_y1_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 289 [2/2] (0.69ns)   --->   "%buff_y1_load_43 = load i6 %buff_y1_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 289 'load' 'buff_y1_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 290 [1/2] (0.69ns)   --->   "%buff_y2_load_36 = load i6 %buff_y2_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 290 'load' 'buff_y2_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 291 [1/2] (0.69ns)   --->   "%buff_y2_load_37 = load i6 %buff_y2_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 291 'load' 'buff_y2_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%buff_y2_addr_38 = getelementptr i32 %buff_y2, i64 0, i64 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 292 'getelementptr' 'buff_y2_addr_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 293 [2/2] (0.69ns)   --->   "%buff_y2_load_38 = load i6 %buff_y2_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 293 'load' 'buff_y2_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%buff_y2_addr_39 = getelementptr i32 %buff_y2, i64 0, i64 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 294 'getelementptr' 'buff_y2_addr_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [2/2] (0.69ns)   --->   "%buff_y2_load_39 = load i6 %buff_y2_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 295 'load' 'buff_y2_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 0.69>
ST_25 : Operation 296 [1/2] (0.69ns)   --->   "%buff_y1_load_42 = load i6 %buff_y1_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 296 'load' 'buff_y1_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 297 [1/2] (0.69ns)   --->   "%buff_y1_load_43 = load i6 %buff_y1_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 297 'load' 'buff_y1_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%buff_y1_addr_44 = getelementptr i32 %buff_y1, i64 0, i64 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 298 'getelementptr' 'buff_y1_addr_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [2/2] (0.69ns)   --->   "%buff_y1_load_44 = load i6 %buff_y1_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 299 'load' 'buff_y1_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%buff_y1_addr_45 = getelementptr i32 %buff_y1, i64 0, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 300 'getelementptr' 'buff_y1_addr_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [2/2] (0.69ns)   --->   "%buff_y1_load_45 = load i6 %buff_y1_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 301 'load' 'buff_y1_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 302 [1/2] (0.69ns)   --->   "%buff_y2_load_38 = load i6 %buff_y2_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 302 'load' 'buff_y2_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 303 [1/2] (0.69ns)   --->   "%buff_y2_load_39 = load i6 %buff_y2_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 303 'load' 'buff_y2_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%buff_y2_addr_40 = getelementptr i32 %buff_y2, i64 0, i64 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 304 'getelementptr' 'buff_y2_addr_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 305 [2/2] (0.69ns)   --->   "%buff_y2_load_40 = load i6 %buff_y2_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 305 'load' 'buff_y2_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%buff_y2_addr_41 = getelementptr i32 %buff_y2, i64 0, i64 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 306 'getelementptr' 'buff_y2_addr_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [2/2] (0.69ns)   --->   "%buff_y2_load_41 = load i6 %buff_y2_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 307 'load' 'buff_y2_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 0.69>
ST_26 : Operation 308 [1/2] (0.69ns)   --->   "%buff_y1_load_44 = load i6 %buff_y1_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 308 'load' 'buff_y1_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 309 [1/2] (0.69ns)   --->   "%buff_y1_load_45 = load i6 %buff_y1_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 309 'load' 'buff_y1_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%buff_y1_addr_46 = getelementptr i32 %buff_y1, i64 0, i64 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 310 'getelementptr' 'buff_y1_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 311 [2/2] (0.69ns)   --->   "%buff_y1_load_46 = load i6 %buff_y1_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 311 'load' 'buff_y1_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%buff_y1_addr_47 = getelementptr i32 %buff_y1, i64 0, i64 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 312 'getelementptr' 'buff_y1_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [2/2] (0.69ns)   --->   "%buff_y1_load_47 = load i6 %buff_y1_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 313 'load' 'buff_y1_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 314 [1/2] (0.69ns)   --->   "%buff_y2_load_40 = load i6 %buff_y2_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 314 'load' 'buff_y2_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 315 [1/2] (0.69ns)   --->   "%buff_y2_load_41 = load i6 %buff_y2_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 315 'load' 'buff_y2_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%buff_y2_addr_42 = getelementptr i32 %buff_y2, i64 0, i64 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 316 'getelementptr' 'buff_y2_addr_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [2/2] (0.69ns)   --->   "%buff_y2_load_42 = load i6 %buff_y2_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 317 'load' 'buff_y2_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%buff_y2_addr_43 = getelementptr i32 %buff_y2, i64 0, i64 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 318 'getelementptr' 'buff_y2_addr_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [2/2] (0.69ns)   --->   "%buff_y2_load_43 = load i6 %buff_y2_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 319 'load' 'buff_y2_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 0.69>
ST_27 : Operation 320 [1/2] (0.69ns)   --->   "%buff_y1_load_46 = load i6 %buff_y1_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 320 'load' 'buff_y1_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 321 [1/2] (0.69ns)   --->   "%buff_y1_load_47 = load i6 %buff_y1_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 321 'load' 'buff_y1_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 322 [1/1] (0.00ns)   --->   "%buff_y1_addr_48 = getelementptr i32 %buff_y1, i64 0, i64 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 322 'getelementptr' 'buff_y1_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 323 [2/2] (0.69ns)   --->   "%buff_y1_load_48 = load i6 %buff_y1_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 323 'load' 'buff_y1_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 324 [1/1] (0.00ns)   --->   "%buff_y1_addr_49 = getelementptr i32 %buff_y1, i64 0, i64 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 324 'getelementptr' 'buff_y1_addr_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 325 [2/2] (0.69ns)   --->   "%buff_y1_load_49 = load i6 %buff_y1_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 325 'load' 'buff_y1_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 326 [1/2] (0.69ns)   --->   "%buff_y2_load_42 = load i6 %buff_y2_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 326 'load' 'buff_y2_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 327 [1/2] (0.69ns)   --->   "%buff_y2_load_43 = load i6 %buff_y2_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 327 'load' 'buff_y2_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "%buff_y2_addr_44 = getelementptr i32 %buff_y2, i64 0, i64 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 328 'getelementptr' 'buff_y2_addr_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 329 [2/2] (0.69ns)   --->   "%buff_y2_load_44 = load i6 %buff_y2_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 329 'load' 'buff_y2_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%buff_y2_addr_45 = getelementptr i32 %buff_y2, i64 0, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 330 'getelementptr' 'buff_y2_addr_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 331 [2/2] (0.69ns)   --->   "%buff_y2_load_45 = load i6 %buff_y2_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 331 'load' 'buff_y2_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 0.69>
ST_28 : Operation 332 [1/2] (0.69ns)   --->   "%buff_y1_load_48 = load i6 %buff_y1_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 332 'load' 'buff_y1_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 333 [1/2] (0.69ns)   --->   "%buff_y1_load_49 = load i6 %buff_y1_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 333 'load' 'buff_y1_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%buff_y1_addr_50 = getelementptr i32 %buff_y1, i64 0, i64 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 334 'getelementptr' 'buff_y1_addr_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 335 [2/2] (0.69ns)   --->   "%buff_y1_load_50 = load i6 %buff_y1_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 335 'load' 'buff_y1_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 336 [1/1] (0.00ns)   --->   "%buff_y1_addr_51 = getelementptr i32 %buff_y1, i64 0, i64 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 336 'getelementptr' 'buff_y1_addr_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 337 [2/2] (0.69ns)   --->   "%buff_y1_load_51 = load i6 %buff_y1_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 337 'load' 'buff_y1_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 338 [1/2] (0.69ns)   --->   "%buff_y2_load_44 = load i6 %buff_y2_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 338 'load' 'buff_y2_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 339 [1/2] (0.69ns)   --->   "%buff_y2_load_45 = load i6 %buff_y2_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 339 'load' 'buff_y2_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%buff_y2_addr_46 = getelementptr i32 %buff_y2, i64 0, i64 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 340 'getelementptr' 'buff_y2_addr_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 341 [2/2] (0.69ns)   --->   "%buff_y2_load_46 = load i6 %buff_y2_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 341 'load' 'buff_y2_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%buff_y2_addr_47 = getelementptr i32 %buff_y2, i64 0, i64 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 342 'getelementptr' 'buff_y2_addr_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 343 [2/2] (0.69ns)   --->   "%buff_y2_load_47 = load i6 %buff_y2_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 343 'load' 'buff_y2_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 0.69>
ST_29 : Operation 344 [1/2] (0.69ns)   --->   "%buff_y1_load_50 = load i6 %buff_y1_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 344 'load' 'buff_y1_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 345 [1/2] (0.69ns)   --->   "%buff_y1_load_51 = load i6 %buff_y1_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 345 'load' 'buff_y1_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%buff_y1_addr_52 = getelementptr i32 %buff_y1, i64 0, i64 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 346 'getelementptr' 'buff_y1_addr_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [2/2] (0.69ns)   --->   "%buff_y1_load_52 = load i6 %buff_y1_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 347 'load' 'buff_y1_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%buff_y1_addr_53 = getelementptr i32 %buff_y1, i64 0, i64 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 348 'getelementptr' 'buff_y1_addr_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [2/2] (0.69ns)   --->   "%buff_y1_load_53 = load i6 %buff_y1_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 349 'load' 'buff_y1_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 350 [1/2] (0.69ns)   --->   "%buff_y2_load_46 = load i6 %buff_y2_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 350 'load' 'buff_y2_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 351 [1/2] (0.69ns)   --->   "%buff_y2_load_47 = load i6 %buff_y2_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 351 'load' 'buff_y2_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%buff_y2_addr_48 = getelementptr i32 %buff_y2, i64 0, i64 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 352 'getelementptr' 'buff_y2_addr_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [2/2] (0.69ns)   --->   "%buff_y2_load_48 = load i6 %buff_y2_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 353 'load' 'buff_y2_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%buff_y2_addr_49 = getelementptr i32 %buff_y2, i64 0, i64 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 354 'getelementptr' 'buff_y2_addr_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 355 [2/2] (0.69ns)   --->   "%buff_y2_load_49 = load i6 %buff_y2_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 355 'load' 'buff_y2_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 0.69>
ST_30 : Operation 356 [1/2] (0.69ns)   --->   "%buff_y1_load_52 = load i6 %buff_y1_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 356 'load' 'buff_y1_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 357 [1/2] (0.69ns)   --->   "%buff_y1_load_53 = load i6 %buff_y1_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 357 'load' 'buff_y1_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%buff_y1_addr_54 = getelementptr i32 %buff_y1, i64 0, i64 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 358 'getelementptr' 'buff_y1_addr_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [2/2] (0.69ns)   --->   "%buff_y1_load_54 = load i6 %buff_y1_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 359 'load' 'buff_y1_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%buff_y1_addr_55 = getelementptr i32 %buff_y1, i64 0, i64 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 360 'getelementptr' 'buff_y1_addr_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 361 [2/2] (0.69ns)   --->   "%buff_y1_load_55 = load i6 %buff_y1_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 361 'load' 'buff_y1_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 362 [1/2] (0.69ns)   --->   "%buff_y2_load_48 = load i6 %buff_y2_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 362 'load' 'buff_y2_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 363 [1/2] (0.69ns)   --->   "%buff_y2_load_49 = load i6 %buff_y2_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 363 'load' 'buff_y2_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%buff_y2_addr_50 = getelementptr i32 %buff_y2, i64 0, i64 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 364 'getelementptr' 'buff_y2_addr_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 365 [2/2] (0.69ns)   --->   "%buff_y2_load_50 = load i6 %buff_y2_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 365 'load' 'buff_y2_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 366 [1/1] (0.00ns)   --->   "%buff_y2_addr_51 = getelementptr i32 %buff_y2, i64 0, i64 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 366 'getelementptr' 'buff_y2_addr_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 367 [2/2] (0.69ns)   --->   "%buff_y2_load_51 = load i6 %buff_y2_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 367 'load' 'buff_y2_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 0.69>
ST_31 : Operation 368 [1/2] (0.69ns)   --->   "%buff_y1_load_54 = load i6 %buff_y1_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 368 'load' 'buff_y1_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 369 [1/2] (0.69ns)   --->   "%buff_y1_load_55 = load i6 %buff_y1_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 369 'load' 'buff_y1_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%buff_y1_addr_56 = getelementptr i32 %buff_y1, i64 0, i64 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 370 'getelementptr' 'buff_y1_addr_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [2/2] (0.69ns)   --->   "%buff_y1_load_56 = load i6 %buff_y1_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 371 'load' 'buff_y1_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 372 [1/1] (0.00ns)   --->   "%buff_y1_addr_57 = getelementptr i32 %buff_y1, i64 0, i64 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 372 'getelementptr' 'buff_y1_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 373 [2/2] (0.69ns)   --->   "%buff_y1_load_57 = load i6 %buff_y1_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 373 'load' 'buff_y1_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 374 [1/2] (0.69ns)   --->   "%buff_y2_load_50 = load i6 %buff_y2_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 374 'load' 'buff_y2_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 375 [1/2] (0.69ns)   --->   "%buff_y2_load_51 = load i6 %buff_y2_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 375 'load' 'buff_y2_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 376 [1/1] (0.00ns)   --->   "%buff_y2_addr_52 = getelementptr i32 %buff_y2, i64 0, i64 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 376 'getelementptr' 'buff_y2_addr_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 377 [2/2] (0.69ns)   --->   "%buff_y2_load_52 = load i6 %buff_y2_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 377 'load' 'buff_y2_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 378 [1/1] (0.00ns)   --->   "%buff_y2_addr_53 = getelementptr i32 %buff_y2, i64 0, i64 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 378 'getelementptr' 'buff_y2_addr_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 379 [2/2] (0.69ns)   --->   "%buff_y2_load_53 = load i6 %buff_y2_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 379 'load' 'buff_y2_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 0.69>
ST_32 : Operation 380 [1/2] (0.69ns)   --->   "%buff_y1_load_56 = load i6 %buff_y1_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 380 'load' 'buff_y1_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 381 [1/2] (0.69ns)   --->   "%buff_y1_load_57 = load i6 %buff_y1_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 381 'load' 'buff_y1_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%buff_y1_addr_58 = getelementptr i32 %buff_y1, i64 0, i64 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 382 'getelementptr' 'buff_y1_addr_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [2/2] (0.69ns)   --->   "%buff_y1_load_58 = load i6 %buff_y1_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 383 'load' 'buff_y1_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "%buff_y1_addr_59 = getelementptr i32 %buff_y1, i64 0, i64 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 384 'getelementptr' 'buff_y1_addr_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [2/2] (0.69ns)   --->   "%buff_y1_load_59 = load i6 %buff_y1_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 385 'load' 'buff_y1_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 386 [1/2] (0.69ns)   --->   "%buff_y2_load_52 = load i6 %buff_y2_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 386 'load' 'buff_y2_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 387 [1/2] (0.69ns)   --->   "%buff_y2_load_53 = load i6 %buff_y2_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 387 'load' 'buff_y2_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%buff_y2_addr_54 = getelementptr i32 %buff_y2, i64 0, i64 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 388 'getelementptr' 'buff_y2_addr_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [2/2] (0.69ns)   --->   "%buff_y2_load_54 = load i6 %buff_y2_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 389 'load' 'buff_y2_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 390 [1/1] (0.00ns)   --->   "%buff_y2_addr_55 = getelementptr i32 %buff_y2, i64 0, i64 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 390 'getelementptr' 'buff_y2_addr_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 391 [2/2] (0.69ns)   --->   "%buff_y2_load_55 = load i6 %buff_y2_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 391 'load' 'buff_y2_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 0.69>
ST_33 : Operation 392 [1/2] (0.69ns)   --->   "%buff_y1_load_58 = load i6 %buff_y1_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 392 'load' 'buff_y1_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 393 [1/2] (0.69ns)   --->   "%buff_y1_load_59 = load i6 %buff_y1_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 393 'load' 'buff_y1_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 394 [1/1] (0.00ns)   --->   "%buff_y1_addr_60 = getelementptr i32 %buff_y1, i64 0, i64 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 394 'getelementptr' 'buff_y1_addr_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 395 [2/2] (0.69ns)   --->   "%buff_y1_load_60 = load i6 %buff_y1_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 395 'load' 'buff_y1_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 396 [1/1] (0.00ns)   --->   "%buff_y1_addr_61 = getelementptr i32 %buff_y1, i64 0, i64 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 396 'getelementptr' 'buff_y1_addr_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 397 [2/2] (0.69ns)   --->   "%buff_y1_load_61 = load i6 %buff_y1_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 397 'load' 'buff_y1_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 398 [1/2] (0.69ns)   --->   "%buff_y2_load_54 = load i6 %buff_y2_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 398 'load' 'buff_y2_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 399 [1/2] (0.69ns)   --->   "%buff_y2_load_55 = load i6 %buff_y2_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 399 'load' 'buff_y2_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%buff_y2_addr_56 = getelementptr i32 %buff_y2, i64 0, i64 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 400 'getelementptr' 'buff_y2_addr_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 401 [2/2] (0.69ns)   --->   "%buff_y2_load_56 = load i6 %buff_y2_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 401 'load' 'buff_y2_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%buff_y2_addr_57 = getelementptr i32 %buff_y2, i64 0, i64 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 402 'getelementptr' 'buff_y2_addr_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 403 [2/2] (0.69ns)   --->   "%buff_y2_load_57 = load i6 %buff_y2_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 403 'load' 'buff_y2_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 0.69>
ST_34 : Operation 404 [1/2] (0.69ns)   --->   "%buff_y1_load_60 = load i6 %buff_y1_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 404 'load' 'buff_y1_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 405 [1/2] (0.69ns)   --->   "%buff_y1_load_61 = load i6 %buff_y1_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 405 'load' 'buff_y1_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "%buff_y1_addr_62 = getelementptr i32 %buff_y1, i64 0, i64 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 406 'getelementptr' 'buff_y1_addr_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 407 [2/2] (0.69ns)   --->   "%buff_y1_load_62 = load i6 %buff_y1_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 407 'load' 'buff_y1_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 408 [1/1] (0.00ns)   --->   "%buff_y1_addr_63 = getelementptr i32 %buff_y1, i64 0, i64 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 408 'getelementptr' 'buff_y1_addr_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 409 [2/2] (0.69ns)   --->   "%buff_y1_load_63 = load i6 %buff_y1_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 409 'load' 'buff_y1_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 410 [1/2] (0.69ns)   --->   "%buff_y2_load_56 = load i6 %buff_y2_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 410 'load' 'buff_y2_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 411 [1/2] (0.69ns)   --->   "%buff_y2_load_57 = load i6 %buff_y2_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 411 'load' 'buff_y2_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%buff_y2_addr_58 = getelementptr i32 %buff_y2, i64 0, i64 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 412 'getelementptr' 'buff_y2_addr_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 413 [2/2] (0.69ns)   --->   "%buff_y2_load_58 = load i6 %buff_y2_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 413 'load' 'buff_y2_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%buff_y2_addr_59 = getelementptr i32 %buff_y2, i64 0, i64 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 414 'getelementptr' 'buff_y2_addr_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 415 [2/2] (0.69ns)   --->   "%buff_y2_load_59 = load i6 %buff_y2_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 415 'load' 'buff_y2_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 0.69>
ST_35 : Operation 416 [1/2] (0.69ns)   --->   "%buff_y1_load_62 = load i6 %buff_y1_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 416 'load' 'buff_y1_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 417 [1/2] (0.69ns)   --->   "%buff_y1_load_63 = load i6 %buff_y1_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 417 'load' 'buff_y1_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 418 [2/2] (0.00ns)   --->   "%call_ln25 = call void @mvt_Pipeline_lp1, i32 %buff_A, i32 %buff_x1, i32 %buff_y1_load, i32 %buff_y1_load_1, i32 %buff_y1_load_2, i32 %buff_y1_load_3, i32 %buff_y1_load_4, i32 %buff_y1_load_5, i32 %buff_y1_load_6, i32 %buff_y1_load_7, i32 %buff_y1_load_8, i32 %buff_y1_load_9, i32 %buff_y1_load_10, i32 %buff_y1_load_11, i32 %buff_y1_load_12, i32 %buff_y1_load_13, i32 %buff_y1_load_14, i32 %buff_y1_load_15, i32 %buff_y1_load_16, i32 %buff_y1_load_17, i32 %buff_y1_load_18, i32 %buff_y1_load_19, i32 %buff_y1_load_20, i32 %buff_y1_load_21, i32 %buff_y1_load_22, i32 %buff_y1_load_23, i32 %buff_y1_load_24, i32 %buff_y1_load_25, i32 %buff_y1_load_26, i32 %buff_y1_load_27, i32 %buff_y1_load_28, i32 %buff_y1_load_29, i32 %buff_y1_load_30, i32 %buff_y1_load_31, i32 %buff_y1_load_32, i32 %buff_y1_load_33, i32 %buff_y1_load_34, i32 %buff_y1_load_35, i32 %buff_y1_load_36, i32 %buff_y1_load_37, i32 %buff_y1_load_38, i32 %buff_y1_load_39, i32 %buff_y1_load_40, i32 %buff_y1_load_41, i32 %buff_y1_load_42, i32 %buff_y1_load_43, i32 %buff_y1_load_44, i32 %buff_y1_load_45, i32 %buff_y1_load_46, i32 %buff_y1_load_47, i32 %buff_y1_load_48, i32 %buff_y1_load_49, i32 %buff_y1_load_50, i32 %buff_y1_load_51, i32 %buff_y1_load_52, i32 %buff_y1_load_53, i32 %buff_y1_load_54, i32 %buff_y1_load_55, i32 %buff_y1_load_56, i32 %buff_y1_load_57, i32 %buff_y1_load_58, i32 %buff_y1_load_59, i32 %buff_y1_load_60, i32 %buff_y1_load_61, i32 %buff_y1_load_62, i32 %buff_y1_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 418 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 419 [1/2] (0.69ns)   --->   "%buff_y2_load_58 = load i6 %buff_y2_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 419 'load' 'buff_y2_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 420 [1/2] (0.69ns)   --->   "%buff_y2_load_59 = load i6 %buff_y2_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 420 'load' 'buff_y2_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 421 [1/1] (0.00ns)   --->   "%buff_y2_addr_60 = getelementptr i32 %buff_y2, i64 0, i64 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 421 'getelementptr' 'buff_y2_addr_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 422 [2/2] (0.69ns)   --->   "%buff_y2_load_60 = load i6 %buff_y2_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 422 'load' 'buff_y2_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 423 [1/1] (0.00ns)   --->   "%buff_y2_addr_61 = getelementptr i32 %buff_y2, i64 0, i64 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 423 'getelementptr' 'buff_y2_addr_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 424 [2/2] (0.69ns)   --->   "%buff_y2_load_61 = load i6 %buff_y2_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 424 'load' 'buff_y2_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 0.69>
ST_36 : Operation 425 [1/2] (0.00ns)   --->   "%call_ln25 = call void @mvt_Pipeline_lp1, i32 %buff_A, i32 %buff_x1, i32 %buff_y1_load, i32 %buff_y1_load_1, i32 %buff_y1_load_2, i32 %buff_y1_load_3, i32 %buff_y1_load_4, i32 %buff_y1_load_5, i32 %buff_y1_load_6, i32 %buff_y1_load_7, i32 %buff_y1_load_8, i32 %buff_y1_load_9, i32 %buff_y1_load_10, i32 %buff_y1_load_11, i32 %buff_y1_load_12, i32 %buff_y1_load_13, i32 %buff_y1_load_14, i32 %buff_y1_load_15, i32 %buff_y1_load_16, i32 %buff_y1_load_17, i32 %buff_y1_load_18, i32 %buff_y1_load_19, i32 %buff_y1_load_20, i32 %buff_y1_load_21, i32 %buff_y1_load_22, i32 %buff_y1_load_23, i32 %buff_y1_load_24, i32 %buff_y1_load_25, i32 %buff_y1_load_26, i32 %buff_y1_load_27, i32 %buff_y1_load_28, i32 %buff_y1_load_29, i32 %buff_y1_load_30, i32 %buff_y1_load_31, i32 %buff_y1_load_32, i32 %buff_y1_load_33, i32 %buff_y1_load_34, i32 %buff_y1_load_35, i32 %buff_y1_load_36, i32 %buff_y1_load_37, i32 %buff_y1_load_38, i32 %buff_y1_load_39, i32 %buff_y1_load_40, i32 %buff_y1_load_41, i32 %buff_y1_load_42, i32 %buff_y1_load_43, i32 %buff_y1_load_44, i32 %buff_y1_load_45, i32 %buff_y1_load_46, i32 %buff_y1_load_47, i32 %buff_y1_load_48, i32 %buff_y1_load_49, i32 %buff_y1_load_50, i32 %buff_y1_load_51, i32 %buff_y1_load_52, i32 %buff_y1_load_53, i32 %buff_y1_load_54, i32 %buff_y1_load_55, i32 %buff_y1_load_56, i32 %buff_y1_load_57, i32 %buff_y1_load_58, i32 %buff_y1_load_59, i32 %buff_y1_load_60, i32 %buff_y1_load_61, i32 %buff_y1_load_62, i32 %buff_y1_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25]   --->   Operation 425 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 426 [1/2] (0.69ns)   --->   "%buff_y2_load_60 = load i6 %buff_y2_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 426 'load' 'buff_y2_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 427 [1/2] (0.69ns)   --->   "%buff_y2_load_61 = load i6 %buff_y2_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 427 'load' 'buff_y2_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 428 [1/1] (0.00ns)   --->   "%buff_y2_addr_62 = getelementptr i32 %buff_y2, i64 0, i64 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 428 'getelementptr' 'buff_y2_addr_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 429 [2/2] (0.69ns)   --->   "%buff_y2_load_62 = load i6 %buff_y2_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 429 'load' 'buff_y2_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 430 [1/1] (0.00ns)   --->   "%buff_y2_addr_63 = getelementptr i32 %buff_y2, i64 0, i64 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 430 'getelementptr' 'buff_y2_addr_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 431 [2/2] (0.69ns)   --->   "%buff_y2_load_63 = load i6 %buff_y2_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 431 'load' 'buff_y2_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 0.69>
ST_37 : Operation 432 [1/2] (0.69ns)   --->   "%buff_y2_load_62 = load i6 %buff_y2_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 432 'load' 'buff_y2_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 433 [1/2] (0.69ns)   --->   "%buff_y2_load_63 = load i6 %buff_y2_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 433 'load' 'buff_y2_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 434 [2/2] (0.00ns)   --->   "%call_ln31 = call void @mvt_Pipeline_lp3, i32 %buff_A, i32 %buff_x2, i32 %buff_y2_load, i32 %buff_y2_load_1, i32 %buff_y2_load_2, i32 %buff_y2_load_3, i32 %buff_y2_load_4, i32 %buff_y2_load_5, i32 %buff_y2_load_6, i32 %buff_y2_load_7, i32 %buff_y2_load_8, i32 %buff_y2_load_9, i32 %buff_y2_load_10, i32 %buff_y2_load_11, i32 %buff_y2_load_12, i32 %buff_y2_load_13, i32 %buff_y2_load_14, i32 %buff_y2_load_15, i32 %buff_y2_load_16, i32 %buff_y2_load_17, i32 %buff_y2_load_18, i32 %buff_y2_load_19, i32 %buff_y2_load_20, i32 %buff_y2_load_21, i32 %buff_y2_load_22, i32 %buff_y2_load_23, i32 %buff_y2_load_24, i32 %buff_y2_load_25, i32 %buff_y2_load_26, i32 %buff_y2_load_27, i32 %buff_y2_load_28, i32 %buff_y2_load_29, i32 %buff_y2_load_30, i32 %buff_y2_load_31, i32 %buff_y2_load_32, i32 %buff_y2_load_33, i32 %buff_y2_load_34, i32 %buff_y2_load_35, i32 %buff_y2_load_36, i32 %buff_y2_load_37, i32 %buff_y2_load_38, i32 %buff_y2_load_39, i32 %buff_y2_load_40, i32 %buff_y2_load_41, i32 %buff_y2_load_42, i32 %buff_y2_load_43, i32 %buff_y2_load_44, i32 %buff_y2_load_45, i32 %buff_y2_load_46, i32 %buff_y2_load_47, i32 %buff_y2_load_48, i32 %buff_y2_load_49, i32 %buff_y2_load_50, i32 %buff_y2_load_51, i32 %buff_y2_load_52, i32 %buff_y2_load_53, i32 %buff_y2_load_54, i32 %buff_y2_load_55, i32 %buff_y2_load_56, i32 %buff_y2_load_57, i32 %buff_y2_load_58, i32 %buff_y2_load_59, i32 %buff_y2_load_60, i32 %buff_y2_load_61, i32 %buff_y2_load_62, i32 %buff_y2_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 434 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 435 [1/2] (0.00ns)   --->   "%call_ln31 = call void @mvt_Pipeline_lp3, i32 %buff_A, i32 %buff_x2, i32 %buff_y2_load, i32 %buff_y2_load_1, i32 %buff_y2_load_2, i32 %buff_y2_load_3, i32 %buff_y2_load_4, i32 %buff_y2_load_5, i32 %buff_y2_load_6, i32 %buff_y2_load_7, i32 %buff_y2_load_8, i32 %buff_y2_load_9, i32 %buff_y2_load_10, i32 %buff_y2_load_11, i32 %buff_y2_load_12, i32 %buff_y2_load_13, i32 %buff_y2_load_14, i32 %buff_y2_load_15, i32 %buff_y2_load_16, i32 %buff_y2_load_17, i32 %buff_y2_load_18, i32 %buff_y2_load_19, i32 %buff_y2_load_20, i32 %buff_y2_load_21, i32 %buff_y2_load_22, i32 %buff_y2_load_23, i32 %buff_y2_load_24, i32 %buff_y2_load_25, i32 %buff_y2_load_26, i32 %buff_y2_load_27, i32 %buff_y2_load_28, i32 %buff_y2_load_29, i32 %buff_y2_load_30, i32 %buff_y2_load_31, i32 %buff_y2_load_32, i32 %buff_y2_load_33, i32 %buff_y2_load_34, i32 %buff_y2_load_35, i32 %buff_y2_load_36, i32 %buff_y2_load_37, i32 %buff_y2_load_38, i32 %buff_y2_load_39, i32 %buff_y2_load_40, i32 %buff_y2_load_41, i32 %buff_y2_load_42, i32 %buff_y2_load_43, i32 %buff_y2_load_44, i32 %buff_y2_load_45, i32 %buff_y2_load_46, i32 %buff_y2_load_47, i32 %buff_y2_load_48, i32 %buff_y2_load_49, i32 %buff_y2_load_50, i32 %buff_y2_load_51, i32 %buff_y2_load_52, i32 %buff_y2_load_53, i32 %buff_y2_load_54, i32 %buff_y2_load_55, i32 %buff_y2_load_56, i32 %buff_y2_load_57, i32 %buff_y2_load_58, i32 %buff_y2_load_59, i32 %buff_y2_load_60, i32 %buff_y2_load_61, i32 %buff_y2_load_62, i32 %buff_y2_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31]   --->   Operation 435 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 436 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out"   --->   Operation 436 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 437 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:4]   --->   Operation 437 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 439 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 439 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1"   --->   Operation 441 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 443 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2"   --->   Operation 443 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 445 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y1"   --->   Operation 445 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 446 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 446 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 447 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y2"   --->   Operation 447 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 448 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 448 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 449 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1_out"   --->   Operation 449 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 450 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 450 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 451 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2_out"   --->   Operation 451 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 452 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out"   --->   Operation 452 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 453 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:39]   --->   Operation 453 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('buff_y1_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) [29]  (0 ns)
	'load' operation ('buff_y1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [30]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [30]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [34]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [38]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [42]  (0.699 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [46]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [50]  (0.699 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [54]  (0.699 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [58]  (0.699 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [62]  (0.699 ns)

 <State 13>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [66]  (0.699 ns)

 <State 14>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [70]  (0.699 ns)

 <State 15>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [74]  (0.699 ns)

 <State 16>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [78]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [82]  (0.699 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [86]  (0.699 ns)

 <State 19>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [90]  (0.699 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [94]  (0.699 ns)

 <State 21>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [98]  (0.699 ns)

 <State 22>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [102]  (0.699 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [106]  (0.699 ns)

 <State 24>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [110]  (0.699 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [114]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [118]  (0.699 ns)

 <State 27>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [122]  (0.699 ns)

 <State 28>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [126]  (0.699 ns)

 <State 29>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [130]  (0.699 ns)

 <State 30>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [134]  (0.699 ns)

 <State 31>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [138]  (0.699 ns)

 <State 32>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [142]  (0.699 ns)

 <State 33>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [146]  (0.699 ns)

 <State 34>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [150]  (0.699 ns)

 <State 35>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y1_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:25) on array 'buff_y1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10 [154]  (0.699 ns)

 <State 36>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y2_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_y2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:11 [279]  (0.699 ns)

 <State 37>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_y2_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31) on array 'buff_y2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:11 [283]  (0.699 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
