/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [11:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = celloutsig_0_11z ? celloutsig_0_3z : celloutsig_0_19z;
  assign celloutsig_0_15z = !(celloutsig_0_8z ? celloutsig_0_2z : _00_);
  assign celloutsig_1_0z = !(in_data[143] ? in_data[118] : in_data[185]);
  assign celloutsig_0_14z = ~((celloutsig_0_5z | _01_) & (celloutsig_0_8z | celloutsig_0_5z));
  assign celloutsig_0_8z = celloutsig_0_0z | in_data[48];
  assign celloutsig_1_3z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_0_0z = in_data[28] ^ in_data[87];
  assign celloutsig_1_14z = celloutsig_1_13z ^ celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_4z ^ celloutsig_1_6z[0];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 12'h000;
    else _02_ <= { in_data[80:71], celloutsig_0_0z, celloutsig_0_0z };
  reg [3:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 4'h0;
    else _14_ <= { _02_[0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign { _03_[3:2], _00_, _01_ } = _14_;
  assign celloutsig_0_9z = { celloutsig_0_4z[1:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[20:15], celloutsig_0_6z };
  assign celloutsig_0_5z = { in_data[68:55], celloutsig_0_3z } == { celloutsig_0_4z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_7z = in_data[157:151] == { celloutsig_1_5z[2:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_22z = { in_data[84:76], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_4z } >= { celloutsig_0_16z[4:0], _02_ };
  assign celloutsig_0_3z = in_data[9:0] && in_data[88:79];
  assign celloutsig_1_11z = { celloutsig_1_6z[5:1], celloutsig_1_9z, celloutsig_1_3z } && { celloutsig_1_8z[7:3], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_19z = { _02_[2:0], celloutsig_0_5z } && { _02_[9:7], celloutsig_0_0z };
  assign celloutsig_1_13z = ! { in_data[183:166], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_6z = ! { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_8z = { in_data[120:98], celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[10:1], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_6z = { in_data[172:171], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_5z[5:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~ { in_data[187:177], celloutsig_1_4z };
  assign celloutsig_1_10z = | { celloutsig_1_5z, in_data[131:129] };
  assign celloutsig_0_11z = | { _02_[9:0], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_1z = | in_data[180:171];
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[180:171] };
  assign celloutsig_0_2z = ~^ in_data[42:22];
  assign celloutsig_1_18z = ^ celloutsig_1_12z[13:8];
  assign celloutsig_1_12z = { celloutsig_1_8z[17:8], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z } >> { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z } >> in_data[53:43];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } <<< in_data[21:19];
  assign celloutsig_1_19z = { celloutsig_1_5z[9], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_14z } <<< { celloutsig_1_8z[12:6], celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_18z };
  assign celloutsig_0_21z = _02_[10:1] <<< { celloutsig_0_16z[10:3], celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_7z) | (celloutsig_1_5z[2] & celloutsig_1_8z[2]));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & in_data[142]) | (in_data[168] & in_data[97]));
  assign _03_[1:0] = { _00_, _01_ };
  assign { out_data[128], out_data[105:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
