<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.07.05.14:38:11"
 outputDirectory="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="aclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="aresetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="s0" kind="axi4" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="trustzoneAware" value="true" />
   <property name="wakeupSignals" value="false" />
   <property name="uniqueIdSupport" value="false" />
   <property name="poison" value="false" />
   <property name="traceSignals" value="false" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="16" />
   <property name="writeAcceptanceCapability" value="16" />
   <property name="combinedAcceptanceCapability" value="16" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="cva6_intel_axi_bridge_0.m0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port name="s0_awid" direction="input" role="awid" width="8" />
   <port name="s0_awaddr" direction="input" role="awaddr" width="64" />
   <port name="s0_awlen" direction="input" role="awlen" width="8" />
   <port name="s0_awsize" direction="input" role="awsize" width="3" />
   <port name="s0_awburst" direction="input" role="awburst" width="2" />
   <port name="s0_awlock" direction="input" role="awlock" width="1" />
   <port name="s0_awcache" direction="input" role="awcache" width="4" />
   <port name="s0_awprot" direction="input" role="awprot" width="3" />
   <port name="s0_awvalid" direction="input" role="awvalid" width="1" />
   <port name="s0_awready" direction="output" role="awready" width="1" />
   <port name="s0_wdata" direction="input" role="wdata" width="64" />
   <port name="s0_wstrb" direction="input" role="wstrb" width="8" />
   <port name="s0_wlast" direction="input" role="wlast" width="1" />
   <port name="s0_wvalid" direction="input" role="wvalid" width="1" />
   <port name="s0_wready" direction="output" role="wready" width="1" />
   <port name="s0_bid" direction="output" role="bid" width="8" />
   <port name="s0_bresp" direction="output" role="bresp" width="2" />
   <port name="s0_bvalid" direction="output" role="bvalid" width="1" />
   <port name="s0_bready" direction="input" role="bready" width="1" />
   <port name="s0_arid" direction="input" role="arid" width="8" />
   <port name="s0_araddr" direction="input" role="araddr" width="64" />
   <port name="s0_arlen" direction="input" role="arlen" width="8" />
   <port name="s0_arsize" direction="input" role="arsize" width="3" />
   <port name="s0_arburst" direction="input" role="arburst" width="2" />
   <port name="s0_arlock" direction="input" role="arlock" width="1" />
   <port name="s0_arcache" direction="input" role="arcache" width="4" />
   <port name="s0_arprot" direction="input" role="arprot" width="3" />
   <port name="s0_arvalid" direction="input" role="arvalid" width="1" />
   <port name="s0_arready" direction="output" role="arready" width="1" />
   <port name="s0_rid" direction="output" role="rid" width="8" />
   <port name="s0_rdata" direction="output" role="rdata" width="64" />
   <port name="s0_rresp" direction="output" role="rresp" width="2" />
   <port name="s0_rlast" direction="output" role="rlast" width="1" />
   <port name="s0_rvalid" direction="output" role="rvalid" width="1" />
   <port name="s0_rready" direction="input" role="rready" width="1" />
  </interface>
  <interface name="m0" kind="axi4" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="trustzoneAware" value="true" />
   <property name="wakeupSignals" value="false" />
   <property name="uniqueIdSupport" value="false" />
   <property name="poison" value="false" />
   <property name="traceSignals" value="false" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="16" />
   <property name="writeIssuingCapability" value="16" />
   <property name="combinedIssuingCapability" value="16" />
   <property name="issuesINCRBursts" value="true" />
   <property name="issuesWRAPBursts" value="true" />
   <property name="issuesFIXEDBursts" value="true" />
   <port name="m0_awid" direction="output" role="awid" width="8" />
   <port name="m0_awaddr" direction="output" role="awaddr" width="64" />
   <port name="m0_awlen" direction="output" role="awlen" width="8" />
   <port name="m0_awsize" direction="output" role="awsize" width="3" />
   <port name="m0_awburst" direction="output" role="awburst" width="2" />
   <port name="m0_awlock" direction="output" role="awlock" width="1" />
   <port name="m0_awcache" direction="output" role="awcache" width="4" />
   <port name="m0_awprot" direction="output" role="awprot" width="3" />
   <port name="m0_awvalid" direction="output" role="awvalid" width="1" />
   <port name="m0_awready" direction="input" role="awready" width="1" />
   <port name="m0_wdata" direction="output" role="wdata" width="64" />
   <port name="m0_wstrb" direction="output" role="wstrb" width="8" />
   <port name="m0_wlast" direction="output" role="wlast" width="1" />
   <port name="m0_wvalid" direction="output" role="wvalid" width="1" />
   <port name="m0_wready" direction="input" role="wready" width="1" />
   <port name="m0_bid" direction="input" role="bid" width="8" />
   <port name="m0_bresp" direction="input" role="bresp" width="2" />
   <port name="m0_bvalid" direction="input" role="bvalid" width="1" />
   <port name="m0_bready" direction="output" role="bready" width="1" />
   <port name="m0_arid" direction="output" role="arid" width="8" />
   <port name="m0_araddr" direction="output" role="araddr" width="64" />
   <port name="m0_arlen" direction="output" role="arlen" width="8" />
   <port name="m0_arsize" direction="output" role="arsize" width="3" />
   <port name="m0_arburst" direction="output" role="arburst" width="2" />
   <port name="m0_arlock" direction="output" role="arlock" width="1" />
   <port name="m0_arcache" direction="output" role="arcache" width="4" />
   <port name="m0_arprot" direction="output" role="arprot" width="3" />
   <port name="m0_arvalid" direction="output" role="arvalid" width="1" />
   <port name="m0_arready" direction="input" role="arready" width="1" />
   <port name="m0_rid" direction="input" role="rid" width="8" />
   <port name="m0_rdata" direction="input" role="rdata" width="64" />
   <port name="m0_rresp" direction="input" role="rresp" width="2" />
   <port name="m0_rlast" direction="input" role="rlast" width="1" />
   <port name="m0_rvalid" direction="input" role="rvalid" width="1" />
   <port name="m0_rready" direction="output" role="rready" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="cva6_intel_axi_bridge_0"
   version="1.0"
   name="cva6_intel_axi_bridge_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_M0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/synth/cva6_intel_axi_bridge_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/synth/cva6_intel_axi_bridge_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/Quartus/ip/altera/merlin/altera_axi_bridge/altera_axi_bridge_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="cva6_intel_axi_bridge_0">"Generating: cva6_intel_axi_bridge_0"</message>
   <message level="Info" culprit="cva6_intel_axi_bridge_0">"Generating: cva6_intel_axi_bridge_0_altera_axi_bridge_1940_72stfyq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_axi_bridge"
   version="19.4.0"
   name="cva6_intel_axi_bridge_0_altera_axi_bridge_1940_72stfyq">
  <parameter name="BURST_LENGTH_WIDTH" value="8" />
  <parameter name="LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/altera_axi_bridge_1940/synth/cva6_intel_axi_bridge_0_altera_axi_bridge_1940_72stfyq.sv"
       attributes="" />
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/altera_axi_bridge_1940/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/altera_axi_bridge_1940/synth/cva6_intel_axi_bridge_0_altera_axi_bridge_1940_72stfyq.sv"
       attributes="" />
   <file
       path="/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_axi_bridge_0/altera_axi_bridge_1940/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/Quartus/ip/altera/merlin/altera_axi_bridge/altera_axi_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cva6_intel_axi_bridge_0" as="axi_bridge_0" />
  <messages>
   <message level="Info" culprit="cva6_intel_axi_bridge_0">"Generating: cva6_intel_axi_bridge_0_altera_axi_bridge_1940_72stfyq"</message>
  </messages>
 </entity>
</deploy>
