verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "add_sub.v"
