1730403943 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab15-memcov/mem_interface.sv
1728908091 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab15-memcov/top.sv
1731037724 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab15-memcov/mem_test.sv
1728906203 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab15-memcov/mem.sv
