{
  "name": "core::core_arch::arm_shared::neon::generated::vdotq_lane_u32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:9284:1: 9284:97",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vdotq_lane_u32(_1: core_arch::arm_shared::neon::uint32x4_t, _2: core_arch::arm_shared::neon::uint8x16_t, _3: core_arch::arm_shared::neon::uint8x8_t) -> core_arch::arm_shared::neon::uint32x4_t {\n    let mut _0: core_arch::arm_shared::neon::uint32x4_t;\n    let  _4: core_arch::arm_shared::neon::uint32x2_t;\n    let  _5: core_arch::arm_shared::neon::uint32x4_t;\n    let mut _6: core_arch::arm_shared::neon::uint8x16_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug c => _4;\n    debug c => _5;\n    bb0: {\n        _4 = _3 as core_arch::arm_shared::neon::uint32x2_t;\n        _5 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint32x2_t, core_arch::macros::SimdShuffleIdx<4>, core_arch::arm_shared::neon::uint32x4_t>(_4, _4, core_arch::arm_shared::neon::generated::vdotq_lane_u32::<LANE>::{constant#1}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = _5 as core_arch::arm_shared::neon::uint8x16_t;\n        _0 = core_arch::arm_shared::neon::generated::vdotq_u32(_1, _2, move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        return;\n    }\n}\n"
}