# SDRAM_Controller
SDR SDRAM controller for FPGA  Xilinx and Lattice   
Language: Verilog  
Project tested with board Alinx AX309 based on Spartan 6 and custom board based on Lattice MachXO2  

FSM:
![Image](images/FSM.JPG)

Initialization timing diagram:
![Image](images/INIT.JPG)

Write timing diagram:
![Image](images/WRITE.JPG)

Read timing diagram:
![Image](images/READ.JPG)


