$date
	Tue May 20 20:48:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module acc_output $end
$var wire 16 ! acc_data_in [15:0] $end
$var wire 1 " acc_valid_i $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % ACC_WIDTH $end
$var reg 16 & acc_mem_counter [15:0] $end
$var reg 1 ' acc_valid_o $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 * i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$scope module acc_output $end
$var reg 16 , \acc_mem_reg[0] [15:0] $end
$upscope $end
$scope module acc_output $end
$var reg 16 - \acc_mem_out[0] [15:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b1 )
b1 (
0'
b0 &
0$
1#
0"
b0 !
$end
#5000
0#
#10000
b101 !
1"
b1 (
1#
#15000
0#
#20000
b10100 !
0"
b0 -
b1 &
b101 ,
b1 *
b1 (
1#
#25000
0#
#30000
b101 -
b0 &
1'
b1 +
b1 (
1#
#35000
0#
#40000
0'
b1 (
1#
#45000
0#
#50000
b1 (
1#
#55000
0#
#60000
b1 (
1#
#65000
0#
#70000
b1 (
1#
#75000
0#
#80000
b1 (
1#
#85000
0#
#90000
b1 (
1#
#95000
0#
#100000
b1 (
1#
#105000
0#
#110000
b1 (
1#
#115000
0#
#120000
b1 (
1#
#125000
0#
#130000
b1 (
1#
#135000
0#
#140000
b1 (
1#
#140001
