branch-instructions,branch-misses,bus-cycles,cache-misses,cache-references,cpu-cycles,instructions,ref-cycles,context-switches,cpu-clock,cpu-migrations,major-faults,minor-faults,page-faults,task-clock,L1-dcache-load-misses,L1-dcache-loads,L1-dcache-stores,L1-icache-load-misses,LLC-load-misses,LLC-loads,LLC-store-misses,LLC-stores,branch-load-misses,branch-loads,dTLB-load-misses,dTLB-loads,dTLB-store-misses,dTLB-stores,iTLB-load-misses,iTLB-loads,node-load-misses,node-loads,node-store-misses,node-stores,mem-loads,mem-stores,power/energy-pkg/,power/energy-ram/,ref-cycles,l1d.replacement,l2_lines_in.all,l2_lines_out.non_silent,l2_lines_out.silent,l2_lines_out.useless_hwpf,l2_rqsts.all_code_rd,l2_rqsts.all_demand_data_rd,l2_rqsts.all_demand_miss,l2_rqsts.all_demand_references,l2_rqsts.all_pf,l2_rqsts.code_rd_hit,l2_rqsts.code_rd_miss,l2_rqsts.demand_data_rd_hit,l2_rqsts.demand_data_rd_miss,l2_rqsts.miss,l2_rqsts.pf_hit,l2_rqsts.pf_miss,l2_rqsts.references,l2_rqsts.rfo_hit,l2_rqsts.rfo_miss,l2_trans.l2_wb,longest_lat_cache.miss,longest_lat_cache.reference,mem_inst_retired.all_loads,mem_inst_retired.all_stores,mem_inst_retired.lock_loads,mem_inst_retired.split_loads,mem_inst_retired.split_stores,mem_inst_retired.stlb_miss_loads,mem_inst_retired.stlb_miss_stores,frontend_retired.itlb_miss,frontend_retired.l1i_miss,frontend_retired.l2_miss,frontend_retired.latency_ge_256,frontend_retired.stlb_miss,icache_16b.ifdata_stall,icache_64b.iftag_hit,icache_64b.iftag_miss,icache_64b.iftag_stall,cycle_activity.cycles_l3_miss,cycle_activity.stalls_l3_miss,sw_prefetch_access.nta,sw_prefetch_access.prefetchw,sw_prefetch_access.t0,sw_prefetch_access.t1_t2,cycle_activity.cycles_l1d_miss,cycle_activity.cycles_l2_miss,cycle_activity.cycles_mem_any,cycle_activity.stalls_l1d_miss,cycle_activity.stalls_l2_miss,cycle_activity.stalls_mem_any,cycle_activity.stalls_total,inst_retired.any,inst_retired.any_p,inst_retired.prec_dist,inst_retired.total_cycles_ps,dtlb_load_misses.miss_causes_a_walk,dtlb_load_misses.stlb_hit,dtlb_load_misses.walk_active,dtlb_load_misses.walk_completed,dtlb_load_misses.walk_completed_2m_4m,dtlb_load_misses.walk_completed_4k,dtlb_load_misses.walk_pending,dtlb_store_misses.miss_causes_a_walk,dtlb_store_misses.stlb_hit,dtlb_store_misses.walk_active,dtlb_store_misses.walk_completed,dtlb_store_misses.walk_completed_2m_4m,dtlb_store_misses.walk_completed_4k,dtlb_store_misses.walk_pending,ept.walk_pending,itlb.itlb_flush,itlb_misses.miss_causes_a_walk,itlb_misses.stlb_hit,itlb_misses.walk_active,itlb_misses.walk_completed,itlb_misses.walk_completed_2m_4m,itlb_misses.walk_completed_4k,itlb_misses.walk_pending,tlb_flush.dtlb_thread,tlb_flush.stlb_any,tlb:tlb_flush