{
  "id": "16",
  "stream": "electronics-and-communication-engineering",
  "packet": "2022",
  "year": "2022",
  "type": "MCQ",
  "key": "C \nSol.\n \nGiven :\n A \n4 1\n\uf0b4\n MUX is shown below\n0\nA\n0\n4 1\n\uf0b4\nMUX\n1\nA\n1\nInputs\nOutput ( )\nF\n2\nA\n2\n3\nA\n3\n1\nS\n0\nS\nC\nD\nOutput \n( )\nF\n  of given \n4 1\n\uf0b4\n MUX is,\nSelection line\n1\n0\n0\n1\n0\n1\n1\n0\n2\n1\n0\n3\nF\nS S A\nS S A\nS S A\nS S A\n\uf03d\n\uf02b\n\uf02b\n\uf02b\n \n\u2026(i)\nHere, \n1\nS\nC\n\uf03d\n and \n0\nS\nD\n\uf03d\n0\n1\n2\n3\nF\nCDA\nCDA\nCDA\nCDA\n\uf03d\n\uf02b\n\uf02b\n\uf02b\nTo make \nF\nC\nD\nCD CD\n\uf03d\n\uf0c5\n\uf03d\n\uf02b\n we have to take  \n \n0\n0\nA\n \uf03d\n, \n1\n1\nA\n \uf03d\n, \n2\n1\nA\n \uf03d\n and \n3\n0\nA\n \uf03d\nHence, the correct option is (C).\n\uf026\n Key Point \n\uf09f\n To make Ex-OR GATE from \n4 1\n\uf0b4\nMUX\n\uf09f\n To make Ex-OR GATE from \n4 1\n\uf0b4\n MUX.\n1\n0\n4 1\n\uf0b4\nMUX\n0\n1\n1\n0\nF\nS\nS\n\uf03d\n\uf065\n0\n2\n1\n3\n1\nS\n0\nS\n\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n23",
  "question_text": "Question 16 \n \n \nElectronic Devices\nConsider a long rectangular bar of direct bandgap \np\n-type semiconductor. The equilibrium hole density is\n17\n3\n10 cm\n\uf02d\n the intrinsic carrier concentration is \n10\n3\n10 cm\n\uf02d\n. Electron and hole diffusion lengths are \n2 m\n\uf06d\n and\n1 m\n\uf06d\n, respectively.\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n16\n\nThe left side of the bar \n(\n0)\nx\n \uf03d\n is uniformly illuminated with a laser having photon energy greater than\nthe bandgap of the semiconductor. Excess electron-hole pairs are generated ONLY at \n0\nx\n \uf03d\n because of \nthe laser. The steady state electron density at \n0\nx\n \uf03d\n is \n14\n3\n10 cm\n\uf02d\n due to laser illumination. Under these \nconditions and ignoring electric field, the closest approximation (among the given options) of the steady \nstate electron density at \n2 m\nx\n \uf03d\uf06d\n, is\n(A) \n13\n3\n0.63 10 cm\n\uf02d\n\uf0b4\n \n(B) \n14\n3\n3.7 10 cm\n\uf02d\n\uf0b4\n(C) \n14\n3\n0.37 10 cm\n\uf02d\n\uf0b4\n \n(D) \n3\n3\n10 cm\n\uf02d\n         \nAns. \nC \nSol.\n \nGiven : \n \n(i) \np\n-type semiconductor\n(ii) Equilibrium hole density, \n17\n3\n0\n10 cm\np\n\uf02d\n\uf03d\n(iii) Intrinsic carrier concentration, \n10\n3\n10\ncm\ni\nn\n\uf02d\n\uf03d\n(iv) Electron diffusion length, \n2 m\nn\nL\n \uf03d\n\uf06d\n(v) Hole diffusion length, \n1 m\np\nL\n \uf03d\uf06d\n(vi) Excess electron density at \n0\nx\n \uf03d\n, \n14\n3\n(0)\n10\ncm\np\nn\n\uf02d\n\uf03d\nConsider a bar of direct bandgap p-type semiconductor with light is illuminated at left side of the bar at\n0\nx\n \uf03d\n.\nLaser beam\np\n-type\nsemiconductor\nx\n = 0\nFrom \nMass action law\n, \n2\ni\nnp\nn\n\uf03d\nElectron or minority carrier concentration is given by,\n2\n10 2\n20\ni\np\nn\nn\np\n\uf03d\n\uf03d\n\uf03d\n(10 )\n10\n10\n10\n\n17\n17\n0\n0\n0\n3\n3\n10 cm\np\nn\n\uf02d\n\uf03d\n\n( )\np\nn\nx\n(0)\np\nn\n0\np\nn\nx\nElectron concentration at any distance \n' '\nx\n  is given by,\n0\n/\n( )\n(0)\nn\nx L\np\np\np\nn\nx\nn\nn\ne\n\uf02d\n\uf03d\n\uf02b\n\n/\n3\n14\n( )\n10\n10\nn\nx L\np\nn\nx\ne\n\uf02d\n\uf03d\n\uf02b\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n17\n\nElectron concentration (density) at \n2 m\nx\n \uf03d\n\uf06d\n is,\n3\n14\n2/2\n(\n2)\n10\n10\np\nn\nx\ne\n\uf02d\n\uf03d\n\uf03d\n\uf02b\n3\n14\n1\n(\n2)\n10\n10\np\nn\nx\ne\n\uf02d\n\uf03d\n\uf03d\n\uf02b\n3\n14\n(\n2)\n10\n10\n0.37\np\nn\nx\n \uf03d\n\uf03d\n\uf02b\n\uf0b4\n14\n3\n(\n2)\n0.37 10\ncm\np\nn\nx\n\uf02d\n\uf03d\n\uf040\n\uf0b4\nHence, the correct option is (C).\n \nQuestion 17 \n \n \nElectronic Devices\nIn a non-degenerate bulk semiconductor with electron density \n16\n3\n10 cm\nn\n\uf02d\n\uf03d\n, the value of\n200meV\nC\nFn\nE\nE\n\uf02d\n\uf03d\n, where \nC\nE\n  and \nFn\nE\n denote the bottom of the conduction band energy and electron\nFermi level energy, respectively. Assume thermal voltage as 26 meV and the intrinsic carrier concentration \nis \n10\n3\n10 cm\n\uf02d\n. For \n16\n3\n0.5 10 cm\nn\n\uf02d\n\uf03d\n\uf0b4\n, the closest approximation of the value of \n(\n)\nC\nFn\nE\nE\n\uf02d\n, among the given\noptions, is \n \n \n(A) 174 meV \n(B) 182 meV \n \n(C) 226 meV \n(D) 218 meV \nAns. \nD \nSol.\n \nGiven :\n(i) Electron density, \n16\n3\n1\n10\ncm\nn\n\uf02d\n\uf03d\n(ii) \n1\n(\n)\n200 meV\nc\nFn\nE\nE\n\uf02d\n\uf03d\n(iii) Intrinsic carrier concentration, \n10\n3\n10\ncm\ni\nn\n\uf02d\n\uf03d\n(iv) We have to find \n2\n(\n)\nc\nFn\nE\nE\n\uf02d\n for electron density, \n16\n3\n2\n0.5 10\ncm\nn\n\uf02d\n\uf03d\n\uf0b4\nSince, electron density for \nn\n\uf02d\ntype semiconductor is given by,\n\uf02d\n\uf02d\n\uf03d\n(\n)\nc\nFn\nE\nE\nkT\nc\nn\nN e\n\nWhere, \nn\n \uf03d\n Electron density, \nc\nN\n \uf03d\n Effective density of states at the edge of conduction band.\n\uf02d\n\uf02d\n\uf03d\n \n \n\u2026 (i)\nC\nFn\nE\nE\nkT\nc\nn\nN e\n1\n(\n)\n\n1\n\uf02d\n\uf02d\n\uf03d\n \n \n\u2026(ii)\nc\nFn\nE\nE\nkT\nc\nn\nN e\n2\n(\n)\n\n2\nDividing equations (i) and (ii),\n\uf02d\n\uf02d\nE\nE\nkT\nc\nE\nE\nkT\nc\n(\n)\nc\nFn\n1\nN e\nn\nn\nN e\n\uf02d\n\uf02d\n\uf03d\n1\n(\n)\n2\n\nc\nFn\n2\nc\nFn\nc\nFn\nE\nE\nE\nE\ne\nkT\n\uf02d\n\uf02d\n\uf02d\n\uf031\n\uf03d\n\uf0b4\n16\n2\n1\n16\n(\n)\n(\n)\n0\n0.5 10\n\n\uf02d\n\uf02d\n\uf02d\n\uf02d\n\uf0b4\n\uf03d\n\uf0b4\n3\n3\n(\n)\n200 10\n2\n26 10\nc\nFn\nE\nE\ne\n\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n18\n\n3\n2\n(\n)\n200 10\n26ln2\nc\nFn\nE\nE\n\uf02d\n\uf02d\n\uf02d\n\uf0b4\n\uf03d\n2\n(\n)\n26ln2\n200\nc\nFn\nE\nE\n\uf02d\n\uf03d\n\uf02b\n2\n(\n)\n218 meV\nc\nFn\nE\nE\n\uf02d\n\uf03d\nHence, the correct option is (D).\n \nQuestion 18 \n \n \nElectronic Devices\n \n \nConsider the CMOS circuit shown in the figure (substrates are connected to their respective sources). The\ngate width (\nW\n) to gate length (\nL\n) ratios \nW\nL\n\uf0e6\n\uf0f6\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\nof the transistors are as shown. Both the transistors have the\nsame gate oxide capacitance per unit area. For the \np \nMOSFET, the threshold voltage is \u20131 V and the\n2\ncm\n40 V-s\n . For the \nn \nMOSFET, the threshold voltage is 1 V the mobility of electrons is\nmobility of holes is\n2\ncm\n300\n.\nV-s\n \n The steady state output voltage \n0\nV\n  is\n4 V\np\nMOSFET\n5\nW\nL\n \n\uf03d\no\nV\n1\nW\nL\n\uf03d\nn\nMOSFET\n(A) Equal to 0 V  \n(B) Equal to 2 V \n \n(C) More than 2 V  \n(D) Less than 2 V  \nAns. \nD \nSol.\n \nGiven : \n \n(i) Both transistors have same gate oxide capacitance \n \n(ii) \n1 V\nP\nTh\nV\n\uf03d\uf02d\n(iii) \n1 V\nN\nTh\nV\n\uf03d\n2\ncm\n40 V-s\np\n\uf06d\uf03d\n(iv)\n2\ncm\n40 V-s\nn\n\uf06d\uf03d\n(v)\np\nW\nL\n\uf0e6\n\uf0f6\uf03d\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n(vi) \n5\nn\nW\nL\n\uf0e6\n\uf0f6\uf03d\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n(vii) \n1\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n19\n\nFor \nn \nMOSFET : \n \nCondition for saturation is given by,\n4V\nN\nN\nN\nDS\nGS\nTh\nV\nV\nV\n\uf0b3\n\uf02d\nP\nD\nI\nP\nS\nP\nG\nN\nN\nN\nN\nN\nD\nS\nG\nS\nTh\nV\nV\nV\nV\nV\n\uf02d\n\uf0b3\n\uf02d\n\uf02d\n\nP\nD\nN\nN\nN\nD\nG\nTh\nV\nV\nV\n\uf0b3\n\uf02d\n\n0\nV\nN\nN\nN\nD\nG\nTh\nV\nV\nV\n\uf02d\n\uf0b3\uf02d\n\nN\nD\nIf this inequality is satisfied then \nn\n MOSFET will be operate in saturation \nregion. \n \nFrom given circuit,\nN\nG\nN\nD\nI\nN\nS\nN\nN\nG\nD\nV\nV\n\uf03d\nN\nN\nN\nD\nG\nTh\nV\nV\nV\n\uf02d\n\uf0b3\uf02d\nSo,\n0\n1\n\uf0b3\uf02d\n \n \nTherefore \nn\n MOSFET is operated in saturation region. \n \nFor \np \nMOSFET : \n \nCondition for saturation is given by\nP\nP\nP\nSD\nSG\nTh\nV\nV\nV\n\uf0b3\n\uf02d\np\np\np\np\np\nS\nD\nS\nG\nTh\nV\nV\nV\nV\nV\n\uf02d\n\uf0b3\n\uf02d\n\uf02d\n\np\np\np\nG\nD\nTh\nV\nV\nV\n\uf02d\n\uf0b3\uf02d\n\nIf this inequality is satisfied then p MOSFET will be operate in saturation region. \n \nFrom given circuit,\nP\nP\nG\nD\nV\nV\n\uf03d\nP\nP\nG\nTh\nV\nV\n\uf0b3\uf02d\nHence,\n0\n1\n\uf0b3\uf02d\n \n \nTherefore \np\n MOSFET is operated in saturation region. \n \nWe can say that, whenever gate and drain terminal of \nn \nMOSFET and \np \nMOSFET connected together, \nboth MOSFET will be operated in saturation region.   \n \nSince, current flow through gate terminal of MOSFETs is zero, hence both MOSFET will have same drain \ncurrent.\nN\nP\nD\nD\nI\nI\n\uf03d\n2\n2\n1\n1\n(\n)\n(\n)\n2\n2\nN\nP\nn\nox\nGS\nTh\np\nox\nSG\nTh\nn\np\nW\nW\nC\nV\nV\nC\nV\nV\nL\nL\n\uf0e6\n\uf0f6\n\uf0e6\n\uf0f6\n\uf06d\n\uf02d\n\uf03d\n\uf06d\n\uf02d\n\uf0e7\n\uf0f7\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n\uf0e8\n\uf0f8\n2\n0\n0\n1\n1\n300\n1(\n1)\n40\n5(4\n1)\n2\n2\nox\nox\nC\nV\nC\nV\n\uf0b4\n\uf0b4\n\uf0b4\n\uf02d\n\uf03d\n\uf0b4\n\uf0b4\n\uf0b4\n\uf02d\n\uf02d\n2\n2\n0\n0\n300(\n1)\n40 5(4\n1)\nV\nV\n\uf02d\n\uf03d\n\uf0b4\n\uf02d\n\uf02d\n2\n2\n0\n0\n3(\n1)\n2(3\n)\nV\nV\n\uf02d\n\uf03d\n\uf02d\n2\n2\n0\n0\n0\n0\n3\n3 6\n18 2\n12\nV\nV\nV\nV\n\uf02b\uf02d\n\uf03d\n\uf02b\n\uf02d\n2\n0\n0\n6\n15\n0\nV\nV\n\uf02b\n\uf02d\n\uf03d\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n20\n\n0\n6\n36\n60\n2\nV\n\uf02d\uf0b1\n\uf02b\n\uf03d\n0\n1.89V,\n7.89 V\nV\n \uf03d\n\uf02d\nTaking negative value of \n0\nV\n .\n0\n7.89 V\nV\n \uf03d\uf02d\nFor \nn \nMOSFET : \n \n0\n7.89 V\nN\nG\nV\nV\n\uf03d\n\uf03d\uf02d\n0V\nN\nS\nV\n\uf03d\nN\nN\nN\nGS\nG\nS\nV\nV\nV\n\uf03d\n\uf02d\n= \n7.89V 0V\nN\nGS\nV\n\uf03d\uf02d\n\uf02d\n = \u20137.89 V\n\n1 V\nN\nTh\nV\n\uf03d\nN\nN\nGS\nTh\nV\nV\n\uf03c\n\nHence, \nn\n MOSFET will be OFF and drain current \n0\nN\nD\nI\n\uf03d\n.\nSince, drain current through \nn\n MOSFET is zero so we do not need to check whether \np\n MOSFET is ON or \nOFF. \n \nTaking positive value of \n0\nV\n .\n0\n1.89 V\nV\n \uf03d\nFor \nn \nMOSFET :\n  \n \n0\n1.89 V\nN\nG\nV\nV\n\uf03d\n\uf03d\n1.89 V\nN\nD\nV\n\uf03d\nN\nN\nN\nGS\nG\nS\nV\nV\nV\n\uf03d\n\uf02d\n = \n1.89V 0V\n\uf02d\n\n1.89 V\nN\nGS\nV\n\uf03d\n1V\nN\nTh\nV\n\uf03d\nN\nN\nGS\nTh\nV\nV\n\uf03e\n\nHence, \nn\n MOSFET will be ON for \n0\n1.89V\nV\n \uf03d\nNow we will check n MOSFET is operate either in saturation or linear region \n \n1.89 V\nN\nG\nV\n\uf03d\n1.89 V\nN\nD\nV\n\uf03d\n0 V\nN\nS\nV\n\uf03d\n1.89V 0V 1.89V\nN\nN\nN\nDS\nD\nS\nV\nV\nV\n\uf03d\n\uf02d\n\uf03d\n\uf02d\n\uf03d\n1.89V 0V 1.89V\nN\nN\nN\nGS\nG\nS\nV\nV\nV\n\uf03d\n\uf02d\n\uf03d\n\uf02d\n\uf03d\nThe condition for saturation is given by,\nN\nN\nN\nDS\nGS\nTh\nV\nV\nV\n\uf0b3\n\uf02d\n1.89 V\nN\nDS\nV\n\uf03d\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n21\n\n1.89 V\nN\nGS\nV\n\uf03d\n1.89V 1.89 1V\n\uf0b3\n\uf02d\n \n \n1.89\n0.89\n\uf0b3\n  \n \n \nTherefore, \nn\n MOSFET is operates in saturation region for \n0\n1.89 V\nV\n \uf03d\nFor \np \nMOSFET : \n \n \n0\n1.89 V\nP\nG\nV\nV\n\uf03d\n\uf03d\n4 V\np\nS\nV\n\uf03d\n4V 1.89 V = 2.11 V\np\np\np\nSG\nS\nG\nV\nV\nV\n\uf03d\n\uf02d\n\uf03d\n\uf02d\n2.11 V\np\nSG\nV\n\uf03d\n1 V\np\nTh\nV\n\uf03d\uf02d\n1 V\nP\nTh\nV\n\uf03d\np\np\nSF\nTh\nV\nV\n\uf03e\n\nHence, \np\n MOSFET will be ON for \n0\n1.89 V\nV\n \uf03d\nNow we will check p MOSFET is operate either in saturation or in linear region. \n0\n1.89 V\nV\n \uf03d\n1.89 V\nP\nG\nV\n\uf03d\n1.89 V\nP\nD\nV\n\uf03d\n4 V\nP\nS\nV\n\uf03d\n1 V\nP\nTh\nV\n\uf03d\n4V 1.89 V\n2.11 V\np\np\np\nSG\nS\nG\nV\nV\nV\n\uf03d\n\uf02d\n\uf03d\n\uf02d\n\uf03d\np\np\np\nSD\nS\nD\nV\nV\nV\n\uf03d\n\uf02d\n4V 1.89V\n\uf03d\n\uf02d\n\nThe conditions for saturation is given by,\nP\nP\nP\nSD\nSG\nTh\nV\nV\nV\n\uf0b3\n\uf02d\n2.11V\n2.11V 1 V\n\uf0b3\n\uf02d\n \n \n2.11\n1.11\n\uf0b3\nTherefore, \np\n MOSFET is operates in saturation region for \n0\n1.89 V\nV\n \uf03d\n. \n \nHence, the correct option is (D).\n \nQuestion 19 \n \n \nDigital Electronics \n \nConsider the 2-bit multiplexer (MUX) shown in the figure. For OUTPUT to be the XOR of \nC\n  and \nD\n, the \nvalues for \n0\n,\nA\n  \n1\n,\nA\n  \n2\n,\nA\n  and \n3\nA\n  are\n0\nA\n0\n1\n1\nA\n2\nA\n2\n3\n3\nA\n1\nS\n0\nS\n\nC\nD\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n22\n\n(A) \n0\n1\n2\n3\n0,\n0,\n1,\n1\nA\nA\nA\nA\n\uf03d\n\uf03d\n\uf03d\n\uf03d\n \n(B) \n0\n1\n2\n3\n1,\n1,\n0,\n0\nA\nA\nA\nA\n\uf03d\n\uf03d\n\uf03d\n\uf03d\n(C) \n0\n1\n2\n3\n0,\n1,\n1,\n0\nA\nA\nA\nA\n\uf03d\n\uf03d\n\uf03d\n\uf03d\n \n(D) \n0\n1\n2\n3\n1,\n0,\n1,\n0\nA\nA\nA\nA\n\uf03d\n\uf03d\n\uf03d\n\uf03d",
  "answer_text": "C \nSol.\n \nGiven :\n A \n4 1\n\uf0b4\n MUX is shown below\n0\nA\n0\n4 1\n\uf0b4\nMUX\n1\nA\n1\nInputs\nOutput ( )\nF\n2\nA\n2\n3\nA\n3\n1\nS\n0\nS\nC\nD\nOutput \n( )\nF\n  of given \n4 1\n\uf0b4\n MUX is,\nSelection line\n1\n0\n0\n1\n0\n1\n1\n0\n2\n1\n0\n3\nF\nS S A\nS S A\nS S A\nS S A\n\uf03d\n\uf02b\n\uf02b\n\uf02b\n \n\u2026(i)\nHere, \n1\nS\nC\n\uf03d\n and \n0\nS\nD\n\uf03d\n0\n1\n2\n3\nF\nCDA\nCDA\nCDA\nCDA\n\uf03d\n\uf02b\n\uf02b\n\uf02b\nTo make \nF\nC\nD\nCD CD\n\uf03d\n\uf0c5\n\uf03d\n\uf02b\n we have to take  \n \n0\n0\nA\n \uf03d\n, \n1\n1\nA\n \uf03d\n, \n2\n1\nA\n \uf03d\n and \n3\n0\nA\n \uf03d\nHence, the correct option is (C).\n\uf026\n Key Point \n\uf09f\n To make Ex-OR GATE from \n4 1\n\uf0b4\nMUX\n\uf09f\n To make Ex-OR GATE from \n4 1\n\uf0b4\n MUX.\n1\n0\n4 1\n\uf0b4\nMUX\n0\n1\n1\n0\nF\nS\nS\n\uf03d\n\uf065\n0\n2\n1\n3\n1\nS\n0\nS\n\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n23",
  "explanation_text": ""
}