# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/dpu-sdm845.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Description of Qualcomm Display DPU dt properties.

maintainers:
  - Krishna Manikandan <mkrishn@codeaurora.org>

description: |
  Device tree bindings for MSM Mobile Display Subsytem(MDSS) that encapsulates
  sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree
  bindings of MDSS and DPU are mentioned for SDM845 target.

properties:
  compatible:
    items:
      - const: qcom,sdm845-mdss
  reg:
    maxItems: 1

  reg-names:
    const: mdss

  power-domains:
    maxItems: 1

  clocks:
    maxItems: 3

  clock-names:
    description: |
      Device clock names in the same order as mentioned in clocks property.
      The required clocks are mentioned below.
    items:
      - const: iface
      - const: bus
      - const: core

  interrupts:
    maxItems: 1

  interrupt-controller: true

  "#interrupt-cells":
    const: 1

  iommus:
    maxItems: 2

  "#address-cells":
    const: 2

  "#size-cells":
    const: 2

  ranges: true

  assigned-clocks:
    maxItems: 1

  assigned-clock-rates:
    maxItems: 1

patternProperties:
  "^mdp@[0-9a-f]+$":
    type: object
    description: Node containing the properties of DPU.

    properties:
      compatible:
        items:
          - const: qcom,sdm845-dpu
      reg:
        maxItems: 2

      reg-names:
        items:
          - const: mdp
          - const: vbif

      clocks:
        maxItems: 4

      clock-names:
        description: |
          Device clock names, must be in same order as clocks property.
          The following clocks are required.
        items:
          - const: iface
          - const: bus
          - const: core
          - const: vsync

      interrupts:
        maxItems: 1

      ports:
        type: object
        description: |
          Contains the list of output ports from DPU device. These ports
          connect to interfaces that are external to the DPU hardware,
          such as DSI, DP etc. Each output port contains an endpoint that
          describes how it is connected to an external interface. These
          are described by the standard properties documented in files
          mentioned below.

          Documentation/devicetree/bindings/graph.txt
          Documentation/devicetree/bindings/media/video-interfaces.txt

        properties:
          port@0:
            type: object
            description: DPU_INTF1 (DSI1)
          port@1:
            type: object
            description: DPU_INTF2 (DSI2)

      assigned-clocks:
        maxItems: 2

      assigned-clock-rates:
        maxItems: 2


required:
  - compatible
  - reg
  - reg-names
  - power-domains
  - clocks
  - clock-names
  - interrupts
  - interrupt-controller
  - iommus

additionalProperties: false

examples:
- |
    #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
    #include <dt-bindings/clock/qcom,gcc-sdm845.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>

    soc: soc {
      #address-cells = <2>;
      #size-cells = <2>;

      mdss: mdss@ae00000 {
          compatible = "qcom,sdm845-mdss";
          reg = <0 0x0ae00000 0 0x1000>;
          reg-names = "mdss";
          power-domains = <&dispcc MDSS_GDSC>;

          clocks = <&gcc GCC_DISP_AHB_CLK>,
                   <&gcc GCC_DISP_AXI_CLK>,
                   <&dispcc DISP_CC_MDSS_MDP_CLK>;
          clock-names = "iface", "bus", "core";

          assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>;
          assigned-clock-rates = <300000000>;

          interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
          interrupt-controller;
          #interrupt-cells = <1>;

          iommus = <&apps_smmu 0x880 0x8>,
                   <&apps_smmu 0xc80 0x8>;

          #address-cells = <2>;
          #size-cells = <2>;

          mdss_mdp: mdp@ae01000 {
                    compatible = "qcom,sdm845-dpu";
                    reg = <0 0x0ae01000 0 0x8f000>,
                          <0 0x0aeb0000 0 0x2008>;
                    reg-names = "mdp", "vbif";

                    clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
                             <&dispcc DISP_CC_MDSS_AXI_CLK>,
                             <&dispcc DISP_CC_MDSS_MDP_CLK>,
                             <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
                    clock-names = "iface", "bus", "core", "vsync";

                    assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>,
                                      <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
                    assigned-clock-rates = <300000000>,
                                           <19200000>;

                    interrupt-parent = <&mdss>;
                    interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;

                    ports {
                           #address-cells = <1>;
                           #size-cells = <0>;

                           port@0 {
                                   reg = <0>;
                                   dpu_intf1_out: endpoint {
                                                  remote-endpoint = <&dsi0_in>;
                                   };
                           };

                           port@1 {
                                   reg = <1>;
                                   dpu_intf2_out: endpoint {
                                                  remote-endpoint = <&dsi1_in>;
                                   };
                           };
                    };
          };
      };
    };
...
