
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402038 <.init>:
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402760 <ferror@plt+0x60>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret

Disassembly of section .plt:

0000000000402050 <memcpy@plt-0x20>:
  402050:	stp	x16, x30, [sp, #-16]!
  402054:	adrp	x16, 41d000 <ferror@plt+0x1a900>
  402058:	ldr	x17, [x16, #4088]
  40205c:	add	x16, x16, #0xff8
  402060:	br	x17
  402064:	nop
  402068:	nop
  40206c:	nop

0000000000402070 <memcpy@plt>:
  402070:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402074:	ldr	x17, [x16]
  402078:	add	x16, x16, #0x0
  40207c:	br	x17

0000000000402080 <recvmsg@plt>:
  402080:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402084:	ldr	x17, [x16, #8]
  402088:	add	x16, x16, #0x8
  40208c:	br	x17

0000000000402090 <strtoul@plt>:
  402090:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402094:	ldr	x17, [x16, #16]
  402098:	add	x16, x16, #0x10
  40209c:	br	x17

00000000004020a0 <strlen@plt>:
  4020a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020a4:	ldr	x17, [x16, #24]
  4020a8:	add	x16, x16, #0x18
  4020ac:	br	x17

00000000004020b0 <exit@plt>:
  4020b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020b4:	ldr	x17, [x16, #32]
  4020b8:	add	x16, x16, #0x20
  4020bc:	br	x17

00000000004020c0 <perror@plt>:
  4020c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020c4:	ldr	x17, [x16, #40]
  4020c8:	add	x16, x16, #0x28
  4020cc:	br	x17

00000000004020d0 <listen@plt>:
  4020d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020d4:	ldr	x17, [x16, #48]
  4020d8:	add	x16, x16, #0x30
  4020dc:	br	x17

00000000004020e0 <strtoll@plt>:
  4020e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020e4:	ldr	x17, [x16, #56]
  4020e8:	add	x16, x16, #0x38
  4020ec:	br	x17

00000000004020f0 <daemon@plt>:
  4020f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020f4:	ldr	x17, [x16, #64]
  4020f8:	add	x16, x16, #0x40
  4020fc:	br	x17

0000000000402100 <strtod@plt>:
  402100:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402104:	ldr	x17, [x16, #72]
  402108:	add	x16, x16, #0x48
  40210c:	br	x17

0000000000402110 <geteuid@plt>:
  402110:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402114:	ldr	x17, [x16, #80]
  402118:	add	x16, x16, #0x50
  40211c:	br	x17

0000000000402120 <sethostent@plt>:
  402120:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402124:	ldr	x17, [x16, #88]
  402128:	add	x16, x16, #0x58
  40212c:	br	x17

0000000000402130 <bind@plt>:
  402130:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402134:	ldr	x17, [x16, #96]
  402138:	add	x16, x16, #0x60
  40213c:	br	x17

0000000000402140 <ftell@plt>:
  402140:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402144:	ldr	x17, [x16, #104]
  402148:	add	x16, x16, #0x68
  40214c:	br	x17

0000000000402150 <sprintf@plt>:
  402150:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402154:	ldr	x17, [x16, #112]
  402158:	add	x16, x16, #0x70
  40215c:	br	x17

0000000000402160 <getuid@plt>:
  402160:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402164:	ldr	x17, [x16, #120]
  402168:	add	x16, x16, #0x78
  40216c:	br	x17

0000000000402170 <putc@plt>:
  402170:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402174:	ldr	x17, [x16, #128]
  402178:	add	x16, x16, #0x80
  40217c:	br	x17

0000000000402180 <strftime@plt>:
  402180:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402184:	ldr	x17, [x16, #136]
  402188:	add	x16, x16, #0x88
  40218c:	br	x17

0000000000402190 <fputc@plt>:
  402190:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402194:	ldr	x17, [x16, #144]
  402198:	add	x16, x16, #0x90
  40219c:	br	x17

00000000004021a0 <fork@plt>:
  4021a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021a4:	ldr	x17, [x16, #152]
  4021a8:	add	x16, x16, #0x98
  4021ac:	br	x17

00000000004021b0 <snprintf@plt>:
  4021b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021b4:	ldr	x17, [x16, #160]
  4021b8:	add	x16, x16, #0xa0
  4021bc:	br	x17

00000000004021c0 <fileno@plt>:
  4021c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021c4:	ldr	x17, [x16, #168]
  4021c8:	add	x16, x16, #0xa8
  4021cc:	br	x17

00000000004021d0 <localtime@plt>:
  4021d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021d4:	ldr	x17, [x16, #176]
  4021d8:	add	x16, x16, #0xb0
  4021dc:	br	x17

00000000004021e0 <signal@plt>:
  4021e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021e4:	ldr	x17, [x16, #184]
  4021e8:	add	x16, x16, #0xb8
  4021ec:	br	x17

00000000004021f0 <ftruncate64@plt>:
  4021f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021f4:	ldr	x17, [x16, #192]
  4021f8:	add	x16, x16, #0xc0
  4021fc:	br	x17

0000000000402200 <fclose@plt>:
  402200:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402204:	ldr	x17, [x16, #200]
  402208:	add	x16, x16, #0xc8
  40220c:	br	x17

0000000000402210 <getpid@plt>:
  402210:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402214:	ldr	x17, [x16, #208]
  402218:	add	x16, x16, #0xd0
  40221c:	br	x17

0000000000402220 <time@plt>:
  402220:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402224:	ldr	x17, [x16, #216]
  402228:	add	x16, x16, #0xd8
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402234:	ldr	x17, [x16, #224]
  402238:	add	x16, x16, #0xe0
  40223c:	br	x17

0000000000402240 <setsockopt@plt>:
  402240:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402244:	ldr	x17, [x16, #232]
  402248:	add	x16, x16, #0xe8
  40224c:	br	x17

0000000000402250 <poll@plt>:
  402250:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402254:	ldr	x17, [x16, #240]
  402258:	add	x16, x16, #0xf0
  40225c:	br	x17

0000000000402260 <__isoc99_fscanf@plt>:
  402260:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402264:	ldr	x17, [x16, #248]
  402268:	add	x16, x16, #0xf8
  40226c:	br	x17

0000000000402270 <strncmp@plt>:
  402270:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402274:	ldr	x17, [x16, #256]
  402278:	add	x16, x16, #0x100
  40227c:	br	x17

0000000000402280 <__libc_start_main@plt>:
  402280:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402284:	ldr	x17, [x16, #264]
  402288:	add	x16, x16, #0x108
  40228c:	br	x17

0000000000402290 <strcat@plt>:
  402290:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402294:	ldr	x17, [x16, #272]
  402298:	add	x16, x16, #0x110
  40229c:	br	x17

00000000004022a0 <flock@plt>:
  4022a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022a4:	ldr	x17, [x16, #280]
  4022a8:	add	x16, x16, #0x118
  4022ac:	br	x17

00000000004022b0 <if_indextoname@plt>:
  4022b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022b4:	ldr	x17, [x16, #288]
  4022b8:	add	x16, x16, #0x120
  4022bc:	br	x17

00000000004022c0 <memset@plt>:
  4022c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022c4:	ldr	x17, [x16, #296]
  4022c8:	add	x16, x16, #0x128
  4022cc:	br	x17

00000000004022d0 <fdopen@plt>:
  4022d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022d4:	ldr	x17, [x16, #304]
  4022d8:	add	x16, x16, #0x130
  4022dc:	br	x17

00000000004022e0 <gettimeofday@plt>:
  4022e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022e4:	ldr	x17, [x16, #312]
  4022e8:	add	x16, x16, #0x138
  4022ec:	br	x17

00000000004022f0 <accept@plt>:
  4022f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022f4:	ldr	x17, [x16, #320]
  4022f8:	add	x16, x16, #0x140
  4022fc:	br	x17

0000000000402300 <random@plt>:
  402300:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402304:	ldr	x17, [x16, #328]
  402308:	add	x16, x16, #0x148
  40230c:	br	x17

0000000000402310 <sendmsg@plt>:
  402310:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402314:	ldr	x17, [x16, #336]
  402318:	add	x16, x16, #0x150
  40231c:	br	x17

0000000000402320 <cap_get_flag@plt>:
  402320:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402324:	ldr	x17, [x16, #344]
  402328:	add	x16, x16, #0x158
  40232c:	br	x17

0000000000402330 <bcmp@plt>:
  402330:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402334:	ldr	x17, [x16, #352]
  402338:	add	x16, x16, #0x160
  40233c:	br	x17

0000000000402340 <strcasecmp@plt>:
  402340:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402344:	ldr	x17, [x16, #360]
  402348:	add	x16, x16, #0x168
  40234c:	br	x17

0000000000402350 <realloc@plt>:
  402350:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402354:	ldr	x17, [x16, #368]
  402358:	add	x16, x16, #0x170
  40235c:	br	x17

0000000000402360 <rewind@plt>:
  402360:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402364:	ldr	x17, [x16, #376]
  402368:	add	x16, x16, #0x178
  40236c:	br	x17

0000000000402370 <cap_set_proc@plt>:
  402370:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402374:	ldr	x17, [x16, #384]
  402378:	add	x16, x16, #0x180
  40237c:	br	x17

0000000000402380 <strdup@plt>:
  402380:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402384:	ldr	x17, [x16, #392]
  402388:	add	x16, x16, #0x188
  40238c:	br	x17

0000000000402390 <strerror@plt>:
  402390:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402394:	ldr	x17, [x16, #400]
  402398:	add	x16, x16, #0x190
  40239c:	br	x17

00000000004023a0 <close@plt>:
  4023a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023a4:	ldr	x17, [x16, #408]
  4023a8:	add	x16, x16, #0x198
  4023ac:	br	x17

00000000004023b0 <strrchr@plt>:
  4023b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023b4:	ldr	x17, [x16, #416]
  4023b8:	add	x16, x16, #0x1a0
  4023bc:	br	x17

00000000004023c0 <recv@plt>:
  4023c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023c4:	ldr	x17, [x16, #424]
  4023c8:	add	x16, x16, #0x1a8
  4023cc:	br	x17

00000000004023d0 <__gmon_start__@plt>:
  4023d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023d4:	ldr	x17, [x16, #432]
  4023d8:	add	x16, x16, #0x1b0
  4023dc:	br	x17

00000000004023e0 <abort@plt>:
  4023e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023e4:	ldr	x17, [x16, #440]
  4023e8:	add	x16, x16, #0x1b8
  4023ec:	br	x17

00000000004023f0 <feof@plt>:
  4023f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023f4:	ldr	x17, [x16, #448]
  4023f8:	add	x16, x16, #0x1c0
  4023fc:	br	x17

0000000000402400 <getopt_long@plt>:
  402400:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402404:	ldr	x17, [x16, #456]
  402408:	add	x16, x16, #0x1c8
  40240c:	br	x17

0000000000402410 <strcmp@plt>:
  402410:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402414:	ldr	x17, [x16, #464]
  402418:	add	x16, x16, #0x1d0
  40241c:	br	x17

0000000000402420 <__ctype_b_loc@plt>:
  402420:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402424:	ldr	x17, [x16, #472]
  402428:	add	x16, x16, #0x1d8
  40242c:	br	x17

0000000000402430 <strtol@plt>:
  402430:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402434:	ldr	x17, [x16, #480]
  402438:	add	x16, x16, #0x1e0
  40243c:	br	x17

0000000000402440 <cap_get_proc@plt>:
  402440:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402444:	ldr	x17, [x16, #488]
  402448:	add	x16, x16, #0x1e8
  40244c:	br	x17

0000000000402450 <fread@plt>:
  402450:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402454:	ldr	x17, [x16, #496]
  402458:	add	x16, x16, #0x1f0
  40245c:	br	x17

0000000000402460 <gethostbyaddr@plt>:
  402460:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402464:	ldr	x17, [x16, #504]
  402468:	add	x16, x16, #0x1f8
  40246c:	br	x17

0000000000402470 <free@plt>:
  402470:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402474:	ldr	x17, [x16, #512]
  402478:	add	x16, x16, #0x200
  40247c:	br	x17

0000000000402480 <inet_pton@plt>:
  402480:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402484:	ldr	x17, [x16, #520]
  402488:	add	x16, x16, #0x208
  40248c:	br	x17

0000000000402490 <__fxstat64@plt>:
  402490:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402494:	ldr	x17, [x16, #528]
  402498:	add	x16, x16, #0x210
  40249c:	br	x17

00000000004024a0 <send@plt>:
  4024a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024a4:	ldr	x17, [x16, #536]
  4024a8:	add	x16, x16, #0x218
  4024ac:	br	x17

00000000004024b0 <connect@plt>:
  4024b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024b4:	ldr	x17, [x16, #544]
  4024b8:	add	x16, x16, #0x220
  4024bc:	br	x17

00000000004024c0 <strspn@plt>:
  4024c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024c4:	ldr	x17, [x16, #552]
  4024c8:	add	x16, x16, #0x228
  4024cc:	br	x17

00000000004024d0 <strchr@plt>:
  4024d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024d4:	ldr	x17, [x16, #560]
  4024d8:	add	x16, x16, #0x230
  4024dc:	br	x17

00000000004024e0 <strtoull@plt>:
  4024e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024e4:	ldr	x17, [x16, #568]
  4024e8:	add	x16, x16, #0x238
  4024ec:	br	x17

00000000004024f0 <fwrite@plt>:
  4024f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024f4:	ldr	x17, [x16, #576]
  4024f8:	add	x16, x16, #0x240
  4024fc:	br	x17

0000000000402500 <fnmatch@plt>:
  402500:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402504:	ldr	x17, [x16, #584]
  402508:	add	x16, x16, #0x248
  40250c:	br	x17

0000000000402510 <socket@plt>:
  402510:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402514:	ldr	x17, [x16, #592]
  402518:	add	x16, x16, #0x250
  40251c:	br	x17

0000000000402520 <fflush@plt>:
  402520:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402524:	ldr	x17, [x16, #600]
  402528:	add	x16, x16, #0x258
  40252c:	br	x17

0000000000402530 <strcpy@plt>:
  402530:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402534:	ldr	x17, [x16, #608]
  402538:	add	x16, x16, #0x260
  40253c:	br	x17

0000000000402540 <fopen64@plt>:
  402540:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402544:	ldr	x17, [x16, #616]
  402548:	add	x16, x16, #0x268
  40254c:	br	x17

0000000000402550 <getsockopt@plt>:
  402550:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402554:	ldr	x17, [x16, #624]
  402558:	add	x16, x16, #0x270
  40255c:	br	x17

0000000000402560 <cap_clear@plt>:
  402560:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402564:	ldr	x17, [x16, #632]
  402568:	add	x16, x16, #0x278
  40256c:	br	x17

0000000000402570 <isatty@plt>:
  402570:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402574:	ldr	x17, [x16, #640]
  402578:	add	x16, x16, #0x280
  40257c:	br	x17

0000000000402580 <sysconf@plt>:
  402580:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402584:	ldr	x17, [x16, #648]
  402588:	add	x16, x16, #0x288
  40258c:	br	x17

0000000000402590 <open64@plt>:
  402590:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402594:	ldr	x17, [x16, #656]
  402598:	add	x16, x16, #0x290
  40259c:	br	x17

00000000004025a0 <asctime@plt>:
  4025a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025a4:	ldr	x17, [x16, #664]
  4025a8:	add	x16, x16, #0x298
  4025ac:	br	x17

00000000004025b0 <cap_free@plt>:
  4025b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025b4:	ldr	x17, [x16, #672]
  4025b8:	add	x16, x16, #0x2a0
  4025bc:	br	x17

00000000004025c0 <if_nametoindex@plt>:
  4025c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025c4:	ldr	x17, [x16, #680]
  4025c8:	add	x16, x16, #0x2a8
  4025cc:	br	x17

00000000004025d0 <strchrnul@plt>:
  4025d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025d4:	ldr	x17, [x16, #688]
  4025d8:	add	x16, x16, #0x2b0
  4025dc:	br	x17

00000000004025e0 <strstr@plt>:
  4025e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025e4:	ldr	x17, [x16, #696]
  4025e8:	add	x16, x16, #0x2b8
  4025ec:	br	x17

00000000004025f0 <__isoc99_sscanf@plt>:
  4025f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025f4:	ldr	x17, [x16, #704]
  4025f8:	add	x16, x16, #0x2c0
  4025fc:	br	x17

0000000000402600 <strncpy@plt>:
  402600:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402604:	ldr	x17, [x16, #712]
  402608:	add	x16, x16, #0x2c8
  40260c:	br	x17

0000000000402610 <strcspn@plt>:
  402610:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402614:	ldr	x17, [x16, #720]
  402618:	add	x16, x16, #0x2d0
  40261c:	br	x17

0000000000402620 <vfprintf@plt>:
  402620:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402624:	ldr	x17, [x16, #728]
  402628:	add	x16, x16, #0x2d8
  40262c:	br	x17

0000000000402630 <printf@plt>:
  402630:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402634:	ldr	x17, [x16, #736]
  402638:	add	x16, x16, #0x2e0
  40263c:	br	x17

0000000000402640 <__assert_fail@plt>:
  402640:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402644:	ldr	x17, [x16, #744]
  402648:	add	x16, x16, #0x2e8
  40264c:	br	x17

0000000000402650 <__errno_location@plt>:
  402650:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402654:	ldr	x17, [x16, #752]
  402658:	add	x16, x16, #0x2f0
  40265c:	br	x17

0000000000402660 <getenv@plt>:
  402660:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402664:	ldr	x17, [x16, #760]
  402668:	add	x16, x16, #0x2f8
  40266c:	br	x17

0000000000402670 <putchar@plt>:
  402670:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402674:	ldr	x17, [x16, #768]
  402678:	add	x16, x16, #0x300
  40267c:	br	x17

0000000000402680 <__getdelim@plt>:
  402680:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402684:	ldr	x17, [x16, #776]
  402688:	add	x16, x16, #0x308
  40268c:	br	x17

0000000000402690 <getsockname@plt>:
  402690:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402694:	ldr	x17, [x16, #784]
  402698:	add	x16, x16, #0x310
  40269c:	br	x17

00000000004026a0 <waitpid@plt>:
  4026a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026a4:	ldr	x17, [x16, #792]
  4026a8:	add	x16, x16, #0x318
  4026ac:	br	x17

00000000004026b0 <unlink@plt>:
  4026b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026b4:	ldr	x17, [x16, #800]
  4026b8:	add	x16, x16, #0x320
  4026bc:	br	x17

00000000004026c0 <fprintf@plt>:
  4026c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026c4:	ldr	x17, [x16, #808]
  4026c8:	add	x16, x16, #0x328
  4026cc:	br	x17

00000000004026d0 <fgets@plt>:
  4026d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026d4:	ldr	x17, [x16, #816]
  4026d8:	add	x16, x16, #0x330
  4026dc:	br	x17

00000000004026e0 <exp@plt>:
  4026e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026e4:	ldr	x17, [x16, #824]
  4026e8:	add	x16, x16, #0x338
  4026ec:	br	x17

00000000004026f0 <inet_ntop@plt>:
  4026f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026f4:	ldr	x17, [x16, #832]
  4026f8:	add	x16, x16, #0x340
  4026fc:	br	x17

0000000000402700 <ferror@plt>:
  402700:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402704:	ldr	x17, [x16, #840]
  402708:	add	x16, x16, #0x348
  40270c:	br	x17

Disassembly of section .text:

0000000000402710 <.text>:
  402710:	mov	x29, #0x0                   	// #0
  402714:	mov	x30, #0x0                   	// #0
  402718:	mov	x5, x0
  40271c:	ldr	x1, [sp]
  402720:	add	x2, sp, #0x8
  402724:	mov	x6, sp
  402728:	movz	x0, #0x0, lsl #48
  40272c:	movk	x0, #0x0, lsl #32
  402730:	movk	x0, #0x40, lsl #16
  402734:	movk	x0, #0x281c
  402738:	movz	x3, #0x0, lsl #48
  40273c:	movk	x3, #0x0, lsl #32
  402740:	movk	x3, #0x40, lsl #16
  402744:	movk	x3, #0xc4f8
  402748:	movz	x4, #0x0, lsl #48
  40274c:	movk	x4, #0x0, lsl #32
  402750:	movk	x4, #0x40, lsl #16
  402754:	movk	x4, #0xc578
  402758:	bl	402280 <__libc_start_main@plt>
  40275c:	bl	4023e0 <abort@plt>
  402760:	adrp	x0, 41d000 <ferror@plt+0x1a900>
  402764:	ldr	x0, [x0, #4040]
  402768:	cbz	x0, 402770 <ferror@plt+0x70>
  40276c:	b	4023d0 <__gmon_start__@plt>
  402770:	ret
  402774:	nop
  402778:	adrp	x0, 41e000 <ferror@plt+0x1b900>
  40277c:	add	x0, x0, #0x370
  402780:	adrp	x1, 41e000 <ferror@plt+0x1b900>
  402784:	add	x1, x1, #0x370
  402788:	cmp	x1, x0
  40278c:	b.eq	4027a4 <ferror@plt+0xa4>  // b.none
  402790:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402794:	ldr	x1, [x1, #1432]
  402798:	cbz	x1, 4027a4 <ferror@plt+0xa4>
  40279c:	mov	x16, x1
  4027a0:	br	x16
  4027a4:	ret
  4027a8:	adrp	x0, 41e000 <ferror@plt+0x1b900>
  4027ac:	add	x0, x0, #0x370
  4027b0:	adrp	x1, 41e000 <ferror@plt+0x1b900>
  4027b4:	add	x1, x1, #0x370
  4027b8:	sub	x1, x1, x0
  4027bc:	lsr	x2, x1, #63
  4027c0:	add	x1, x2, x1, asr #3
  4027c4:	cmp	xzr, x1, asr #1
  4027c8:	asr	x1, x1, #1
  4027cc:	b.eq	4027e4 <ferror@plt+0xe4>  // b.none
  4027d0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4027d4:	ldr	x2, [x2, #1440]
  4027d8:	cbz	x2, 4027e4 <ferror@plt+0xe4>
  4027dc:	mov	x16, x2
  4027e0:	br	x16
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	mov	x29, sp
  4027f0:	str	x19, [sp, #16]
  4027f4:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  4027f8:	ldrb	w0, [x19, #912]
  4027fc:	cbnz	w0, 40280c <ferror@plt+0x10c>
  402800:	bl	402778 <ferror@plt+0x78>
  402804:	mov	w0, #0x1                   	// #1
  402808:	strb	w0, [x19, #912]
  40280c:	ldr	x19, [sp, #16]
  402810:	ldp	x29, x30, [sp], #32
  402814:	ret
  402818:	b	4027a8 <ferror@plt+0xa8>
  40281c:	stp	x29, x30, [sp, #-96]!
  402820:	stp	x28, x27, [sp, #16]
  402824:	stp	x26, x25, [sp, #32]
  402828:	stp	x24, x23, [sp, #48]
  40282c:	stp	x22, x21, [sp, #64]
  402830:	stp	x20, x19, [sp, #80]
  402834:	mov	x29, sp
  402838:	sub	sp, sp, #0x1c0
  40283c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402840:	adrp	x22, 40c000 <ferror@plt+0x9900>
  402844:	adrp	x23, 40c000 <ferror@plt+0x9900>
  402848:	adrp	x24, 40c000 <ferror@plt+0x9900>
  40284c:	mov	x19, x1
  402850:	mov	w21, w0
  402854:	mov	x20, xzr
  402858:	add	x22, x22, #0x8b8
  40285c:	add	x23, x23, #0x630
  402860:	add	x24, x24, #0x5b0
  402864:	mov	w25, #0x1                   	// #1
  402868:	adrp	x26, 41e000 <ferror@plt+0x1b900>
  40286c:	mov	x27, x8
  402870:	adrp	x28, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402874:	strb	wzr, [x8, #3608]
  402878:	b	402880 <ferror@plt+0x180>
  40287c:	str	w25, [x28, #3556]
  402880:	mov	w0, w21
  402884:	mov	x1, x19
  402888:	mov	x2, x22
  40288c:	mov	x3, x23
  402890:	mov	x4, xzr
  402894:	bl	402400 <getopt_long@plt>
  402898:	add	w8, w0, #0x1
  40289c:	cmp	w8, #0x7b
  4028a0:	b.hi	402964 <ferror@plt+0x264>  // b.pmore
  4028a4:	adr	x9, 40287c <ferror@plt+0x17c>
  4028a8:	ldrb	w10, [x24, x8]
  4028ac:	add	x9, x9, x10, lsl #2
  4028b0:	br	x9
  4028b4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028b8:	str	w25, [x8, #3768]
  4028bc:	b	402880 <ferror@plt+0x180>
  4028c0:	ldr	x0, [x26, #888]
  4028c4:	mov	w2, #0xa                   	// #10
  4028c8:	mov	x1, xzr
  4028cc:	bl	402430 <strtol@plt>
  4028d0:	cmp	w0, #0x0
  4028d4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028d8:	str	w0, [x8, #3612]
  4028dc:	b.gt	402880 <ferror@plt+0x180>
  4028e0:	b	402d84 <ferror@plt+0x684>
  4028e4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028e8:	str	w25, [x8, #3584]
  4028ec:	b	402880 <ferror@plt+0x180>
  4028f0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028f4:	str	w25, [x8, #3580]
  4028f8:	b	402880 <ferror@plt+0x180>
  4028fc:	ldr	x0, [x26, #888]
  402900:	mov	w2, #0xa                   	// #10
  402904:	mov	x1, xzr
  402908:	bl	402430 <strtol@plt>
  40290c:	mov	w8, #0x3e8                 	// #1000
  402910:	mul	w8, w0, w8
  402914:	cmp	w0, #0x0
  402918:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40291c:	str	w8, [x9, #3772]
  402920:	b.gt	402880 <ferror@plt+0x180>
  402924:	b	402d9c <ferror@plt+0x69c>
  402928:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40292c:	str	w25, [x8, #3788]
  402930:	b	402880 <ferror@plt+0x180>
  402934:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402938:	str	w25, [x8, #3596]
  40293c:	b	402880 <ferror@plt+0x180>
  402940:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402944:	str	w25, [x8, #3592]
  402948:	b	402880 <ferror@plt+0x180>
  40294c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402950:	str	w25, [x8, #3560]
  402954:	b	402880 <ferror@plt+0x180>
  402958:	ldr	x20, [x26, #888]
  40295c:	strb	w25, [x27, #3608]
  402960:	b	402880 <ferror@plt+0x180>
  402964:	bl	403440 <ferror@plt+0xd40>
  402968:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40296c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402970:	add	x0, x0, #0x910
  402974:	add	x1, x1, #0x7f0
  402978:	bl	402630 <printf@plt>
  40297c:	mov	w0, wzr
  402980:	bl	4020b0 <exit@plt>
  402984:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402988:	ldrsw	x23, [x8, #896]
  40298c:	cbnz	x20, 402998 <ferror@plt+0x298>
  402990:	mov	x22, xzr
  402994:	b	4029d8 <ferror@plt+0x2d8>
  402998:	mov	x0, x20
  40299c:	bl	4020a0 <strlen@plt>
  4029a0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4029a4:	sxtw	x2, w0
  4029a8:	add	x1, x1, #0xdef
  4029ac:	mov	x0, x20
  4029b0:	bl	402270 <strncmp@plt>
  4029b4:	cbnz	w0, 402adc <ferror@plt+0x3dc>
  4029b8:	adrp	x22, 40c000 <ferror@plt+0x9900>
  4029bc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029c0:	mov	w9, #0x4                   	// #4
  4029c4:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029c8:	mov	w11, #0x1                   	// #1
  4029cc:	add	x22, x22, #0xdef
  4029d0:	str	w9, [x8, #3576]
  4029d4:	str	w11, [x10, #3552]
  4029d8:	mov	w8, #0x1                   	// #1
  4029dc:	mov	x9, sp
  4029e0:	strb	wzr, [sp, #2]
  4029e4:	strh	w8, [sp]
  4029e8:	orr	x20, x9, #0x3
  4029ec:	bl	402160 <getuid@plt>
  4029f0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4029f4:	mov	w2, w0
  4029f8:	add	x1, x1, #0x92f
  4029fc:	mov	x0, x20
  402a00:	bl	402150 <sprintf@plt>
  402a04:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a08:	ldr	w8, [x8, #3772]
  402a0c:	cmp	w8, #0x1
  402a10:	b.lt	402a84 <ferror@plt+0x384>  // b.tstop
  402a14:	adrp	x12, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a18:	ldr	w9, [x12, #3612]
  402a1c:	cbnz	w9, 402a28 <ferror@plt+0x328>
  402a20:	mov	w9, #0x3c                  	// #60
  402a24:	str	w9, [x12, #3612]
  402a28:	adrp	x11, 40c000 <ferror@plt+0x9900>
  402a2c:	ldr	d0, [x11, #1448]
  402a30:	mov	w10, #0x3e8                 	// #1000
  402a34:	scvtf	d1, w8
  402a38:	mul	w8, w9, w10
  402a3c:	fmul	d0, d1, d0
  402a40:	scvtf	d1, w8
  402a44:	fdiv	d0, d0, d1
  402a48:	str	w8, [x12, #3612]
  402a4c:	bl	4026e0 <exp@plt>
  402a50:	fmov	d1, #1.000000000000000000e+00
  402a54:	fdiv	d0, d1, d0
  402a58:	fsub	d0, d1, d0
  402a5c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a60:	mov	w0, #0x1                   	// #1
  402a64:	mov	w1, #0x1                   	// #1
  402a68:	mov	w2, wzr
  402a6c:	str	d0, [x8, #3752]
  402a70:	bl	402510 <socket@plt>
  402a74:	tbz	w0, #31, 402b08 <ferror@plt+0x408>
  402a78:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402a7c:	add	x0, x0, #0x938
  402a80:	b	4033d0 <ferror@plt+0xcd0>
  402a84:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402a88:	sub	w8, w21, w23
  402a8c:	add	x9, x19, x23, lsl #3
  402a90:	adrp	x28, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a94:	adrp	x25, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a98:	add	x0, x0, #0x972
  402a9c:	str	x9, [x28, #3760]
  402aa0:	str	w8, [x25, #3616]
  402aa4:	bl	402660 <getenv@plt>
  402aa8:	cbnz	x0, 402b34 <ferror@plt+0x434>
  402aac:	bl	402160 <getuid@plt>
  402ab0:	mov	w5, w0
  402ab4:	cbnz	x22, 402b50 <ferror@plt+0x450>
  402ab8:	adrp	x2, 40c000 <ferror@plt+0x9900>
  402abc:	adrp	x3, 40c000 <ferror@plt+0x9900>
  402ac0:	add	x2, x2, #0x981
  402ac4:	add	x3, x3, #0x990
  402ac8:	add	x0, sp, #0x70
  402acc:	mov	w1, #0x80                  	// #128
  402ad0:	mov	w4, w5
  402ad4:	bl	4021b0 <snprintf@plt>
  402ad8:	b	402b70 <ferror@plt+0x470>
  402adc:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  402ae0:	ldr	x0, [x19, #880]
  402ae4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402ae8:	add	x1, x1, #0xdd2
  402aec:	mov	x2, x20
  402af0:	bl	4026c0 <fprintf@plt>
  402af4:	ldr	x3, [x19, #880]
  402af8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402afc:	add	x0, x0, #0xdf8
  402b00:	mov	w1, #0x61                  	// #97
  402b04:	b	402db0 <ferror@plt+0x6b0>
  402b08:	mov	w19, w0
  402b0c:	mov	x0, x20
  402b10:	bl	4020a0 <strlen@plt>
  402b14:	add	w2, w0, #0x3
  402b18:	mov	x1, sp
  402b1c:	mov	w0, w19
  402b20:	bl	402130 <bind@plt>
  402b24:	tbz	w0, #31, 402d4c <ferror@plt+0x64c>
  402b28:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402b2c:	add	x0, x0, #0x947
  402b30:	b	4033d0 <ferror@plt+0xcd0>
  402b34:	adrp	x2, 40d000 <ferror@plt+0xa900>
  402b38:	mov	x3, x0
  402b3c:	add	x2, x2, #0x26f
  402b40:	add	x0, sp, #0x70
  402b44:	mov	w1, #0x80                  	// #128
  402b48:	bl	4021b0 <snprintf@plt>
  402b4c:	b	402b70 <ferror@plt+0x470>
  402b50:	adrp	x2, 40c000 <ferror@plt+0x9900>
  402b54:	adrp	x3, 40c000 <ferror@plt+0x9900>
  402b58:	add	x2, x2, #0x995
  402b5c:	add	x3, x3, #0x990
  402b60:	add	x0, sp, #0x70
  402b64:	mov	w1, #0x80                  	// #128
  402b68:	mov	x4, x22
  402b6c:	bl	4021b0 <snprintf@plt>
  402b70:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402b74:	ldr	w8, [x8, #3592]
  402b78:	cbz	w8, 402b84 <ferror@plt+0x484>
  402b7c:	add	x0, sp, #0x70
  402b80:	bl	4026b0 <unlink@plt>
  402b84:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402b88:	ldr	w8, [x8, #3768]
  402b8c:	cbz	w8, 402d2c <ferror@plt+0x62c>
  402b90:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402b94:	ldr	w8, [x8, #3560]
  402b98:	cbz	w8, 402d2c <ferror@plt+0x62c>
  402b9c:	mov	x19, xzr
  402ba0:	mov	w0, #0x1                   	// #1
  402ba4:	mov	w1, #0x1                   	// #1
  402ba8:	mov	w2, wzr
  402bac:	bl	402510 <socket@plt>
  402bb0:	tbnz	w0, #31, 402c54 <ferror@plt+0x554>
  402bb4:	mov	w21, w0
  402bb8:	mov	x0, x20
  402bbc:	bl	4020a0 <strlen@plt>
  402bc0:	add	w2, w0, #0x3
  402bc4:	mov	x1, sp
  402bc8:	mov	w0, w21
  402bcc:	bl	4024b0 <connect@plt>
  402bd0:	cbz	w0, 402c04 <ferror@plt+0x504>
  402bd4:	mov	x8, #0x6669                	// #26217
  402bd8:	movk	x8, #0x7473, lsl #16
  402bdc:	movk	x8, #0x7461, lsl #32
  402be0:	movk	x8, #0x30, lsl #48
  402be4:	mov	x0, x20
  402be8:	stur	x8, [sp, #3]
  402bec:	bl	4020a0 <strlen@plt>
  402bf0:	add	w2, w0, #0x3
  402bf4:	mov	x1, sp
  402bf8:	mov	w0, w21
  402bfc:	bl	4024b0 <connect@plt>
  402c00:	cbnz	w0, 402c4c <ferror@plt+0x54c>
  402c04:	mov	w8, #0xc                   	// #12
  402c08:	sub	x3, x29, #0xd0
  402c0c:	sub	x4, x29, #0x10
  402c10:	mov	w1, #0x1                   	// #1
  402c14:	mov	w2, #0x11                  	// #17
  402c18:	mov	w0, w21
  402c1c:	stur	w8, [x29, #-16]
  402c20:	bl	402550 <getsockopt@plt>
  402c24:	cbnz	w0, 402c4c <ferror@plt+0x54c>
  402c28:	ldur	w8, [x29, #-16]
  402c2c:	cmp	w8, #0xb
  402c30:	b.ls	402c4c <ferror@plt+0x54c>  // b.plast
  402c34:	ldur	w20, [x29, #-204]
  402c38:	bl	402160 <getuid@plt>
  402c3c:	cmp	w20, w0
  402c40:	b.eq	402f88 <ferror@plt+0x888>  // b.none
  402c44:	ldur	w8, [x29, #-204]
  402c48:	cbz	w8, 402f88 <ferror@plt+0x888>
  402c4c:	mov	w0, w21
  402c50:	bl	4023a0 <close@plt>
  402c54:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c58:	ldr	x8, [x21, #3600]
  402c5c:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c60:	cbz	x8, 402cc0 <ferror@plt+0x5c0>
  402c64:	ldrb	w8, [x20, #3620]
  402c68:	cbz	w8, 402cc0 <ferror@plt+0x5c0>
  402c6c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c70:	add	x8, x8, #0xe24
  402c74:	ldr	w9, [x8]
  402c78:	ldur	w8, [x8, #3]
  402c7c:	mov	w10, #0x656b                	// #25963
  402c80:	mov	w11, #0x656e                	// #25966
  402c84:	movk	w10, #0x6e72, lsl #16
  402c88:	movk	w11, #0x6c, lsl #16
  402c8c:	eor	w9, w9, w10
  402c90:	eor	w8, w8, w11
  402c94:	orr	w8, w9, w8
  402c98:	cbz	w8, 402cc0 <ferror@plt+0x5c0>
  402c9c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402ca0:	ldr	x3, [x8, #880]
  402ca4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402ca8:	add	x0, x0, #0xacc
  402cac:	mov	w1, #0x27                  	// #39
  402cb0:	mov	w2, #0x1                   	// #1
  402cb4:	bl	4024f0 <fwrite@plt>
  402cb8:	str	xzr, [x21, #3600]
  402cbc:	strb	wzr, [x20, #3620]
  402cc0:	bl	4039c8 <ferror@plt+0x12c8>
  402cc4:	ldrb	w8, [x20, #3620]
  402cc8:	cbnz	w8, 402cec <ferror@plt+0x5ec>
  402ccc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402cd0:	mov	w9, #0x656e                	// #25966
  402cd4:	mov	w10, #0x656b                	// #25963
  402cd8:	add	x8, x8, #0xe24
  402cdc:	movk	w9, #0x6c, lsl #16
  402ce0:	movk	w10, #0x6e72, lsl #16
  402ce4:	stur	w9, [x8, #3]
  402ce8:	str	w10, [x8]
  402cec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402cf0:	ldr	w8, [x8, #3580]
  402cf4:	cbnz	w8, 403370 <ferror@plt+0xc70>
  402cf8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402cfc:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  402d00:	ldr	w8, [x8, #3768]
  402d04:	ldr	x20, [x9, #904]
  402d08:	cbnz	w8, 402dc0 <ferror@plt+0x6c0>
  402d0c:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402d10:	ldr	x23, [x21, #3600]
  402d14:	cbz	x23, 402dc0 <ferror@plt+0x6c0>
  402d18:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402d1c:	ldr	w8, [x8, #3596]
  402d20:	cbnz	w8, 402f2c <ferror@plt+0x82c>
  402d24:	stur	xzr, [x29, #-16]
  402d28:	b	402f40 <ferror@plt+0x840>
  402d2c:	add	x0, sp, #0x70
  402d30:	mov	w1, #0x8042                	// #32834
  402d34:	mov	w2, #0x180                 	// #384
  402d38:	bl	402590 <open64@plt>
  402d3c:	tbz	w0, #31, 402d68 <ferror@plt+0x668>
  402d40:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402d44:	add	x0, x0, #0x9a7
  402d48:	b	4033d0 <ferror@plt+0xcd0>
  402d4c:	mov	w1, #0x5                   	// #5
  402d50:	mov	w0, w19
  402d54:	bl	4020d0 <listen@plt>
  402d58:	tbz	w0, #31, 402dd4 <ferror@plt+0x6d4>
  402d5c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402d60:	add	x0, x0, #0x954
  402d64:	b	4033d0 <ferror@plt+0xcd0>
  402d68:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402d6c:	add	x1, x1, #0x9c1
  402d70:	bl	4022d0 <fdopen@plt>
  402d74:	cbnz	x0, 402e08 <ferror@plt+0x708>
  402d78:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402d7c:	add	x0, x0, #0x9c4
  402d80:	b	4033d0 <ferror@plt+0xcd0>
  402d84:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402d88:	ldr	x3, [x8, #880]
  402d8c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402d90:	add	x0, x0, #0x8e9
  402d94:	mov	w1, #0x26                  	// #38
  402d98:	b	402db0 <ferror@plt+0x6b0>
  402d9c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402da0:	ldr	x3, [x8, #880]
  402da4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402da8:	add	x0, x0, #0x8ca
  402dac:	mov	w1, #0x1e                  	// #30
  402db0:	mov	w2, #0x1                   	// #1
  402db4:	bl	4024f0 <fwrite@plt>
  402db8:	mov	w0, #0xffffffff            	// #-1
  402dbc:	bl	4020b0 <exit@plt>
  402dc0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402dc4:	ldr	w8, [x8, #3596]
  402dc8:	cbnz	w8, 402f50 <ferror@plt+0x850>
  402dcc:	stur	xzr, [x29, #-208]
  402dd0:	b	402f60 <ferror@plt+0x860>
  402dd4:	mov	w0, wzr
  402dd8:	mov	w1, wzr
  402ddc:	bl	4020f0 <daemon@plt>
  402de0:	cbnz	w0, 402f70 <ferror@plt+0x870>
  402de4:	mov	w0, #0xd                   	// #13
  402de8:	mov	w1, #0x1                   	// #1
  402dec:	bl	4021e0 <signal@plt>
  402df0:	adrp	x1, 403000 <ferror@plt+0x900>
  402df4:	add	x1, x1, #0x46c
  402df8:	mov	w0, #0x11                  	// #17
  402dfc:	bl	4021e0 <signal@plt>
  402e00:	mov	w0, w19
  402e04:	bl	403470 <ferror@plt+0xd70>
  402e08:	mov	x19, x0
  402e0c:	bl	4021c0 <fileno@plt>
  402e10:	mov	w1, #0x2                   	// #2
  402e14:	bl	4022a0 <flock@plt>
  402e18:	cbnz	w0, 402f7c <ferror@plt+0x87c>
  402e1c:	mov	x0, x19
  402e20:	bl	4021c0 <fileno@plt>
  402e24:	mov	w1, w0
  402e28:	sub	x2, x29, #0xd0
  402e2c:	mov	w0, wzr
  402e30:	bl	402490 <__fxstat64@plt>
  402e34:	cbnz	w0, 4033c8 <ferror@plt+0xcc8>
  402e38:	ldur	w8, [x29, #-188]
  402e3c:	cmp	w8, #0x1
  402e40:	b.ne	403428 <ferror@plt+0xd28>  // b.any
  402e44:	ldur	w21, [x29, #-184]
  402e48:	bl	402160 <getuid@plt>
  402e4c:	cmp	w21, w0
  402e50:	b.ne	403428 <ferror@plt+0xd28>  // b.any
  402e54:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402e58:	ldr	w8, [x8, #3768]
  402e5c:	cbnz	w8, 402f0c <ferror@plt+0x80c>
  402e60:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402e64:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402e68:	mov	x8, #0xffffffffffffffff    	// #-1
  402e6c:	add	x0, x0, #0xa66
  402e70:	add	x1, x1, #0x6fe
  402e74:	stur	x8, [x29, #-16]
  402e78:	bl	402540 <fopen64@plt>
  402e7c:	cbz	x0, 402eac <ferror@plt+0x7ac>
  402e80:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402e84:	add	x1, x1, #0xa73
  402e88:	sub	x2, x29, #0x10
  402e8c:	mov	x21, x0
  402e90:	bl	402260 <__isoc99_fscanf@plt>
  402e94:	cmp	w0, #0x1
  402e98:	b.eq	402ea4 <ferror@plt+0x7a4>  // b.none
  402e9c:	mov	x8, #0xffffffffffffffff    	// #-1
  402ea0:	stur	x8, [x29, #-16]
  402ea4:	mov	x0, x21
  402ea8:	bl	402200 <fclose@plt>
  402eac:	ldur	x8, [x29, #-16]
  402eb0:	tbnz	x8, #63, 402f0c <ferror@plt+0x80c>
  402eb4:	mov	x0, xzr
  402eb8:	bl	402220 <time@plt>
  402ebc:	ldur	x8, [x29, #-120]
  402ec0:	ldur	x9, [x29, #-16]
  402ec4:	add	x8, x9, x8
  402ec8:	cmp	x0, x8
  402ecc:	b.lt	402f0c <ferror@plt+0x80c>  // b.tstop
  402ed0:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402ed4:	ldr	x3, [x8, #880]
  402ed8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402edc:	add	x0, x0, #0xa77
  402ee0:	mov	w1, #0x27                  	// #39
  402ee4:	mov	w2, #0x1                   	// #1
  402ee8:	bl	4024f0 <fwrite@plt>
  402eec:	mov	x0, x19
  402ef0:	bl	4021c0 <fileno@plt>
  402ef4:	mov	x1, xzr
  402ef8:	bl	4021f0 <ftruncate64@plt>
  402efc:	cbz	w0, 402f0c <ferror@plt+0x80c>
  402f00:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402f04:	add	x0, x0, #0xa9f
  402f08:	bl	4020c0 <perror@plt>
  402f0c:	mov	x0, x19
  402f10:	bl	4037a8 <ferror@plt+0x10a8>
  402f14:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f18:	ldr	x9, [x8, #3568]
  402f1c:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f20:	str	xzr, [x8, #3568]
  402f24:	str	x9, [x10, #3600]
  402f28:	b	402ba0 <ferror@plt+0x4a0>
  402f2c:	mov	x0, x20
  402f30:	bl	408704 <ferror@plt+0x6004>
  402f34:	ldr	x23, [x21, #3600]
  402f38:	stur	x0, [x29, #-16]
  402f3c:	cbnz	x0, 402fd0 <ferror@plt+0x8d0>
  402f40:	mov	x0, x20
  402f44:	bl	404090 <ferror@plt+0x1990>
  402f48:	mov	x22, xzr
  402f4c:	b	403008 <ferror@plt+0x908>
  402f50:	mov	x0, x20
  402f54:	bl	408704 <ferror@plt+0x6004>
  402f58:	stur	x0, [x29, #-208]
  402f5c:	cbnz	x0, 403234 <ferror@plt+0xb34>
  402f60:	mov	x0, x20
  402f64:	bl	404090 <ferror@plt+0x1990>
  402f68:	mov	x21, xzr
  402f6c:	b	40326c <ferror@plt+0xb6c>
  402f70:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402f74:	add	x0, x0, #0x963
  402f78:	b	4033d0 <ferror@plt+0xcd0>
  402f7c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402f80:	add	x0, x0, #0x9e0
  402f84:	b	4033d0 <ferror@plt+0xcd0>
  402f88:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402f8c:	add	x1, x1, #0x6fe
  402f90:	mov	w0, w21
  402f94:	bl	4022d0 <fdopen@plt>
  402f98:	cbnz	x0, 4033dc <ferror@plt+0xcdc>
  402f9c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402fa0:	ldr	x20, [x8, #880]
  402fa4:	bl	402650 <__errno_location@plt>
  402fa8:	ldr	w0, [x0]
  402fac:	bl	402390 <strerror@plt>
  402fb0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402fb4:	mov	x2, x0
  402fb8:	add	x1, x1, #0xab1
  402fbc:	mov	x0, x20
  402fc0:	bl	4026c0 <fprintf@plt>
  402fc4:	mov	w0, w21
  402fc8:	bl	4023a0 <close@plt>
  402fcc:	b	402cec <ferror@plt+0x5ec>
  402fd0:	mov	x22, x0
  402fd4:	bl	408ac8 <ferror@plt+0x63c8>
  402fd8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402fdc:	ldr	w8, [x8, #3788]
  402fe0:	mov	x0, x22
  402fe4:	cmp	w8, #0x0
  402fe8:	cset	w1, ne  // ne = any
  402fec:	bl	4087a0 <ferror@plt+0x60a0>
  402ff0:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402ff4:	add	x1, x1, #0xe24
  402ff8:	mov	x0, x22
  402ffc:	bl	4087ac <ferror@plt+0x60ac>
  403000:	mov	x0, x22
  403004:	bl	408ac8 <ferror@plt+0x63c8>
  403008:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40300c:	ldr	x21, [x8, #3568]
  403010:	cbz	x21, 403218 <ferror@plt+0xb18>
  403014:	ldur	q0, [x21, #72]
  403018:	ldur	q1, [x21, #56]
  40301c:	ldur	q2, [x21, #40]
  403020:	ldur	q3, [x21, #24]
  403024:	stp	q1, q0, [x29, #-176]
  403028:	stp	q3, q2, [x29, #-208]
  40302c:	ldur	q0, [x21, #136]
  403030:	ldur	q1, [x21, #120]
  403034:	ldur	q2, [x21, #104]
  403038:	ldur	q3, [x21, #88]
  40303c:	stp	q1, q0, [x29, #-112]
  403040:	stp	q3, q2, [x29, #-144]
  403044:	ldur	q0, [x21, #200]
  403048:	ldur	q1, [x21, #184]
  40304c:	ldur	q2, [x21, #168]
  403050:	ldur	q3, [x21, #152]
  403054:	stp	q1, q0, [x29, #-48]
  403058:	stp	q3, q2, [x29, #-80]
  40305c:	cbz	x23, 40312c <ferror@plt+0xa2c>
  403060:	ldr	w9, [x21, #16]
  403064:	mov	x8, x23
  403068:	ldr	w10, [x8, #16]
  40306c:	cmp	w10, w9
  403070:	b.eq	403080 <ferror@plt+0x980>  // b.none
  403074:	ldr	x8, [x8]
  403078:	cbnz	x8, 403068 <ferror@plt+0x968>
  40307c:	b	40312c <ferror@plt+0xa2c>
  403080:	ldur	q0, [x8, #24]
  403084:	ldp	q1, q2, [x29, #-208]
  403088:	sub	v0.2d, v1.2d, v0.2d
  40308c:	stur	q0, [x29, #-208]
  403090:	ldur	q0, [x8, #40]
  403094:	sub	v0.2d, v2.2d, v0.2d
  403098:	stur	q0, [x29, #-192]
  40309c:	ldur	q0, [x8, #56]
  4030a0:	ldp	q1, q2, [x29, #-176]
  4030a4:	sub	v0.2d, v1.2d, v0.2d
  4030a8:	stur	q0, [x29, #-176]
  4030ac:	ldur	q0, [x8, #72]
  4030b0:	sub	v0.2d, v2.2d, v0.2d
  4030b4:	stur	q0, [x29, #-160]
  4030b8:	ldur	q0, [x8, #88]
  4030bc:	ldp	q1, q2, [x29, #-144]
  4030c0:	sub	v0.2d, v1.2d, v0.2d
  4030c4:	stur	q0, [x29, #-144]
  4030c8:	ldur	q0, [x8, #104]
  4030cc:	sub	v0.2d, v2.2d, v0.2d
  4030d0:	stur	q0, [x29, #-128]
  4030d4:	ldur	q0, [x8, #120]
  4030d8:	ldp	q1, q2, [x29, #-112]
  4030dc:	sub	v0.2d, v1.2d, v0.2d
  4030e0:	stur	q0, [x29, #-112]
  4030e4:	ldur	q0, [x8, #136]
  4030e8:	sub	v0.2d, v2.2d, v0.2d
  4030ec:	stur	q0, [x29, #-96]
  4030f0:	ldur	q0, [x8, #152]
  4030f4:	ldp	q1, q2, [x29, #-80]
  4030f8:	sub	v0.2d, v1.2d, v0.2d
  4030fc:	stur	q0, [x29, #-80]
  403100:	ldur	q0, [x8, #168]
  403104:	sub	v0.2d, v2.2d, v0.2d
  403108:	stur	q0, [x29, #-64]
  40310c:	ldur	q0, [x8, #184]
  403110:	ldp	q1, q2, [x29, #-48]
  403114:	sub	v0.2d, v1.2d, v0.2d
  403118:	stur	q0, [x29, #-48]
  40311c:	ldur	q0, [x8, #200]
  403120:	sub	v0.2d, v2.2d, v0.2d
  403124:	stur	q0, [x29, #-32]
  403128:	ldr	x23, [x8]
  40312c:	ldr	w8, [x25, #3616]
  403130:	mov	x27, x25
  403134:	cbnz	w8, 403154 <ferror@plt+0xa54>
  403138:	ldur	x22, [x29, #-16]
  40313c:	cbnz	x22, 403190 <ferror@plt+0xa90>
  403140:	sub	x2, x29, #0xd0
  403144:	mov	x0, x20
  403148:	mov	x1, x21
  40314c:	bl	4043ac <ferror@plt+0x1cac>
  403150:	b	403208 <ferror@plt+0xb08>
  403154:	cmp	w8, #0x1
  403158:	b.lt	403208 <ferror@plt+0xb08>  // b.tstop
  40315c:	ldr	x22, [x21, #8]
  403160:	mov	x24, xzr
  403164:	ldr	x8, [x28, #3760]
  403168:	mov	x1, x22
  40316c:	mov	w2, wzr
  403170:	ldr	x0, [x8, x24, lsl #3]
  403174:	bl	402500 <fnmatch@plt>
  403178:	cbz	w0, 403138 <ferror@plt+0xa38>
  40317c:	ldrsw	x8, [x27, #3616]
  403180:	add	x24, x24, #0x1
  403184:	cmp	x24, x8
  403188:	b.ge	403208 <ferror@plt+0xb08>  // b.tcont
  40318c:	b	403164 <ferror@plt+0xa64>
  403190:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403194:	ldr	w8, [x8, #3584]
  403198:	ldr	x1, [x21, #8]
  40319c:	mov	w9, #0xa                   	// #10
  4031a0:	mov	x0, x22
  4031a4:	cmp	w8, #0x0
  4031a8:	mov	w8, #0x14                  	// #20
  4031ac:	mov	x25, x28
  4031b0:	csel	x26, x9, x8, eq  // eq = none
  4031b4:	bl	4087ac <ferror@plt+0x60ac>
  4031b8:	mov	x0, x22
  4031bc:	bl	408ac8 <ferror@plt+0x63c8>
  4031c0:	mov	x24, xzr
  4031c4:	add	x28, x21, #0x18
  4031c8:	adrp	x9, 40c000 <ferror@plt+0x9900>
  4031cc:	lsl	x8, x24, #3
  4031d0:	add	x9, x9, #0x7f8
  4031d4:	ldr	x1, [x9, x8]
  4031d8:	ldr	w2, [x28, x8]
  4031dc:	mov	x0, x22
  4031e0:	bl	408e64 <ferror@plt+0x6764>
  4031e4:	add	x8, x24, #0x1
  4031e8:	cmp	x8, x26
  4031ec:	b.cs	4031fc <ferror@plt+0xafc>  // b.hs, b.nlast
  4031f0:	cmp	x24, #0x16
  4031f4:	mov	x24, x8
  4031f8:	b.ne	4031c8 <ferror@plt+0xac8>  // b.any
  4031fc:	mov	x0, x22
  403200:	bl	408b18 <ferror@plt+0x6418>
  403204:	mov	x28, x25
  403208:	ldr	x21, [x21]
  40320c:	mov	x25, x27
  403210:	cbnz	x21, 403014 <ferror@plt+0x914>
  403214:	ldur	x22, [x29, #-16]
  403218:	cbz	x22, 403370 <ferror@plt+0xc70>
  40321c:	mov	x0, x22
  403220:	bl	408b18 <ferror@plt+0x6418>
  403224:	mov	x0, x22
  403228:	bl	408b18 <ferror@plt+0x6418>
  40322c:	sub	x0, x29, #0x10
  403230:	b	40336c <ferror@plt+0xc6c>
  403234:	mov	x21, x0
  403238:	bl	408ac8 <ferror@plt+0x63c8>
  40323c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403240:	ldr	w8, [x8, #3788]
  403244:	mov	x0, x21
  403248:	cmp	w8, #0x0
  40324c:	cset	w1, ne  // ne = any
  403250:	bl	4087a0 <ferror@plt+0x60a0>
  403254:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403258:	add	x1, x1, #0xe24
  40325c:	mov	x0, x21
  403260:	bl	4087ac <ferror@plt+0x60ac>
  403264:	mov	x0, x21
  403268:	bl	408ac8 <ferror@plt+0x63c8>
  40326c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403270:	ldr	x22, [x8, #3568]
  403274:	cbz	x22, 403354 <ferror@plt+0xc54>
  403278:	adrp	x26, 40c000 <ferror@plt+0x9900>
  40327c:	add	x26, x26, #0x7f8
  403280:	ldr	w8, [x25, #3616]
  403284:	cbnz	w8, 4032a0 <ferror@plt+0xba0>
  403288:	cbnz	x21, 4032dc <ferror@plt+0xbdc>
  40328c:	add	x2, x22, #0x18
  403290:	mov	x0, x20
  403294:	mov	x1, x22
  403298:	bl	4043ac <ferror@plt+0x1cac>
  40329c:	b	40334c <ferror@plt+0xc4c>
  4032a0:	cmp	w8, #0x1
  4032a4:	b.lt	40334c <ferror@plt+0xc4c>  // b.tstop
  4032a8:	ldr	x23, [x22, #8]
  4032ac:	mov	x27, xzr
  4032b0:	ldr	x8, [x28, #3760]
  4032b4:	mov	x1, x23
  4032b8:	mov	w2, wzr
  4032bc:	ldr	x0, [x8, x27, lsl #3]
  4032c0:	bl	402500 <fnmatch@plt>
  4032c4:	cbz	w0, 403288 <ferror@plt+0xb88>
  4032c8:	ldrsw	x8, [x25, #3616]
  4032cc:	add	x27, x27, #0x1
  4032d0:	cmp	x27, x8
  4032d4:	b.ge	40334c <ferror@plt+0xc4c>  // b.tcont
  4032d8:	b	4032b0 <ferror@plt+0xbb0>
  4032dc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4032e0:	ldr	w8, [x8, #3584]
  4032e4:	ldr	x1, [x22, #8]
  4032e8:	mov	w9, #0xa                   	// #10
  4032ec:	mov	x0, x21
  4032f0:	cmp	w8, #0x0
  4032f4:	mov	w8, #0x14                  	// #20
  4032f8:	mov	x24, x28
  4032fc:	csel	x23, x9, x8, eq  // eq = none
  403300:	bl	4087ac <ferror@plt+0x60ac>
  403304:	mov	x0, x21
  403308:	bl	408ac8 <ferror@plt+0x63c8>
  40330c:	mov	x28, xzr
  403310:	add	x27, x22, #0x18
  403314:	lsl	x8, x28, #3
  403318:	ldr	x1, [x26, x8]
  40331c:	ldr	w2, [x27, x8]
  403320:	mov	x0, x21
  403324:	bl	408e64 <ferror@plt+0x6764>
  403328:	add	x8, x28, #0x1
  40332c:	cmp	x8, x23
  403330:	b.cs	403340 <ferror@plt+0xc40>  // b.hs, b.nlast
  403334:	cmp	x28, #0x16
  403338:	mov	x28, x8
  40333c:	b.ne	403314 <ferror@plt+0xc14>  // b.any
  403340:	mov	x0, x21
  403344:	bl	408b18 <ferror@plt+0x6418>
  403348:	mov	x28, x24
  40334c:	ldr	x22, [x22]
  403350:	cbnz	x22, 403280 <ferror@plt+0xb80>
  403354:	cbz	x21, 403370 <ferror@plt+0xc70>
  403358:	mov	x0, x21
  40335c:	bl	408b18 <ferror@plt+0x6418>
  403360:	mov	x0, x21
  403364:	bl	408b18 <ferror@plt+0x6418>
  403368:	sub	x0, x29, #0xd0
  40336c:	bl	408738 <ferror@plt+0x6038>
  403370:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403374:	ldr	w8, [x8, #3560]
  403378:	cbnz	w8, 4033c0 <ferror@plt+0xcc0>
  40337c:	mov	x0, x19
  403380:	bl	4021c0 <fileno@plt>
  403384:	mov	x1, xzr
  403388:	bl	4021f0 <ftruncate64@plt>
  40338c:	cbz	w0, 40339c <ferror@plt+0xc9c>
  403390:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403394:	add	x0, x0, #0xa9f
  403398:	bl	4020c0 <perror@plt>
  40339c:	mov	x0, x19
  4033a0:	bl	402360 <rewind@plt>
  4033a4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4033a8:	mov	w1, #0x1                   	// #1
  4033ac:	mov	x0, x19
  4033b0:	str	wzr, [x8, #3596]
  4033b4:	bl	403ad4 <ferror@plt+0x13d4>
  4033b8:	mov	x0, x19
  4033bc:	bl	402200 <fclose@plt>
  4033c0:	mov	w0, wzr
  4033c4:	bl	4020b0 <exit@plt>
  4033c8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4033cc:	add	x0, x0, #0x9fb
  4033d0:	bl	4020c0 <perror@plt>
  4033d4:	mov	w0, #0xffffffff            	// #-1
  4033d8:	bl	4020b0 <exit@plt>
  4033dc:	mov	x20, x0
  4033e0:	bl	4037a8 <ferror@plt+0x10a8>
  4033e4:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4033e8:	ldr	x8, [x21, #3600]
  4033ec:	cbz	x8, 40341c <ferror@plt+0xd1c>
  4033f0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4033f4:	ldr	w8, [x8, #3588]
  4033f8:	cbz	w8, 40341c <ferror@plt+0xd1c>
  4033fc:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403400:	ldr	x3, [x8, #880]
  403404:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403408:	add	x0, x0, #0xacc
  40340c:	mov	w1, #0x27                  	// #39
  403410:	mov	w2, #0x1                   	// #1
  403414:	bl	4024f0 <fwrite@plt>
  403418:	str	xzr, [x21, #3600]
  40341c:	mov	x0, x20
  403420:	bl	402200 <fclose@plt>
  403424:	b	402cec <ferror@plt+0x5ec>
  403428:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  40342c:	ldr	x3, [x8, #880]
  403430:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403434:	add	x0, x0, #0xa16
  403438:	mov	w1, #0x4f                  	// #79
  40343c:	b	402db0 <ferror@plt+0x6b0>
  403440:	stp	x29, x30, [sp, #-16]!
  403444:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403448:	ldr	x3, [x8, #880]
  40344c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403450:	add	x0, x0, #0xb50
  403454:	mov	w1, #0x281                 	// #641
  403458:	mov	w2, #0x1                   	// #1
  40345c:	mov	x29, sp
  403460:	bl	4024f0 <fwrite@plt>
  403464:	mov	w0, #0xffffffff            	// #-1
  403468:	bl	4020b0 <exit@plt>
  40346c:	ret
  403470:	sub	sp, sp, #0x90
  403474:	stp	x29, x30, [sp, #48]
  403478:	add	x29, sp, #0x20
  40347c:	mov	w8, #0x10001               	// #65537
  403480:	str	d8, [sp, #32]
  403484:	stp	x28, x27, [sp, #64]
  403488:	stp	x26, x25, [sp, #80]
  40348c:	stp	x24, x23, [sp, #96]
  403490:	stp	x22, x21, [sp, #112]
  403494:	stp	x20, x19, [sp, #128]
  403498:	str	w0, [sp, #4]
  40349c:	stp	w0, w8, [x29, #8]
  4034a0:	bl	402210 <getpid@plt>
  4034a4:	mov	w20, w0
  4034a8:	bl	402300 <random@plt>
  4034ac:	adrp	x22, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034b0:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034b4:	ldrsw	x8, [x22, #3772]
  4034b8:	ldrsw	x9, [x9, #3612]
  4034bc:	mov	w10, #0x4dd3                	// #19923
  4034c0:	movk	w10, #0x1062, lsl #16
  4034c4:	mul	x8, x8, x10
  4034c8:	mul	x9, x9, x10
  4034cc:	mov	x3, x0
  4034d0:	lsr	x10, x8, #63
  4034d4:	asr	x8, x8, #38
  4034d8:	lsr	x11, x9, #63
  4034dc:	asr	x9, x9, #38
  4034e0:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034e4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4034e8:	add	w4, w8, w10
  4034ec:	add	w5, w9, w11
  4034f0:	add	x0, x0, #0xe24
  4034f4:	add	x1, x1, #0xe5a
  4034f8:	mov	w2, w20
  4034fc:	bl	402150 <sprintf@plt>
  403500:	bl	4039c8 <ferror@plt+0x12c8>
  403504:	mov	x21, xzr
  403508:	mov	x25, xzr
  40350c:	mov	w24, #0x3e8                 	// #1000
  403510:	adrp	x26, 41e000 <ferror@plt+0x1b900>
  403514:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403518:	add	x0, sp, #0x8
  40351c:	mov	x1, xzr
  403520:	bl	4022e0 <gettimeofday@plt>
  403524:	ldp	x23, x19, [sp, #8]
  403528:	mov	x10, #0xf7cf                	// #63439
  40352c:	movk	x10, #0xe353, lsl #16
  403530:	movk	x10, #0x9ba5, lsl #32
  403534:	sub	x8, x19, x21
  403538:	movk	x10, #0x20c4, lsl #48
  40353c:	smulh	x10, x8, x10
  403540:	ldrsw	x8, [x22, #3772]
  403544:	asr	x11, x10, #7
  403548:	sub	x9, x23, x25
  40354c:	add	x10, x11, x10, lsr #63
  403550:	madd	x28, x9, x24, x10
  403554:	cmp	x28, x8
  403558:	b.lt	4036e8 <ferror@plt+0xfe8>  // b.tstop
  40355c:	ldr	x25, [x27, #3568]
  403560:	str	xzr, [x27, #3568]
  403564:	bl	4039c8 <ferror@plt+0x12c8>
  403568:	ldr	x20, [x27, #3568]
  40356c:	str	x25, [x27, #3568]
  403570:	cbz	x25, 4036d8 <ferror@plt+0xfd8>
  403574:	scvtf	d8, w28
  403578:	cbz	x20, 403598 <ferror@plt+0xe98>
  40357c:	ldr	w8, [x25, #16]
  403580:	mov	x21, x20
  403584:	ldr	w9, [x21, #16]
  403588:	cmp	w9, w8
  40358c:	b.eq	4035a4 <ferror@plt+0xea4>  // b.none
  403590:	ldr	x21, [x21]
  403594:	cbnz	x21, 403584 <ferror@plt+0xe84>
  403598:	ldr	x25, [x25]
  40359c:	cbnz	x25, 403578 <ferror@plt+0xe78>
  4035a0:	b	4036d8 <ferror@plt+0xfd8>
  4035a4:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4035a8:	ldrb	w9, [x9, #3608]
  4035ac:	mov	x8, xzr
  4035b0:	add	x10, x21, #0x198
  4035b4:	cbnz	w9, 4035e4 <ferror@plt+0xee4>
  4035b8:	lsl	x11, x8, #2
  4035bc:	ldr	w14, [x10, x11]
  4035c0:	add	x11, x25, x11
  4035c4:	add	x13, x25, x8, lsl #3
  4035c8:	ldr	w12, [x11, #408]
  4035cc:	ldr	x15, [x13, #24]
  4035d0:	sub	w12, w14, w12
  4035d4:	add	x15, x15, x12
  4035d8:	str	x15, [x13, #24]
  4035dc:	str	w14, [x11, #408]
  4035e0:	b	403600 <ferror@plt+0xf00>
  4035e4:	lsl	x11, x8, #3
  4035e8:	add	x12, x21, x11
  4035ec:	add	x11, x25, x11
  4035f0:	ldr	x13, [x12, #24]
  4035f4:	ldr	x12, [x11, #24]
  4035f8:	str	x13, [x11, #24]
  4035fc:	sub	x12, x13, x12
  403600:	ldr	w11, [x22, #3772]
  403604:	mul	x12, x12, x24
  403608:	ucvtf	d0, x12
  40360c:	fdiv	d0, d0, d8
  403610:	cmp	w11, w28
  403614:	b.le	403660 <ferror@plt+0xf60>
  403618:	cmp	w28, #0x3e8
  40361c:	b.lt	403680 <ferror@plt+0xf80>  // b.tstop
  403620:	adrp	x12, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403624:	ldr	w12, [x12, #3612]
  403628:	cmp	w12, w28
  40362c:	b.le	403690 <ferror@plt+0xf90>
  403630:	adrp	x12, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403634:	ldr	d1, [x12, #3752]
  403638:	add	x12, x25, x8, lsl #3
  40363c:	ldr	d2, [x12, #216]
  403640:	scvtf	d3, w11
  403644:	fmul	d1, d1, d8
  403648:	fdiv	d1, d1, d3
  40364c:	fsub	d0, d0, d2
  403650:	fmul	d0, d1, d0
  403654:	fadd	d0, d2, d0
  403658:	str	d0, [x12, #216]
  40365c:	b	403680 <ferror@plt+0xf80>
  403660:	add	x11, x25, x8, lsl #3
  403664:	ldr	d1, [x11, #216]
  403668:	adrp	x12, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40366c:	ldr	d2, [x12, #3752]
  403670:	fsub	d0, d0, d1
  403674:	fmul	d0, d2, d0
  403678:	fadd	d0, d1, d0
  40367c:	str	d0, [x11, #216]
  403680:	add	x8, x8, #0x1
  403684:	cmp	x8, #0x18
  403688:	b.ne	4035b4 <ferror@plt+0xeb4>  // b.any
  40368c:	b	403698 <ferror@plt+0xf98>
  403690:	add	x11, x25, x8, lsl #3
  403694:	b	40367c <ferror@plt+0xf7c>
  403698:	cmp	x20, x21
  40369c:	b.eq	4036bc <ferror@plt+0xfbc>  // b.none
  4036a0:	ldp	x24, x0, [x20]
  4036a4:	bl	402470 <free@plt>
  4036a8:	mov	x0, x20
  4036ac:	bl	402470 <free@plt>
  4036b0:	cmp	x24, x21
  4036b4:	mov	x20, x24
  4036b8:	b.ne	4036a0 <ferror@plt+0xfa0>  // b.any
  4036bc:	ldp	x20, x0, [x21]
  4036c0:	bl	402470 <free@plt>
  4036c4:	mov	x0, x21
  4036c8:	bl	402470 <free@plt>
  4036cc:	mov	w24, #0x3e8                 	// #1000
  4036d0:	ldr	x25, [x25]
  4036d4:	cbnz	x25, 403578 <ferror@plt+0xe78>
  4036d8:	ldr	w8, [x22, #3772]
  4036dc:	mov	x28, xzr
  4036e0:	mov	x21, x19
  4036e4:	mov	x25, x23
  4036e8:	sub	w2, w8, w28
  4036ec:	add	x0, x29, #0x8
  4036f0:	mov	w1, #0x1                   	// #1
  4036f4:	bl	402250 <poll@plt>
  4036f8:	cmp	w0, #0x1
  4036fc:	b.lt	403750 <ferror@plt+0x1050>  // b.tstop
  403700:	ldrb	w8, [x29, #14]
  403704:	tbz	w8, #0, 403750 <ferror@plt+0x1050>
  403708:	ldr	w0, [sp, #4]
  40370c:	mov	x1, xzr
  403710:	mov	x2, xzr
  403714:	bl	4022f0 <accept@plt>
  403718:	tbnz	w0, #31, 403750 <ferror@plt+0x1050>
  40371c:	ldr	w8, [x26, #916]
  403720:	mov	w20, w0
  403724:	cmp	w8, #0x5
  403728:	b.ge	403748 <ferror@plt+0x1048>  // b.tcont
  40372c:	bl	4021a0 <fork@plt>
  403730:	cbz	w0, 403784 <ferror@plt+0x1084>
  403734:	cmp	w0, #0x1
  403738:	b.lt	403748 <ferror@plt+0x1048>  // b.tstop
  40373c:	ldr	w8, [x26, #916]
  403740:	add	w8, w8, #0x1
  403744:	str	w8, [x26, #916]
  403748:	mov	w0, w20
  40374c:	bl	4023a0 <close@plt>
  403750:	ldr	w8, [x26, #916]
  403754:	cbz	w8, 403518 <ferror@plt+0xe18>
  403758:	sub	x1, x29, #0x4
  40375c:	mov	w0, #0xffffffff            	// #-1
  403760:	mov	w2, #0x1                   	// #1
  403764:	bl	4026a0 <waitpid@plt>
  403768:	cmp	w0, #0x1
  40376c:	b.lt	403518 <ferror@plt+0xe18>  // b.tstop
  403770:	ldr	w8, [x26, #916]
  403774:	subs	w8, w8, #0x1
  403778:	str	w8, [x26, #916]
  40377c:	b.eq	403518 <ferror@plt+0xe18>  // b.none
  403780:	b	403758 <ferror@plt+0x1058>
  403784:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403788:	add	x1, x1, #0xe84
  40378c:	mov	w0, w20
  403790:	bl	4022d0 <fdopen@plt>
  403794:	cbz	x0, 4037a0 <ferror@plt+0x10a0>
  403798:	mov	w1, wzr
  40379c:	bl	403ad4 <ferror@plt+0x13d4>
  4037a0:	mov	w0, wzr
  4037a4:	bl	4020b0 <exit@plt>
  4037a8:	stp	x29, x30, [sp, #-96]!
  4037ac:	stp	x28, x27, [sp, #16]
  4037b0:	stp	x26, x25, [sp, #32]
  4037b4:	stp	x24, x23, [sp, #48]
  4037b8:	stp	x22, x21, [sp, #64]
  4037bc:	stp	x20, x19, [sp, #80]
  4037c0:	mov	x29, sp
  4037c4:	sub	sp, sp, #0x1, lsl #12
  4037c8:	sub	sp, sp, #0x10
  4037cc:	mov	x19, x0
  4037d0:	add	x0, sp, #0x8
  4037d4:	mov	w1, #0x1000                	// #4096
  4037d8:	mov	x2, x19
  4037dc:	add	x21, sp, #0x8
  4037e0:	bl	4026d0 <fgets@plt>
  4037e4:	cbz	x0, 4039a0 <ferror@plt+0x12a0>
  4037e8:	adrp	x23, 40c000 <ferror@plt+0x9900>
  4037ec:	adrp	x24, 40d000 <ferror@plt+0xa900>
  4037f0:	mov	x28, xzr
  4037f4:	orr	x20, x21, #0x1
  4037f8:	add	x23, x23, #0xe86
  4037fc:	add	x24, x24, #0x748
  403800:	b	40382c <ferror@plt+0x112c>
  403804:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403808:	mov	w2, #0x7f                  	// #127
  40380c:	add	x0, x0, #0xe24
  403810:	mov	x1, x20
  403814:	bl	402600 <strncpy@plt>
  403818:	add	x0, sp, #0x8
  40381c:	mov	w1, #0x1000                	// #4096
  403820:	mov	x2, x19
  403824:	bl	4026d0 <fgets@plt>
  403828:	cbz	x0, 40397c <ferror@plt+0x127c>
  40382c:	ldrb	w8, [sp, #8]
  403830:	cmp	w8, #0x23
  403834:	b.ne	403878 <ferror@plt+0x1178>  // b.any
  403838:	add	x0, sp, #0x8
  40383c:	bl	4020a0 <strlen@plt>
  403840:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403844:	ldrb	w8, [x8, #3620]
  403848:	add	x9, x0, x21
  40384c:	sturb	wzr, [x9, #-1]
  403850:	cbz	w8, 403804 <ferror@plt+0x1104>
  403854:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403858:	add	x0, x0, #0xe24
  40385c:	mov	x1, x20
  403860:	bl	402410 <strcmp@plt>
  403864:	cbz	w0, 403804 <ferror@plt+0x1104>
  403868:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40386c:	mov	w9, #0x1                   	// #1
  403870:	str	w9, [x8, #3588]
  403874:	b	403804 <ferror@plt+0x1104>
  403878:	mov	w0, #0x1f8                 	// #504
  40387c:	bl	402230 <malloc@plt>
  403880:	cbz	x0, 4039c4 <ferror@plt+0x12c4>
  403884:	mov	x25, x0
  403888:	add	x0, sp, #0x8
  40388c:	mov	w1, #0x20                  	// #32
  403890:	bl	4024d0 <strchr@plt>
  403894:	cbz	x0, 4039c4 <ferror@plt+0x12c4>
  403898:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40389c:	mov	x27, x0
  4038a0:	add	x2, x25, #0x10
  4038a4:	add	x0, sp, #0x8
  4038a8:	add	x1, x1, #0xe81
  4038ac:	strb	wzr, [x27], #1
  4038b0:	bl	4025f0 <__isoc99_sscanf@plt>
  4038b4:	cmp	w0, #0x1
  4038b8:	b.ne	4039c4 <ferror@plt+0x12c4>  // b.any
  4038bc:	mov	w1, #0x20                  	// #32
  4038c0:	mov	x0, x27
  4038c4:	bl	4024d0 <strchr@plt>
  4038c8:	cbz	x0, 4039c4 <ferror@plt+0x12c4>
  4038cc:	mov	x26, x0
  4038d0:	strb	wzr, [x0]
  4038d4:	mov	x0, x27
  4038d8:	bl	402380 <strdup@plt>
  4038dc:	add	x22, x25, #0xd8
  4038e0:	mov	w21, #0x198                 	// #408
  4038e4:	str	x0, [x25, #8]
  4038e8:	add	x26, x26, #0x1
  4038ec:	mov	w1, #0x20                  	// #32
  4038f0:	mov	x0, x26
  4038f4:	bl	4024d0 <strchr@plt>
  4038f8:	cbz	x0, 4039c4 <ferror@plt+0x12c4>
  4038fc:	mov	x27, x0
  403900:	sub	x2, x22, #0xc0
  403904:	mov	x0, x26
  403908:	mov	x1, x23
  40390c:	strb	wzr, [x27], #1
  403910:	bl	4025f0 <__isoc99_sscanf@plt>
  403914:	cmp	w0, #0x1
  403918:	b.ne	4039c4 <ferror@plt+0x12c4>  // b.any
  40391c:	ldur	x8, [x22, #-192]
  403920:	mov	w1, #0x20                  	// #32
  403924:	mov	x0, x27
  403928:	str	w8, [x25, x21]
  40392c:	bl	4024d0 <strchr@plt>
  403930:	cbz	x0, 4039c4 <ferror@plt+0x12c4>
  403934:	mov	x26, x0
  403938:	strb	wzr, [x0]
  40393c:	add	x2, sp, #0x4
  403940:	mov	x0, x27
  403944:	mov	x1, x24
  403948:	bl	4025f0 <__isoc99_sscanf@plt>
  40394c:	cmp	w0, #0x1
  403950:	b.ne	4039c4 <ferror@plt+0x12c4>  // b.any
  403954:	ldr	s0, [sp, #4]
  403958:	add	x21, x21, #0x4
  40395c:	cmp	x21, #0x1f8
  403960:	ucvtf	d0, d0
  403964:	str	d0, [x22], #8
  403968:	b.ne	4038e8 <ferror@plt+0x11e8>  // b.any
  40396c:	str	x28, [x25]
  403970:	mov	x28, x25
  403974:	add	x21, sp, #0x8
  403978:	b	403818 <ferror@plt+0x1118>
  40397c:	cbz	x28, 4039a0 <ferror@plt+0x12a0>
  403980:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403984:	ldr	x9, [x8, #3568]
  403988:	ldr	x10, [x28]
  40398c:	str	x9, [x28]
  403990:	str	x28, [x8, #3568]
  403994:	mov	x9, x28
  403998:	mov	x28, x10
  40399c:	cbnz	x10, 403988 <ferror@plt+0x1288>
  4039a0:	add	sp, sp, #0x1, lsl #12
  4039a4:	add	sp, sp, #0x10
  4039a8:	ldp	x20, x19, [sp, #80]
  4039ac:	ldp	x22, x21, [sp, #64]
  4039b0:	ldp	x24, x23, [sp, #48]
  4039b4:	ldp	x26, x25, [sp, #32]
  4039b8:	ldp	x28, x27, [sp, #16]
  4039bc:	ldp	x29, x30, [sp], #96
  4039c0:	ret
  4039c4:	bl	4023e0 <abort@plt>
  4039c8:	sub	sp, sp, #0x50
  4039cc:	add	x0, sp, #0x8
  4039d0:	mov	w1, wzr
  4039d4:	stp	x29, x30, [sp, #64]
  4039d8:	add	x29, sp, #0x40
  4039dc:	bl	40a114 <ferror@plt+0x7a14>
  4039e0:	tbnz	w0, #31, 403a94 <ferror@plt+0x1394>
  4039e4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4039e8:	ldrb	w8, [x8, #3608]
  4039ec:	cbz	w8, 403a28 <ferror@plt+0x1328>
  4039f0:	add	x0, sp, #0x8
  4039f4:	bl	40830c <ferror@plt+0x5c0c>
  4039f8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4039fc:	ldr	w8, [x8, #3576]
  403a00:	mov	w9, #0x1                   	// #1
  403a04:	add	x0, sp, #0x8
  403a08:	mov	w1, wzr
  403a0c:	sub	w8, w8, #0x1
  403a10:	lsl	w2, w9, w8
  403a14:	bl	40a8c4 <ferror@plt+0x81c4>
  403a18:	tbnz	w0, #31, 403a9c <ferror@plt+0x139c>
  403a1c:	adrp	x1, 403000 <ferror@plt+0x900>
  403a20:	add	x1, x1, #0xd18
  403a24:	b	403a40 <ferror@plt+0x1340>
  403a28:	add	x0, sp, #0x8
  403a2c:	mov	w1, #0x2                   	// #2
  403a30:	bl	40a5ec <ferror@plt+0x7eec>
  403a34:	tbnz	w0, #31, 403a9c <ferror@plt+0x139c>
  403a38:	adrp	x1, 403000 <ferror@plt+0x900>
  403a3c:	add	x1, x1, #0xf08
  403a40:	add	x0, sp, #0x8
  403a44:	mov	x2, xzr
  403a48:	mov	w3, wzr
  403a4c:	bl	40ab5c <ferror@plt+0x845c>
  403a50:	tbnz	w0, #31, 403ab0 <ferror@plt+0x13b0>
  403a54:	add	x0, sp, #0x8
  403a58:	bl	409f44 <ferror@plt+0x7844>
  403a5c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403a60:	ldr	x9, [x8, #3568]
  403a64:	str	xzr, [x8, #3568]
  403a68:	cbz	x9, 403a88 <ferror@plt+0x1388>
  403a6c:	mov	x10, xzr
  403a70:	ldr	x11, [x9]
  403a74:	str	x10, [x9]
  403a78:	str	x9, [x8, #3568]
  403a7c:	mov	x10, x9
  403a80:	mov	x9, x11
  403a84:	cbnz	x11, 403a70 <ferror@plt+0x1370>
  403a88:	ldp	x29, x30, [sp, #64]
  403a8c:	add	sp, sp, #0x50
  403a90:	ret
  403a94:	mov	w0, #0x1                   	// #1
  403a98:	bl	4020b0 <exit@plt>
  403a9c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403aa0:	add	x0, x0, #0xe8b
  403aa4:	bl	4020c0 <perror@plt>
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	bl	4020b0 <exit@plt>
  403ab0:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403ab4:	ldr	x3, [x8, #880]
  403ab8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403abc:	add	x0, x0, #0xea4
  403ac0:	mov	w1, #0x10                  	// #16
  403ac4:	mov	w2, #0x1                   	// #1
  403ac8:	bl	4024f0 <fwrite@plt>
  403acc:	mov	w0, #0x1                   	// #1
  403ad0:	bl	4020b0 <exit@plt>
  403ad4:	sub	sp, sp, #0x80
  403ad8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403adc:	ldr	w8, [x8, #3596]
  403ae0:	stp	x20, x19, [sp, #112]
  403ae4:	mov	x20, x0
  403ae8:	stp	x29, x30, [sp, #32]
  403aec:	stp	x28, x27, [sp, #48]
  403af0:	stp	x26, x25, [sp, #64]
  403af4:	stp	x24, x23, [sp, #80]
  403af8:	stp	x22, x21, [sp, #96]
  403afc:	add	x29, sp, #0x20
  403b00:	str	w1, [sp, #12]
  403b04:	cbz	w8, 403b60 <ferror@plt+0x1460>
  403b08:	mov	x0, x20
  403b0c:	bl	408704 <ferror@plt+0x6004>
  403b10:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b14:	ldr	x8, [x8, #3600]
  403b18:	stur	x0, [x29, #-8]
  403b1c:	str	x8, [sp, #16]
  403b20:	cbz	x0, 403b70 <ferror@plt+0x1470>
  403b24:	mov	x21, x0
  403b28:	bl	408ac8 <ferror@plt+0x63c8>
  403b2c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b30:	ldr	w8, [x8, #3788]
  403b34:	mov	x0, x21
  403b38:	cmp	w8, #0x0
  403b3c:	cset	w1, ne  // ne = any
  403b40:	bl	4087a0 <ferror@plt+0x60a0>
  403b44:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b48:	add	x1, x1, #0xe24
  403b4c:	mov	x0, x21
  403b50:	bl	4087ac <ferror@plt+0x60ac>
  403b54:	mov	x0, x21
  403b58:	bl	408ac8 <ferror@plt+0x63c8>
  403b5c:	b	403b8c <ferror@plt+0x148c>
  403b60:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b64:	ldr	x8, [x8, #3600]
  403b68:	stur	xzr, [x29, #-8]
  403b6c:	str	x8, [sp, #16]
  403b70:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403b74:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b78:	add	x1, x1, #0xeb5
  403b7c:	add	x2, x2, #0xe24
  403b80:	mov	x0, x20
  403b84:	bl	4026c0 <fprintf@plt>
  403b88:	mov	x21, xzr
  403b8c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b90:	ldr	x26, [x8, #3568]
  403b94:	cbz	x26, 403cdc <ferror@plt+0x15dc>
  403b98:	adrp	x23, 40d000 <ferror@plt+0xa900>
  403b9c:	adrp	x28, 40c000 <ferror@plt+0x9900>
  403ba0:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403ba4:	add	x23, x23, #0xe7
  403ba8:	add	x28, x28, #0x7f8
  403bac:	adrp	x22, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403bb0:	b	403bbc <ferror@plt+0x14bc>
  403bb4:	ldr	x26, [x26]
  403bb8:	cbz	x26, 403cdc <ferror@plt+0x15dc>
  403bbc:	ldr	w8, [x27, #3616]
  403bc0:	add	x19, x26, #0x18
  403bc4:	cbz	w8, 403c30 <ferror@plt+0x1530>
  403bc8:	cmp	w8, #0x1
  403bcc:	b.lt	403c00 <ferror@plt+0x1500>  // b.tstop
  403bd0:	ldr	x24, [x26, #8]
  403bd4:	mov	x25, xzr
  403bd8:	ldr	x8, [x22, #3760]
  403bdc:	mov	x1, x24
  403be0:	mov	w2, wzr
  403be4:	ldr	x0, [x8, x25, lsl #3]
  403be8:	bl	402500 <fnmatch@plt>
  403bec:	cbz	w0, 403c30 <ferror@plt+0x1530>
  403bf0:	ldrsw	x8, [x27, #3616]
  403bf4:	add	x25, x25, #0x1
  403bf8:	cmp	x25, x8
  403bfc:	b.lt	403bd8 <ferror@plt+0x14d8>  // b.tstop
  403c00:	ldr	w8, [sp, #12]
  403c04:	cbz	w8, 403bb4 <ferror@plt+0x14b4>
  403c08:	ldr	x24, [sp, #16]
  403c0c:	cbz	x24, 403c2c <ferror@plt+0x152c>
  403c10:	ldr	w8, [x26, #16]
  403c14:	ldr	w9, [x24, #16]
  403c18:	cmp	w9, w8
  403c1c:	b.eq	403c78 <ferror@plt+0x1578>  // b.none
  403c20:	ldr	x24, [x24]
  403c24:	cbnz	x24, 403c14 <ferror@plt+0x1514>
  403c28:	b	403c30 <ferror@plt+0x1530>
  403c2c:	str	xzr, [sp, #16]
  403c30:	mov	x24, x26
  403c34:	cbz	x21, 403c88 <ferror@plt+0x1588>
  403c38:	ldr	x1, [x26, #8]
  403c3c:	mov	x0, x21
  403c40:	bl	4087ac <ferror@plt+0x60ac>
  403c44:	mov	x0, x21
  403c48:	bl	408ac8 <ferror@plt+0x63c8>
  403c4c:	mov	x24, xzr
  403c50:	ldr	x1, [x28, x24]
  403c54:	ldr	w2, [x19, x24]
  403c58:	mov	x0, x21
  403c5c:	bl	408e64 <ferror@plt+0x6764>
  403c60:	add	x24, x24, #0x8
  403c64:	cmp	x24, #0xb8
  403c68:	b.ne	403c50 <ferror@plt+0x1550>  // b.any
  403c6c:	mov	x0, x21
  403c70:	bl	408b18 <ferror@plt+0x6418>
  403c74:	b	403bb4 <ferror@plt+0x14b4>
  403c78:	mov	x19, x24
  403c7c:	ldr	x8, [x19], #24
  403c80:	str	x8, [sp, #16]
  403c84:	cbnz	x21, 403c38 <ferror@plt+0x1538>
  403c88:	ldr	w2, [x26, #16]
  403c8c:	ldr	x3, [x26, #8]
  403c90:	adrp	x1, 40d000 <ferror@plt+0xa900>
  403c94:	mov	x0, x20
  403c98:	add	x1, x1, #0xe0
  403c9c:	bl	4026c0 <fprintf@plt>
  403ca0:	mov	x25, xzr
  403ca4:	add	x24, x24, #0xd8
  403ca8:	ldr	d0, [x24, x25]
  403cac:	ldr	x2, [x19, x25]
  403cb0:	mov	x0, x20
  403cb4:	mov	x1, x23
  403cb8:	fcvtzu	w3, d0
  403cbc:	bl	4026c0 <fprintf@plt>
  403cc0:	add	x25, x25, #0x8
  403cc4:	cmp	x25, #0xc0
  403cc8:	b.ne	403ca8 <ferror@plt+0x15a8>  // b.any
  403ccc:	mov	w0, #0xa                   	// #10
  403cd0:	mov	x1, x20
  403cd4:	bl	402190 <fputc@plt>
  403cd8:	b	403bb4 <ferror@plt+0x14b4>
  403cdc:	cbz	x21, 403cf8 <ferror@plt+0x15f8>
  403ce0:	mov	x0, x21
  403ce4:	bl	408b18 <ferror@plt+0x6418>
  403ce8:	mov	x0, x21
  403cec:	bl	408b18 <ferror@plt+0x6418>
  403cf0:	sub	x0, x29, #0x8
  403cf4:	bl	408738 <ferror@plt+0x6038>
  403cf8:	ldp	x20, x19, [sp, #112]
  403cfc:	ldp	x22, x21, [sp, #96]
  403d00:	ldp	x24, x23, [sp, #80]
  403d04:	ldp	x26, x25, [sp, #64]
  403d08:	ldp	x28, x27, [sp, #48]
  403d0c:	ldp	x29, x30, [sp, #32]
  403d10:	add	sp, sp, #0x80
  403d14:	ret
  403d18:	sub	sp, sp, #0x60
  403d1c:	stp	x29, x30, [sp, #48]
  403d20:	stp	x20, x19, [sp, #80]
  403d24:	ldrh	w8, [x0, #4]
  403d28:	str	x21, [sp, #64]
  403d2c:	add	x29, sp, #0x30
  403d30:	cmp	w8, #0x5c
  403d34:	b.ne	403e18 <ferror@plt+0x1718>  // b.any
  403d38:	ldr	w8, [x0]
  403d3c:	mov	x20, x0
  403d40:	subs	w3, w8, #0x1c
  403d44:	b.mi	403e20 <ferror@plt+0x1720>  // b.first
  403d48:	add	x2, x20, #0x1c
  403d4c:	mov	x0, sp
  403d50:	mov	w1, #0x5                   	// #5
  403d54:	mov	x19, sp
  403d58:	bl	40c05c <ferror@plt+0x995c>
  403d5c:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403d60:	ldrsw	x8, [x21, #3576]
  403d64:	ldr	x8, [x19, x8, lsl #3]
  403d68:	cbz	x8, 403e18 <ferror@plt+0x1718>
  403d6c:	mov	w0, #0x1f8                 	// #504
  403d70:	bl	402230 <malloc@plt>
  403d74:	cbz	x0, 403f04 <ferror@plt+0x1804>
  403d78:	mov	x19, x0
  403d7c:	ldr	w0, [x20, #20]
  403d80:	str	w0, [x19, #16]
  403d84:	bl	407f94 <ferror@plt+0x5894>
  403d88:	bl	402380 <strdup@plt>
  403d8c:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403d90:	mov	x8, x0
  403d94:	ldr	w0, [x9, #3552]
  403d98:	mov	w9, #0xffff                	// #65535
  403d9c:	str	x8, [x19, #8]
  403da0:	cmp	w0, w9
  403da4:	b.ne	403e28 <ferror@plt+0x1728>  // b.any
  403da8:	ldrsw	x8, [x21, #3576]
  403dac:	mov	x9, sp
  403db0:	ldr	x8, [x9, x8, lsl #3]
  403db4:	ldur	q0, [x8, #68]
  403db8:	ldur	q1, [x8, #116]
  403dbc:	ldur	q2, [x8, #100]
  403dc0:	ldur	q3, [x8, #84]
  403dc4:	stur	q0, [x19, #88]
  403dc8:	stur	q1, [x19, #136]
  403dcc:	stur	q2, [x19, #120]
  403dd0:	stur	q3, [x19, #104]
  403dd4:	ldur	q0, [x8, #132]
  403dd8:	ldur	q1, [x8, #180]
  403ddc:	ldur	q2, [x8, #164]
  403de0:	ldur	q3, [x8, #148]
  403de4:	stur	q0, [x19, #152]
  403de8:	stur	q1, [x19, #200]
  403dec:	stur	q2, [x19, #184]
  403df0:	stur	q3, [x19, #168]
  403df4:	ldur	q0, [x8, #52]
  403df8:	ldur	q1, [x8, #36]
  403dfc:	ldur	q2, [x8, #20]
  403e00:	ldur	q3, [x8, #4]
  403e04:	stur	q0, [x19, #72]
  403e08:	stur	q1, [x19, #56]
  403e0c:	stur	q2, [x19, #40]
  403e10:	stur	q3, [x19, #24]
  403e14:	b	403ea4 <ferror@plt+0x17a4>
  403e18:	mov	w0, wzr
  403e1c:	b	403ee0 <ferror@plt+0x17e0>
  403e20:	mov	w0, #0xffffffff            	// #-1
  403e24:	b	403ee0 <ferror@plt+0x17e0>
  403e28:	ldrsw	x8, [x21, #3576]
  403e2c:	mov	x9, sp
  403e30:	ldr	x1, [x9, x8, lsl #3]
  403e34:	ldrh	w8, [x1], #4
  403e38:	sub	w2, w8, #0x4
  403e3c:	bl	40c1e8 <ferror@plt+0x9ae8>
  403e40:	cbz	x0, 403ef4 <ferror@plt+0x17f4>
  403e44:	ldur	q0, [x0, #52]
  403e48:	ldur	q1, [x0, #36]
  403e4c:	ldur	q2, [x0, #20]
  403e50:	ldur	q3, [x0, #4]
  403e54:	stur	q0, [x19, #72]
  403e58:	stur	q1, [x19, #56]
  403e5c:	stur	q2, [x19, #40]
  403e60:	stur	q3, [x19, #24]
  403e64:	ldur	q0, [x0, #116]
  403e68:	ldur	q1, [x0, #100]
  403e6c:	ldur	q2, [x0, #84]
  403e70:	ldur	q3, [x0, #68]
  403e74:	stur	q0, [x19, #136]
  403e78:	stur	q1, [x19, #120]
  403e7c:	stur	q2, [x19, #104]
  403e80:	stur	q3, [x19, #88]
  403e84:	ldur	q0, [x0, #180]
  403e88:	ldur	q1, [x0, #164]
  403e8c:	ldur	q2, [x0, #148]
  403e90:	ldur	q3, [x0, #132]
  403e94:	stur	q0, [x19, #200]
  403e98:	stur	q1, [x19, #184]
  403e9c:	stur	q2, [x19, #168]
  403ea0:	stur	q3, [x19, #152]
  403ea4:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403ea8:	ldr	x10, [x9, #3568]
  403eac:	movi	v0.2d, #0x0
  403eb0:	mov	x8, x19
  403eb4:	mov	w0, wzr
  403eb8:	str	q0, [x8, #216]!
  403ebc:	stp	q0, q0, [x8, #160]
  403ec0:	stp	q0, q0, [x8, #128]
  403ec4:	stp	q0, q0, [x8, #96]
  403ec8:	stp	q0, q0, [x8, #64]
  403ecc:	str	q0, [x8, #48]
  403ed0:	str	x10, [x19]
  403ed4:	stur	q0, [x19, #248]
  403ed8:	stur	q0, [x19, #232]
  403edc:	str	x19, [x9, #3568]
  403ee0:	ldp	x20, x19, [sp, #80]
  403ee4:	ldr	x21, [sp, #64]
  403ee8:	ldp	x29, x30, [sp, #48]
  403eec:	add	sp, sp, #0x60
  403ef0:	ret
  403ef4:	mov	x0, x19
  403ef8:	bl	402470 <free@plt>
  403efc:	mov	w0, wzr
  403f00:	b	403ee0 <ferror@plt+0x17e0>
  403f04:	bl	4023e0 <abort@plt>
  403f08:	sub	sp, sp, #0x1e0
  403f0c:	stp	x29, x30, [sp, #432]
  403f10:	stp	x28, x21, [sp, #448]
  403f14:	stp	x20, x19, [sp, #464]
  403f18:	ldrh	w8, [x0, #4]
  403f1c:	add	x29, sp, #0x1b0
  403f20:	cmp	w8, #0x10
  403f24:	b.ne	40406c <ferror@plt+0x196c>  // b.any
  403f28:	ldr	w8, [x0]
  403f2c:	mov	x20, x0
  403f30:	subs	w3, w8, #0x20
  403f34:	b.mi	404084 <ferror@plt+0x1984>  // b.first
  403f38:	ldrb	w8, [x20, #24]
  403f3c:	tbz	w8, #0, 40406c <ferror@plt+0x196c>
  403f40:	add	x2, x20, #0x20
  403f44:	mov	x0, sp
  403f48:	mov	w1, #0x35                  	// #53
  403f4c:	bl	40c05c <ferror@plt+0x995c>
  403f50:	ldr	x21, [sp, #24]
  403f54:	cbz	x21, 40406c <ferror@plt+0x196c>
  403f58:	ldr	x8, [sp, #56]
  403f5c:	cbz	x8, 40406c <ferror@plt+0x196c>
  403f60:	mov	w0, #0x1f8                 	// #504
  403f64:	bl	402230 <malloc@plt>
  403f68:	cbz	x0, 40408c <ferror@plt+0x198c>
  403f6c:	ldr	w8, [x20, #20]
  403f70:	mov	x19, x0
  403f74:	add	x20, x0, #0x198
  403f78:	str	w8, [x0, #16]
  403f7c:	add	x0, x21, #0x4
  403f80:	bl	402380 <strdup@plt>
  403f84:	ldr	x9, [sp, #56]
  403f88:	mov	x8, x0
  403f8c:	str	x8, [x19, #8]
  403f90:	mov	x8, x19
  403f94:	ldur	q0, [x9, #84]
  403f98:	ldur	q1, [x9, #68]
  403f9c:	ldur	q2, [x9, #52]
  403fa0:	ldur	q3, [x9, #36]
  403fa4:	mov	w0, wzr
  403fa8:	stp	q1, q0, [x20, #64]
  403fac:	stp	q3, q2, [x20, #32]
  403fb0:	ldur	q0, [x9, #20]
  403fb4:	ldur	q1, [x9, #4]
  403fb8:	movi	v2.2d, #0x0
  403fbc:	stp	q1, q0, [x20]
  403fc0:	str	q2, [x8, #216]!
  403fc4:	stur	q2, [x19, #232]
  403fc8:	stur	q2, [x19, #248]
  403fcc:	stp	q2, q2, [x8, #48]
  403fd0:	stp	q2, q2, [x8, #80]
  403fd4:	stp	q2, q2, [x8, #112]
  403fd8:	stp	q2, q2, [x8, #144]
  403fdc:	str	q2, [x8, #176]
  403fe0:	ldr	q0, [x20]
  403fe4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403fe8:	ldr	x9, [x8, #3568]
  403fec:	str	x19, [x8, #3568]
  403ff0:	uxtl	v1.2d, v0.2s
  403ff4:	uxtl2	v0.2d, v0.4s
  403ff8:	stur	q0, [x19, #40]
  403ffc:	stur	q1, [x19, #24]
  404000:	ldr	q0, [x20, #16]
  404004:	uxtl	v1.2d, v0.2s
  404008:	uxtl2	v0.2d, v0.4s
  40400c:	stur	q0, [x19, #72]
  404010:	stur	q1, [x19, #56]
  404014:	ldr	q0, [x20, #32]
  404018:	uxtl	v1.2d, v0.2s
  40401c:	uxtl2	v0.2d, v0.4s
  404020:	stur	q0, [x19, #104]
  404024:	stur	q1, [x19, #88]
  404028:	ldr	q0, [x20, #48]
  40402c:	uxtl	v1.2d, v0.2s
  404030:	uxtl2	v0.2d, v0.4s
  404034:	stur	q0, [x19, #136]
  404038:	stur	q1, [x19, #120]
  40403c:	ldr	q0, [x20, #64]
  404040:	uxtl	v1.2d, v0.2s
  404044:	uxtl2	v0.2d, v0.4s
  404048:	stur	q0, [x19, #168]
  40404c:	stur	q1, [x19, #152]
  404050:	ldr	q0, [x20, #80]
  404054:	str	x9, [x19]
  404058:	uxtl	v1.2d, v0.2s
  40405c:	uxtl2	v0.2d, v0.4s
  404060:	stur	q0, [x19, #200]
  404064:	stur	q1, [x19, #184]
  404068:	b	404070 <ferror@plt+0x1970>
  40406c:	mov	w0, wzr
  404070:	ldp	x20, x19, [sp, #464]
  404074:	ldp	x28, x21, [sp, #448]
  404078:	ldp	x29, x30, [sp, #432]
  40407c:	add	sp, sp, #0x1e0
  404080:	ret
  404084:	mov	w0, #0xffffffff            	// #-1
  404088:	b	404070 <ferror@plt+0x1970>
  40408c:	bl	4023e0 <abort@plt>
  404090:	stp	x29, x30, [sp, #-64]!
  404094:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404098:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40409c:	add	x1, x1, #0xeb5
  4040a0:	add	x2, x2, #0xe24
  4040a4:	stp	x24, x23, [sp, #16]
  4040a8:	stp	x22, x21, [sp, #32]
  4040ac:	stp	x20, x19, [sp, #48]
  4040b0:	mov	x29, sp
  4040b4:	mov	x19, x0
  4040b8:	bl	4026c0 <fprintf@plt>
  4040bc:	adrp	x20, 40c000 <ferror@plt+0x9900>
  4040c0:	add	x20, x20, #0xeba
  4040c4:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4040c8:	add	x2, x2, #0xec1
  4040cc:	mov	x0, x19
  4040d0:	mov	x1, x20
  4040d4:	bl	4026c0 <fprintf@plt>
  4040d8:	adrp	x21, 40c000 <ferror@plt+0x9900>
  4040dc:	adrp	x22, 40c000 <ferror@plt+0x9900>
  4040e0:	add	x21, x21, #0xecb
  4040e4:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4040e8:	add	x22, x22, #0xedd
  4040ec:	add	x2, x2, #0xed5
  4040f0:	mov	x0, x19
  4040f4:	mov	x1, x21
  4040f8:	mov	x3, x22
  4040fc:	bl	4026c0 <fprintf@plt>
  404100:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404104:	add	x2, x2, #0xee2
  404108:	mov	x0, x19
  40410c:	mov	x1, x21
  404110:	mov	x3, x22
  404114:	bl	4026c0 <fprintf@plt>
  404118:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40411c:	add	x2, x2, #0xeea
  404120:	mov	x0, x19
  404124:	mov	x1, x21
  404128:	mov	x3, x22
  40412c:	bl	4026c0 <fprintf@plt>
  404130:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404134:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404138:	add	x1, x1, #0xef2
  40413c:	add	x2, x2, #0xefc
  404140:	mov	x0, x19
  404144:	mov	x3, x22
  404148:	bl	4026c0 <fprintf@plt>
  40414c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  404150:	ldr	w21, [x8, #3584]
  404154:	adrp	x2, 40d000 <ferror@plt+0xa900>
  404158:	add	x2, x2, #0xbbf
  40415c:	mov	x0, x19
  404160:	mov	x1, x20
  404164:	bl	4026c0 <fprintf@plt>
  404168:	adrp	x20, 40c000 <ferror@plt+0x9900>
  40416c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404170:	add	x20, x20, #0xecb
  404174:	add	x2, x2, #0xf04
  404178:	cbz	w21, 404328 <ferror@plt+0x1c28>
  40417c:	adrp	x21, 40c000 <ferror@plt+0x9900>
  404180:	add	x21, x21, #0xedd
  404184:	mov	x0, x19
  404188:	mov	x1, x20
  40418c:	mov	x3, x21
  404190:	bl	4026c0 <fprintf@plt>
  404194:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404198:	add	x2, x2, #0xf24
  40419c:	mov	x0, x19
  4041a0:	mov	x1, x20
  4041a4:	mov	x3, x21
  4041a8:	bl	4026c0 <fprintf@plt>
  4041ac:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4041b0:	add	x2, x2, #0xf14
  4041b4:	mov	x0, x19
  4041b8:	mov	x1, x20
  4041bc:	mov	x3, x21
  4041c0:	bl	4026c0 <fprintf@plt>
  4041c4:	adrp	x22, 40c000 <ferror@plt+0x9900>
  4041c8:	add	x22, x22, #0xef2
  4041cc:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4041d0:	add	x2, x2, #0xf2c
  4041d4:	mov	x0, x19
  4041d8:	mov	x1, x22
  4041dc:	mov	x3, x21
  4041e0:	bl	4026c0 <fprintf@plt>
  4041e4:	adrp	x23, 40c000 <ferror@plt+0x9900>
  4041e8:	adrp	x24, 40d000 <ferror@plt+0xa900>
  4041ec:	add	x23, x23, #0xeba
  4041f0:	add	x24, x24, #0xbbf
  4041f4:	mov	x0, x19
  4041f8:	mov	x1, x23
  4041fc:	mov	x2, x24
  404200:	bl	4026c0 <fprintf@plt>
  404204:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404208:	add	x2, x2, #0xf34
  40420c:	mov	x0, x19
  404210:	mov	x1, x20
  404214:	mov	x3, x21
  404218:	bl	4026c0 <fprintf@plt>
  40421c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404220:	add	x2, x2, #0xf3b
  404224:	mov	x0, x19
  404228:	mov	x1, x20
  40422c:	mov	x3, x21
  404230:	bl	4026c0 <fprintf@plt>
  404234:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404238:	add	x2, x2, #0xf42
  40423c:	mov	x0, x19
  404240:	mov	x1, x20
  404244:	mov	x3, x21
  404248:	bl	4026c0 <fprintf@plt>
  40424c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404250:	add	x2, x2, #0xf4a
  404254:	mov	x0, x19
  404258:	mov	x1, x22
  40425c:	mov	x3, x21
  404260:	bl	4026c0 <fprintf@plt>
  404264:	mov	x0, x19
  404268:	mov	x1, x23
  40426c:	mov	x2, x24
  404270:	bl	4026c0 <fprintf@plt>
  404274:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404278:	add	x2, x2, #0xf0c
  40427c:	mov	x0, x19
  404280:	mov	x1, x20
  404284:	mov	x3, x21
  404288:	bl	4026c0 <fprintf@plt>
  40428c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404290:	add	x2, x2, #0xf52
  404294:	mov	x0, x19
  404298:	mov	x1, x20
  40429c:	mov	x3, x21
  4042a0:	bl	4026c0 <fprintf@plt>
  4042a4:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4042a8:	add	x2, x2, #0xf1c
  4042ac:	mov	x0, x19
  4042b0:	mov	x1, x20
  4042b4:	mov	x3, x21
  4042b8:	bl	4026c0 <fprintf@plt>
  4042bc:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4042c0:	add	x2, x2, #0xf5a
  4042c4:	mov	x0, x19
  4042c8:	mov	x1, x22
  4042cc:	mov	x3, x21
  4042d0:	bl	4026c0 <fprintf@plt>
  4042d4:	mov	x0, x19
  4042d8:	mov	x1, x23
  4042dc:	mov	x2, x24
  4042e0:	bl	4026c0 <fprintf@plt>
  4042e4:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4042e8:	add	x2, x2, #0xf62
  4042ec:	mov	x0, x19
  4042f0:	mov	x1, x20
  4042f4:	mov	x3, x21
  4042f8:	bl	4026c0 <fprintf@plt>
  4042fc:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404300:	add	x2, x2, #0xf6a
  404304:	mov	x0, x19
  404308:	mov	x1, x20
  40430c:	mov	x3, x21
  404310:	bl	4026c0 <fprintf@plt>
  404314:	adrp	x20, 40c000 <ferror@plt+0x9900>
  404318:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40431c:	add	x20, x20, #0xf7a
  404320:	add	x2, x2, #0xf72
  404324:	b	404368 <ferror@plt+0x1c68>
  404328:	adrp	x21, 40c000 <ferror@plt+0x9900>
  40432c:	add	x21, x21, #0xf27
  404330:	mov	x0, x19
  404334:	mov	x1, x20
  404338:	mov	x3, x21
  40433c:	bl	4026c0 <fprintf@plt>
  404340:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404344:	add	x2, x2, #0xf0c
  404348:	mov	x0, x19
  40434c:	mov	x1, x20
  404350:	mov	x3, x21
  404354:	bl	4026c0 <fprintf@plt>
  404358:	adrp	x20, 40c000 <ferror@plt+0x9900>
  40435c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  404360:	add	x20, x20, #0xf1c
  404364:	add	x2, x2, #0xf14
  404368:	adrp	x21, 40c000 <ferror@plt+0x9900>
  40436c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404370:	add	x21, x21, #0xedd
  404374:	add	x1, x1, #0xecb
  404378:	mov	x0, x19
  40437c:	mov	x3, x21
  404380:	bl	4026c0 <fprintf@plt>
  404384:	mov	x0, x19
  404388:	mov	x2, x20
  40438c:	mov	x3, x21
  404390:	ldp	x20, x19, [sp, #48]
  404394:	ldp	x22, x21, [sp, #32]
  404398:	ldp	x24, x23, [sp, #16]
  40439c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4043a0:	add	x1, x1, #0xef2
  4043a4:	ldp	x29, x30, [sp], #64
  4043a8:	b	4026c0 <fprintf@plt>
  4043ac:	stp	x29, x30, [sp, #-64]!
  4043b0:	stp	x22, x21, [sp, #32]
  4043b4:	stp	x20, x19, [sp, #48]
  4043b8:	mov	x20, x2
  4043bc:	ldr	x2, [x1, #8]
  4043c0:	adrp	x22, 40c000 <ferror@plt+0x9900>
  4043c4:	add	x22, x22, #0xeba
  4043c8:	mov	x21, x1
  4043cc:	mov	x1, x22
  4043d0:	str	x23, [sp, #16]
  4043d4:	mov	x29, sp
  4043d8:	mov	x19, x0
  4043dc:	bl	4026c0 <fprintf@plt>
  4043e0:	add	x21, x21, #0xd8
  4043e4:	mov	x0, x19
  4043e8:	mov	x1, x20
  4043ec:	mov	x2, x21
  4043f0:	mov	w3, wzr
  4043f4:	bl	404658 <ferror@plt+0x1f58>
  4043f8:	mov	w3, #0x1                   	// #1
  4043fc:	mov	x0, x19
  404400:	mov	x1, x20
  404404:	mov	x2, x21
  404408:	bl	404658 <ferror@plt+0x1f58>
  40440c:	mov	w3, #0x2                   	// #2
  404410:	mov	x0, x19
  404414:	mov	x1, x20
  404418:	mov	x2, x21
  40441c:	bl	404658 <ferror@plt+0x1f58>
  404420:	mov	w3, #0x3                   	// #3
  404424:	mov	x0, x19
  404428:	mov	x1, x20
  40442c:	mov	x2, x21
  404430:	bl	404658 <ferror@plt+0x1f58>
  404434:	mov	w0, #0xa                   	// #10
  404438:	mov	x1, x19
  40443c:	bl	402190 <fputc@plt>
  404440:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  404444:	ldr	w23, [x8, #3584]
  404448:	adrp	x2, 40d000 <ferror@plt+0xa900>
  40444c:	add	x2, x2, #0xbbf
  404450:	mov	x0, x19
  404454:	mov	x1, x22
  404458:	bl	4026c0 <fprintf@plt>
  40445c:	cbz	w23, 4045e8 <ferror@plt+0x1ee8>
  404460:	mov	w3, #0x4                   	// #4
  404464:	mov	x0, x19
  404468:	mov	x1, x20
  40446c:	mov	x2, x21
  404470:	bl	404658 <ferror@plt+0x1f58>
  404474:	mov	w3, #0x6                   	// #6
  404478:	mov	x0, x19
  40447c:	mov	x1, x20
  404480:	mov	x2, x21
  404484:	bl	404658 <ferror@plt+0x1f58>
  404488:	mov	w3, #0xb                   	// #11
  40448c:	mov	x0, x19
  404490:	mov	x1, x20
  404494:	mov	x2, x21
  404498:	bl	404658 <ferror@plt+0x1f58>
  40449c:	mov	w3, #0xa                   	// #10
  4044a0:	mov	x0, x19
  4044a4:	mov	x1, x20
  4044a8:	mov	x2, x21
  4044ac:	bl	404658 <ferror@plt+0x1f58>
  4044b0:	mov	w0, #0xa                   	// #10
  4044b4:	mov	x1, x19
  4044b8:	bl	402190 <fputc@plt>
  4044bc:	adrp	x22, 40c000 <ferror@plt+0x9900>
  4044c0:	adrp	x23, 40d000 <ferror@plt+0xa900>
  4044c4:	add	x22, x22, #0xeba
  4044c8:	add	x23, x23, #0xbbf
  4044cc:	mov	x0, x19
  4044d0:	mov	x1, x22
  4044d4:	mov	x2, x23
  4044d8:	bl	4026c0 <fprintf@plt>
  4044dc:	mov	w3, #0xc                   	// #12
  4044e0:	mov	x0, x19
  4044e4:	mov	x1, x20
  4044e8:	mov	x2, x21
  4044ec:	bl	404658 <ferror@plt+0x1f58>
  4044f0:	mov	w3, #0xd                   	// #13
  4044f4:	mov	x0, x19
  4044f8:	mov	x1, x20
  4044fc:	mov	x2, x21
  404500:	bl	404658 <ferror@plt+0x1f58>
  404504:	mov	w3, #0xe                   	// #14
  404508:	mov	x0, x19
  40450c:	mov	x1, x20
  404510:	mov	x2, x21
  404514:	bl	404658 <ferror@plt+0x1f58>
  404518:	mov	w3, #0xf                   	// #15
  40451c:	mov	x0, x19
  404520:	mov	x1, x20
  404524:	mov	x2, x21
  404528:	bl	404658 <ferror@plt+0x1f58>
  40452c:	mov	w0, #0xa                   	// #10
  404530:	mov	x1, x19
  404534:	bl	402190 <fputc@plt>
  404538:	mov	x0, x19
  40453c:	mov	x1, x22
  404540:	mov	x2, x23
  404544:	bl	4026c0 <fprintf@plt>
  404548:	mov	w3, #0x5                   	// #5
  40454c:	mov	x0, x19
  404550:	mov	x1, x20
  404554:	mov	x2, x21
  404558:	bl	404658 <ferror@plt+0x1f58>
  40455c:	mov	w3, #0x7                   	// #7
  404560:	mov	x0, x19
  404564:	mov	x1, x20
  404568:	mov	x2, x21
  40456c:	bl	404658 <ferror@plt+0x1f58>
  404570:	mov	w3, #0x9                   	// #9
  404574:	mov	x0, x19
  404578:	mov	x1, x20
  40457c:	mov	x2, x21
  404580:	bl	404658 <ferror@plt+0x1f58>
  404584:	mov	w3, #0x11                  	// #17
  404588:	mov	x0, x19
  40458c:	mov	x1, x20
  404590:	mov	x2, x21
  404594:	bl	404658 <ferror@plt+0x1f58>
  404598:	mov	w0, #0xa                   	// #10
  40459c:	mov	x1, x19
  4045a0:	bl	402190 <fputc@plt>
  4045a4:	mov	x0, x19
  4045a8:	mov	x1, x22
  4045ac:	mov	x2, x23
  4045b0:	bl	4026c0 <fprintf@plt>
  4045b4:	mov	w3, #0x10                  	// #16
  4045b8:	mov	x0, x19
  4045bc:	mov	x1, x20
  4045c0:	mov	x2, x21
  4045c4:	bl	404658 <ferror@plt+0x1f58>
  4045c8:	mov	w3, #0x12                  	// #18
  4045cc:	mov	x0, x19
  4045d0:	mov	x1, x20
  4045d4:	mov	x2, x21
  4045d8:	bl	404658 <ferror@plt+0x1f58>
  4045dc:	mov	w22, #0x14                  	// #20
  4045e0:	mov	w3, #0x13                  	// #19
  4045e4:	b	404618 <ferror@plt+0x1f18>
  4045e8:	mov	w2, #0x4                   	// #4
  4045ec:	mov	w3, #0x6                   	// #6
  4045f0:	mov	x0, x19
  4045f4:	mov	x1, x20
  4045f8:	bl	40478c <ferror@plt+0x208c>
  4045fc:	mov	w2, #0x5                   	// #5
  404600:	mov	w3, #0x7                   	// #7
  404604:	mov	x0, x19
  404608:	mov	x1, x20
  40460c:	bl	40478c <ferror@plt+0x208c>
  404610:	mov	w22, #0x9                   	// #9
  404614:	mov	w3, #0xb                   	// #11
  404618:	mov	x0, x19
  40461c:	mov	x1, x20
  404620:	mov	x2, x21
  404624:	bl	404658 <ferror@plt+0x1f58>
  404628:	mov	x0, x19
  40462c:	mov	x1, x20
  404630:	mov	x2, x21
  404634:	mov	w3, w22
  404638:	bl	404658 <ferror@plt+0x1f58>
  40463c:	mov	x1, x19
  404640:	ldp	x20, x19, [sp, #48]
  404644:	ldp	x22, x21, [sp, #32]
  404648:	ldr	x23, [sp, #16]
  40464c:	mov	w0, #0xa                   	// #10
  404650:	ldp	x29, x30, [sp], #64
  404654:	b	402190 <fputc@plt>
  404658:	sub	sp, sp, #0x70
  40465c:	stp	x29, x30, [sp, #64]
  404660:	stp	x20, x19, [sp, #96]
  404664:	mov	x20, x2
  404668:	ldr	x2, [x1, w3, sxtw #3]
  40466c:	mov	w9, #0xca01                	// #51713
  404670:	mov	w8, #0x4240                	// #16960
  404674:	movk	w9, #0x3b9a, lsl #16
  404678:	str	x21, [sp, #80]
  40467c:	mov	x19, x0
  404680:	movk	w8, #0xf, lsl #16
  404684:	cmp	x2, x9
  404688:	sxtw	x21, w3
  40468c:	add	x29, sp, #0x40
  404690:	b.cc	4046a4 <ferror@plt+0x1fa4>  // b.lo, b.ul, b.last
  404694:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404698:	udiv	x2, x2, x8
  40469c:	add	x1, x1, #0xbb
  4046a0:	b	4046d4 <ferror@plt+0x1fd4>
  4046a4:	cmp	x2, x8
  4046a8:	b.ls	4046cc <ferror@plt+0x1fcc>  // b.plast
  4046ac:	mov	w9, #0x4dd3                	// #19923
  4046b0:	and	x8, x2, #0xffffffff
  4046b4:	movk	w9, #0x1062, lsl #16
  4046b8:	mul	x8, x8, x9
  4046bc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4046c0:	lsr	x2, x8, #38
  4046c4:	add	x1, x1, #0xc3
  4046c8:	b	4046d4 <ferror@plt+0x1fd4>
  4046cc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4046d0:	add	x1, x1, #0xcb
  4046d4:	mov	x0, x19
  4046d8:	bl	4026c0 <fprintf@plt>
  4046dc:	ldr	d0, [x20, x21, lsl #3]
  4046e0:	mov	x8, #0x848000000000        	// #145685290680320
  4046e4:	movk	x8, #0x412e, lsl #48
  4046e8:	fmov	d1, x8
  4046ec:	fcmp	d0, d1
  4046f0:	b.le	404714 <ferror@plt+0x2014>
  4046f4:	mov	x8, #0x848000000000        	// #145685290680320
  4046f8:	movk	x8, #0x412e, lsl #48
  4046fc:	fmov	d1, x8
  404700:	fdiv	d0, d0, d1
  404704:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404708:	fcvtzu	w2, d0
  40470c:	add	x1, x1, #0xd2
  404710:	b	404744 <ferror@plt+0x2044>
  404714:	mov	x8, #0x400000000000        	// #70368744177664
  404718:	movk	x8, #0x408f, lsl #48
  40471c:	fmov	d1, x8
  404720:	fcmp	d0, d1
  404724:	b.le	404764 <ferror@plt+0x2064>
  404728:	mov	x8, #0x400000000000        	// #70368744177664
  40472c:	movk	x8, #0x408f, lsl #48
  404730:	fmov	d1, x8
  404734:	fdiv	d0, d0, d1
  404738:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40473c:	fcvtzu	w2, d0
  404740:	add	x1, x1, #0xd6
  404744:	mov	x0, sp
  404748:	bl	402150 <sprintf@plt>
  40474c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404750:	add	x1, x1, #0xecf
  404754:	mov	x2, sp
  404758:	mov	x0, x19
  40475c:	bl	4026c0 <fprintf@plt>
  404760:	b	404778 <ferror@plt+0x2078>
  404764:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404768:	fcvtzu	w2, d0
  40476c:	add	x1, x1, #0xda
  404770:	mov	x0, x19
  404774:	bl	4026c0 <fprintf@plt>
  404778:	ldp	x20, x19, [sp, #96]
  40477c:	ldr	x21, [sp, #80]
  404780:	ldp	x29, x30, [sp, #64]
  404784:	add	sp, sp, #0x70
  404788:	ret
  40478c:	sub	sp, sp, #0x80
  404790:	stp	x29, x30, [sp, #64]
  404794:	stp	x22, x21, [sp, #96]
  404798:	stp	x20, x19, [sp, #112]
  40479c:	ldr	x2, [x1, w2, sxtw #3]
  4047a0:	str	x23, [sp, #80]
  4047a4:	mov	w23, #0xca00                	// #51712
  4047a8:	movk	w23, #0x3b9a, lsl #16
  4047ac:	mov	w22, #0x4240                	// #16960
  4047b0:	mov	w20, w3
  4047b4:	mov	x21, x1
  4047b8:	mov	x19, x0
  4047bc:	cmp	x2, x23
  4047c0:	movk	w22, #0xf, lsl #16
  4047c4:	add	x29, sp, #0x40
  4047c8:	b.ls	4047dc <ferror@plt+0x20dc>  // b.plast
  4047cc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4047d0:	udiv	x2, x2, x22
  4047d4:	add	x1, x1, #0xbb
  4047d8:	b	40480c <ferror@plt+0x210c>
  4047dc:	cmp	x2, x22
  4047e0:	b.ls	404804 <ferror@plt+0x2104>  // b.plast
  4047e4:	mov	w9, #0x4dd3                	// #19923
  4047e8:	and	x8, x2, #0xffffffff
  4047ec:	movk	w9, #0x1062, lsl #16
  4047f0:	mul	x8, x8, x9
  4047f4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4047f8:	lsr	x2, x8, #38
  4047fc:	add	x1, x1, #0xc3
  404800:	b	40480c <ferror@plt+0x210c>
  404804:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404808:	add	x1, x1, #0xcb
  40480c:	mov	x0, x19
  404810:	bl	4026c0 <fprintf@plt>
  404814:	ldr	x2, [x21, w20, sxtw #3]
  404818:	cmp	x2, x23
  40481c:	b.ls	404830 <ferror@plt+0x2130>  // b.plast
  404820:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404824:	udiv	x2, x2, x22
  404828:	add	x1, x1, #0xd2
  40482c:	b	404850 <ferror@plt+0x2150>
  404830:	cmp	x2, x22
  404834:	b.ls	404870 <ferror@plt+0x2170>  // b.plast
  404838:	mov	w8, #0x4dd3                	// #19923
  40483c:	movk	w8, #0x1062, lsl #16
  404840:	umull	x8, w2, w8
  404844:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404848:	lsr	x2, x8, #38
  40484c:	add	x1, x1, #0xd6
  404850:	mov	x0, sp
  404854:	bl	402150 <sprintf@plt>
  404858:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40485c:	add	x1, x1, #0xecf
  404860:	mov	x2, sp
  404864:	mov	x0, x19
  404868:	bl	4026c0 <fprintf@plt>
  40486c:	b	404880 <ferror@plt+0x2180>
  404870:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404874:	add	x1, x1, #0xda
  404878:	mov	x0, x19
  40487c:	bl	4026c0 <fprintf@plt>
  404880:	ldp	x20, x19, [sp, #112]
  404884:	ldp	x22, x21, [sp, #96]
  404888:	ldr	x23, [sp, #80]
  40488c:	ldp	x29, x30, [sp, #64]
  404890:	add	sp, sp, #0x80
  404894:	ret
  404898:	sub	sp, sp, #0x110
  40489c:	stp	x20, x19, [sp, #256]
  4048a0:	mov	x19, x2
  4048a4:	mov	x20, x1
  4048a8:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4048ac:	mov	x3, x0
  4048b0:	add	x2, x2, #0x1c4
  4048b4:	add	x0, sp, #0x60
  4048b8:	mov	w1, #0x80                  	// #128
  4048bc:	mov	x4, x20
  4048c0:	stp	x29, x30, [sp, #224]
  4048c4:	stp	x28, x21, [sp, #240]
  4048c8:	add	x29, sp, #0xe0
  4048cc:	bl	4021b0 <snprintf@plt>
  4048d0:	cmp	w0, #0x1
  4048d4:	b.lt	404980 <ferror@plt+0x2280>  // b.tstop
  4048d8:	cmp	w0, #0x80
  4048dc:	b.cs	404980 <ferror@plt+0x2280>  // b.hs, b.nlast
  4048e0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4048e4:	add	x1, x1, #0x6fe
  4048e8:	add	x0, sp, #0x60
  4048ec:	bl	402540 <fopen64@plt>
  4048f0:	cbz	x0, 4049a4 <ferror@plt+0x22a4>
  4048f4:	mov	x21, x0
  4048f8:	add	x0, sp, #0x10
  4048fc:	mov	w1, #0x50                  	// #80
  404900:	mov	x2, x21
  404904:	bl	4026d0 <fgets@plt>
  404908:	cbz	x0, 4049d8 <ferror@plt+0x22d8>
  40490c:	add	x0, sp, #0x10
  404910:	mov	w1, #0xa                   	// #10
  404914:	add	x20, sp, #0x10
  404918:	bl	4024d0 <strchr@plt>
  40491c:	cbz	x0, 404924 <ferror@plt+0x2224>
  404920:	strb	wzr, [x0]
  404924:	mov	x0, x21
  404928:	bl	402200 <fclose@plt>
  40492c:	add	x0, sp, #0x10
  404930:	add	x1, sp, #0x8
  404934:	mov	w2, wzr
  404938:	bl	402430 <strtol@plt>
  40493c:	ldr	x8, [sp, #8]
  404940:	cmp	x20, x8
  404944:	b.eq	404a04 <ferror@plt+0x2304>  // b.none
  404948:	ldrb	w8, [x8]
  40494c:	cbnz	w8, 404a04 <ferror@plt+0x2304>
  404950:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  404954:	add	x8, x0, x8
  404958:	mov	x20, x0
  40495c:	cmp	x8, #0x1
  404960:	b.hi	404974 <ferror@plt+0x2274>  // b.pmore
  404964:	bl	402650 <__errno_location@plt>
  404968:	ldr	w8, [x0]
  40496c:	cmp	w8, #0x22
  404970:	b.eq	404a24 <ferror@plt+0x2324>  // b.none
  404974:	mov	w0, wzr
  404978:	str	x20, [x19]
  40497c:	b	404a70 <ferror@plt+0x2370>
  404980:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404984:	ldr	x8, [x8, #3992]
  404988:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40498c:	add	x0, x0, #0x1d9
  404990:	mov	w1, #0x26                  	// #38
  404994:	ldr	x3, [x8]
  404998:	mov	w2, #0x1                   	// #1
  40499c:	bl	4024f0 <fwrite@plt>
  4049a0:	b	404a6c <ferror@plt+0x236c>
  4049a4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4049a8:	ldr	x8, [x8, #3992]
  4049ac:	ldr	x19, [x8]
  4049b0:	bl	402650 <__errno_location@plt>
  4049b4:	ldr	w0, [x0]
  4049b8:	bl	402390 <strerror@plt>
  4049bc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4049c0:	mov	x3, x0
  4049c4:	add	x1, x1, #0x200
  4049c8:	add	x2, sp, #0x60
  4049cc:	mov	x0, x19
  4049d0:	bl	4026c0 <fprintf@plt>
  4049d4:	b	404a6c <ferror@plt+0x236c>
  4049d8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4049dc:	ldr	x8, [x8, #3992]
  4049e0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4049e4:	add	x1, x1, #0x20e
  4049e8:	add	x3, sp, #0x60
  4049ec:	ldr	x0, [x8]
  4049f0:	mov	x2, x20
  4049f4:	bl	4026c0 <fprintf@plt>
  4049f8:	mov	x0, x21
  4049fc:	bl	402200 <fclose@plt>
  404a00:	b	404a50 <ferror@plt+0x2350>
  404a04:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404a08:	ldr	x8, [x8, #3992]
  404a0c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404a10:	add	x1, x1, #0x23d
  404a14:	add	x2, sp, #0x10
  404a18:	ldr	x0, [x8]
  404a1c:	add	x3, sp, #0x60
  404a20:	b	404a4c <ferror@plt+0x234c>
  404a24:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404a28:	ldr	x8, [x8, #3992]
  404a2c:	mov	w0, #0x22                  	// #34
  404a30:	ldr	x19, [x8]
  404a34:	bl	402390 <strerror@plt>
  404a38:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404a3c:	mov	x3, x0
  404a40:	add	x1, x1, #0x264
  404a44:	add	x2, sp, #0x60
  404a48:	mov	x0, x19
  404a4c:	bl	4026c0 <fprintf@plt>
  404a50:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404a54:	ldr	x8, [x8, #3992]
  404a58:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404a5c:	add	x1, x1, #0x272
  404a60:	add	x2, sp, #0x60
  404a64:	ldr	x0, [x8]
  404a68:	bl	4026c0 <fprintf@plt>
  404a6c:	mov	w0, #0xffffffff            	// #-1
  404a70:	ldp	x20, x19, [sp, #256]
  404a74:	ldp	x28, x21, [sp, #240]
  404a78:	ldp	x29, x30, [sp, #224]
  404a7c:	add	sp, sp, #0x110
  404a80:	ret
  404a84:	sub	w8, w0, #0x41
  404a88:	and	w8, w8, #0xff
  404a8c:	cmp	w8, #0x6
  404a90:	and	w8, w0, #0xff
  404a94:	b.cs	404aa4 <ferror@plt+0x23a4>  // b.hs, b.nlast
  404a98:	mov	w9, #0xffffffc9            	// #-55
  404a9c:	add	w0, w9, w8
  404aa0:	ret
  404aa4:	sub	w9, w0, #0x61
  404aa8:	and	w9, w9, #0xff
  404aac:	cmp	w9, #0x6
  404ab0:	b.cs	404ac0 <ferror@plt+0x23c0>  // b.hs, b.nlast
  404ab4:	mov	w9, #0xffffffa9            	// #-87
  404ab8:	add	w0, w9, w8
  404abc:	ret
  404ac0:	sub	w9, w0, #0x30
  404ac4:	and	w9, w9, #0xff
  404ac8:	sub	w8, w8, #0x30
  404acc:	cmp	w9, #0xa
  404ad0:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  404ad4:	ret
  404ad8:	sub	sp, sp, #0x30
  404adc:	stp	x29, x30, [sp, #16]
  404ae0:	stp	x20, x19, [sp, #32]
  404ae4:	add	x29, sp, #0x10
  404ae8:	cbz	x1, 404b28 <ferror@plt+0x2428>
  404aec:	ldrb	w8, [x1]
  404af0:	mov	x20, x1
  404af4:	cbz	w8, 404b28 <ferror@plt+0x2428>
  404af8:	mov	x19, x0
  404afc:	add	x1, sp, #0x8
  404b00:	mov	x0, x20
  404b04:	bl	402430 <strtol@plt>
  404b08:	ldr	x9, [sp, #8]
  404b0c:	mov	x8, x0
  404b10:	mov	w0, #0xffffffff            	// #-1
  404b14:	cbz	x9, 404b2c <ferror@plt+0x242c>
  404b18:	cmp	x9, x20
  404b1c:	b.eq	404b2c <ferror@plt+0x242c>  // b.none
  404b20:	ldrb	w9, [x9]
  404b24:	cbz	w9, 404b3c <ferror@plt+0x243c>
  404b28:	mov	w0, #0xffffffff            	// #-1
  404b2c:	ldp	x20, x19, [sp, #32]
  404b30:	ldp	x29, x30, [sp, #16]
  404b34:	add	sp, sp, #0x30
  404b38:	ret
  404b3c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  404b40:	add	x9, x8, x9
  404b44:	cmp	x9, #0x2
  404b48:	mov	w0, #0xffffffff            	// #-1
  404b4c:	b.cc	404b2c <ferror@plt+0x242c>  // b.lo, b.ul, b.last
  404b50:	mov	w9, #0x80000000            	// #-2147483648
  404b54:	add	x9, x8, x9
  404b58:	lsr	x9, x9, #32
  404b5c:	cbnz	x9, 404b2c <ferror@plt+0x242c>
  404b60:	mov	w0, wzr
  404b64:	str	w8, [x19]
  404b68:	b	404b2c <ferror@plt+0x242c>
  404b6c:	rev	w8, w0
  404b70:	neg	w9, w8
  404b74:	bics	wzr, w9, w8
  404b78:	b.eq	404b84 <ferror@plt+0x2484>  // b.none
  404b7c:	mov	w0, #0xffffffff            	// #-1
  404b80:	ret
  404b84:	cbz	w0, 404b98 <ferror@plt+0x2498>
  404b88:	mov	w0, wzr
  404b8c:	lsl	w8, w8, #1
  404b90:	add	w0, w0, #0x1
  404b94:	cbnz	w8, 404b8c <ferror@plt+0x248c>
  404b98:	ret
  404b9c:	sub	sp, sp, #0x30
  404ba0:	stp	x29, x30, [sp, #16]
  404ba4:	stp	x20, x19, [sp, #32]
  404ba8:	add	x29, sp, #0x10
  404bac:	cbz	x1, 404c04 <ferror@plt+0x2504>
  404bb0:	ldrb	w8, [x1]
  404bb4:	mov	x20, x1
  404bb8:	cbz	w8, 404c04 <ferror@plt+0x2504>
  404bbc:	mov	x19, x0
  404bc0:	add	x1, sp, #0x8
  404bc4:	mov	x0, x20
  404bc8:	bl	402090 <strtoul@plt>
  404bcc:	ldr	x9, [sp, #8]
  404bd0:	mov	x8, x0
  404bd4:	mov	w0, #0xffffffff            	// #-1
  404bd8:	cbz	x9, 404c08 <ferror@plt+0x2508>
  404bdc:	cmp	x9, x20
  404be0:	b.eq	404c08 <ferror@plt+0x2508>  // b.none
  404be4:	ldrb	w9, [x9]
  404be8:	mov	w0, #0xffffffff            	// #-1
  404bec:	cbnz	w9, 404c08 <ferror@plt+0x2508>
  404bf0:	lsr	x9, x8, #32
  404bf4:	cbnz	x9, 404c08 <ferror@plt+0x2508>
  404bf8:	mov	w0, wzr
  404bfc:	str	w8, [x19]
  404c00:	b	404c08 <ferror@plt+0x2508>
  404c04:	mov	w0, #0xffffffff            	// #-1
  404c08:	ldp	x20, x19, [sp, #32]
  404c0c:	ldp	x29, x30, [sp, #16]
  404c10:	add	sp, sp, #0x30
  404c14:	ret
  404c18:	sub	sp, sp, #0x50
  404c1c:	stp	x22, x21, [sp, #48]
  404c20:	mov	x22, x1
  404c24:	stp	x20, x19, [sp, #64]
  404c28:	mov	x19, x0
  404c2c:	mov	w1, #0x2e                  	// #46
  404c30:	mov	x0, x22
  404c34:	str	d8, [sp, #16]
  404c38:	stp	x29, x30, [sp, #24]
  404c3c:	str	x23, [sp, #40]
  404c40:	add	x29, sp, #0x10
  404c44:	mov	x21, x2
  404c48:	bl	4024d0 <strchr@plt>
  404c4c:	add	x1, sp, #0x8
  404c50:	cbz	x0, 404cb0 <ferror@plt+0x25b0>
  404c54:	mov	x0, x22
  404c58:	bl	402100 <strtod@plt>
  404c5c:	fcmp	d0, #0.0
  404c60:	b.mi	404d84 <ferror@plt+0x2684>  // b.first
  404c64:	ldr	x20, [sp, #8]
  404c68:	mov	w0, #0xffffffff            	// #-1
  404c6c:	cbz	x20, 404db8 <ferror@plt+0x26b8>
  404c70:	cmp	x20, x22
  404c74:	b.eq	404db8 <ferror@plt+0x26b8>  // b.none
  404c78:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  404c7c:	mov	v8.16b, v0.16b
  404c80:	fmov	d0, x8
  404c84:	fcmp	d8, d0
  404c88:	b.ne	404ca4 <ferror@plt+0x25a4>  // b.any
  404c8c:	bl	402650 <__errno_location@plt>
  404c90:	ldr	w8, [x0]
  404c94:	cmp	w8, #0x22
  404c98:	b.eq	404d84 <ferror@plt+0x2684>  // b.none
  404c9c:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  404ca0:	fmov	d8, x8
  404ca4:	cmp	x20, x22
  404ca8:	b.ne	404cf8 <ferror@plt+0x25f8>  // b.any
  404cac:	b	404d84 <ferror@plt+0x2684>
  404cb0:	mov	x0, x22
  404cb4:	mov	w2, wzr
  404cb8:	bl	402090 <strtoul@plt>
  404cbc:	ldr	x20, [sp, #8]
  404cc0:	mov	x23, x0
  404cc4:	mov	w0, #0xffffffff            	// #-1
  404cc8:	cbz	x20, 404db8 <ferror@plt+0x26b8>
  404ccc:	cmp	x20, x22
  404cd0:	b.eq	404db8 <ferror@plt+0x26b8>  // b.none
  404cd4:	cmn	x23, #0x1
  404cd8:	b.ne	404cec <ferror@plt+0x25ec>  // b.any
  404cdc:	bl	402650 <__errno_location@plt>
  404ce0:	ldr	w8, [x0]
  404ce4:	cmp	w8, #0x22
  404ce8:	b.eq	404d84 <ferror@plt+0x2684>  // b.none
  404cec:	ucvtf	d8, x23
  404cf0:	cmp	x20, x22
  404cf4:	b.eq	404d84 <ferror@plt+0x2684>  // b.none
  404cf8:	mov	w8, #0x1                   	// #1
  404cfc:	str	w8, [x21]
  404d00:	ldrb	w8, [x20]
  404d04:	cbz	w8, 404d9c <ferror@plt+0x269c>
  404d08:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404d0c:	add	x1, x1, #0x270
  404d10:	mov	x0, x20
  404d14:	str	wzr, [x21]
  404d18:	bl	402340 <strcasecmp@plt>
  404d1c:	cbz	w0, 404d8c <ferror@plt+0x268c>
  404d20:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404d24:	add	x1, x1, #0x287
  404d28:	mov	x0, x20
  404d2c:	bl	402340 <strcasecmp@plt>
  404d30:	cbz	w0, 404d8c <ferror@plt+0x268c>
  404d34:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404d38:	add	x1, x1, #0x28c
  404d3c:	mov	x0, x20
  404d40:	bl	402340 <strcasecmp@plt>
  404d44:	cbz	w0, 404d8c <ferror@plt+0x268c>
  404d48:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404d4c:	add	x1, x1, #0x616
  404d50:	mov	x0, x20
  404d54:	bl	402340 <strcasecmp@plt>
  404d58:	cbz	w0, 404d9c <ferror@plt+0x269c>
  404d5c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404d60:	add	x1, x1, #0x286
  404d64:	mov	x0, x20
  404d68:	bl	402340 <strcasecmp@plt>
  404d6c:	cbz	w0, 404d9c <ferror@plt+0x269c>
  404d70:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404d74:	add	x1, x1, #0x28b
  404d78:	mov	x0, x20
  404d7c:	bl	402340 <strcasecmp@plt>
  404d80:	cbz	w0, 404d9c <ferror@plt+0x269c>
  404d84:	mov	w0, #0xffffffff            	// #-1
  404d88:	b	404db8 <ferror@plt+0x26b8>
  404d8c:	mov	x8, #0x400000000000        	// #70368744177664
  404d90:	movk	x8, #0x408f, lsl #48
  404d94:	fmov	d0, x8
  404d98:	fmul	d8, d8, d0
  404d9c:	fcvtzu	w8, d8
  404da0:	ucvtf	d0, w8
  404da4:	fcmp	d8, d0
  404da8:	cset	w9, gt
  404dac:	add	w8, w9, w8
  404db0:	mov	w0, wzr
  404db4:	str	w8, [x19]
  404db8:	ldp	x20, x19, [sp, #64]
  404dbc:	ldp	x22, x21, [sp, #48]
  404dc0:	ldr	x23, [sp, #40]
  404dc4:	ldp	x29, x30, [sp, #24]
  404dc8:	ldr	d8, [sp, #16]
  404dcc:	add	sp, sp, #0x50
  404dd0:	ret
  404dd4:	stp	x29, x30, [sp, #-48]!
  404dd8:	str	x21, [sp, #16]
  404ddc:	stp	x20, x19, [sp, #32]
  404de0:	mov	x29, sp
  404de4:	cbz	x1, 404e24 <ferror@plt+0x2724>
  404de8:	ldrb	w8, [x1]
  404dec:	mov	x21, x1
  404df0:	cbz	w8, 404e24 <ferror@plt+0x2724>
  404df4:	mov	x19, x0
  404df8:	add	x1, x29, #0x18
  404dfc:	mov	x0, x21
  404e00:	bl	4024e0 <strtoull@plt>
  404e04:	ldr	x8, [x29, #24]
  404e08:	mov	x20, x0
  404e0c:	mov	w0, #0xffffffff            	// #-1
  404e10:	cbz	x8, 404e28 <ferror@plt+0x2728>
  404e14:	cmp	x8, x21
  404e18:	b.eq	404e28 <ferror@plt+0x2728>  // b.none
  404e1c:	ldrb	w8, [x8]
  404e20:	cbz	w8, 404e38 <ferror@plt+0x2738>
  404e24:	mov	w0, #0xffffffff            	// #-1
  404e28:	ldp	x20, x19, [sp, #32]
  404e2c:	ldr	x21, [sp, #16]
  404e30:	ldp	x29, x30, [sp], #48
  404e34:	ret
  404e38:	cmn	x20, #0x1
  404e3c:	b.ne	404e50 <ferror@plt+0x2750>  // b.any
  404e40:	bl	402650 <__errno_location@plt>
  404e44:	ldr	w8, [x0]
  404e48:	cmp	w8, #0x22
  404e4c:	b.eq	404e24 <ferror@plt+0x2724>  // b.none
  404e50:	mov	w0, wzr
  404e54:	str	x20, [x19]
  404e58:	b	404e28 <ferror@plt+0x2728>
  404e5c:	sub	sp, sp, #0x30
  404e60:	stp	x29, x30, [sp, #16]
  404e64:	stp	x20, x19, [sp, #32]
  404e68:	add	x29, sp, #0x10
  404e6c:	cbz	x1, 404ec4 <ferror@plt+0x27c4>
  404e70:	ldrb	w8, [x1]
  404e74:	mov	x20, x1
  404e78:	cbz	w8, 404ec4 <ferror@plt+0x27c4>
  404e7c:	mov	x19, x0
  404e80:	add	x1, sp, #0x8
  404e84:	mov	x0, x20
  404e88:	bl	402090 <strtoul@plt>
  404e8c:	ldr	x9, [sp, #8]
  404e90:	mov	x8, x0
  404e94:	mov	w0, #0xffffffff            	// #-1
  404e98:	cbz	x9, 404ec8 <ferror@plt+0x27c8>
  404e9c:	cmp	x9, x20
  404ea0:	b.eq	404ec8 <ferror@plt+0x27c8>  // b.none
  404ea4:	ldrb	w9, [x9]
  404ea8:	mov	w0, #0xffffffff            	// #-1
  404eac:	cbnz	w9, 404ec8 <ferror@plt+0x27c8>
  404eb0:	lsr	x9, x8, #32
  404eb4:	cbnz	x9, 404ec8 <ferror@plt+0x27c8>
  404eb8:	mov	w0, wzr
  404ebc:	str	w8, [x19]
  404ec0:	b	404ec8 <ferror@plt+0x27c8>
  404ec4:	mov	w0, #0xffffffff            	// #-1
  404ec8:	ldp	x20, x19, [sp, #32]
  404ecc:	ldp	x29, x30, [sp, #16]
  404ed0:	add	sp, sp, #0x30
  404ed4:	ret
  404ed8:	sub	sp, sp, #0x30
  404edc:	stp	x29, x30, [sp, #16]
  404ee0:	stp	x20, x19, [sp, #32]
  404ee4:	add	x29, sp, #0x10
  404ee8:	cbz	x1, 404f40 <ferror@plt+0x2840>
  404eec:	ldrb	w8, [x1]
  404ef0:	mov	x20, x1
  404ef4:	cbz	w8, 404f40 <ferror@plt+0x2840>
  404ef8:	mov	x19, x0
  404efc:	add	x1, sp, #0x8
  404f00:	mov	x0, x20
  404f04:	bl	402090 <strtoul@plt>
  404f08:	ldr	x9, [sp, #8]
  404f0c:	mov	x8, x0
  404f10:	mov	w0, #0xffffffff            	// #-1
  404f14:	cbz	x9, 404f44 <ferror@plt+0x2844>
  404f18:	cmp	x9, x20
  404f1c:	b.eq	404f44 <ferror@plt+0x2844>  // b.none
  404f20:	ldrb	w9, [x9]
  404f24:	mov	w0, #0xffffffff            	// #-1
  404f28:	cbnz	w9, 404f44 <ferror@plt+0x2844>
  404f2c:	lsr	x9, x8, #16
  404f30:	cbnz	x9, 404f44 <ferror@plt+0x2844>
  404f34:	mov	w0, wzr
  404f38:	strh	w8, [x19]
  404f3c:	b	404f44 <ferror@plt+0x2844>
  404f40:	mov	w0, #0xffffffff            	// #-1
  404f44:	ldp	x20, x19, [sp, #32]
  404f48:	ldp	x29, x30, [sp, #16]
  404f4c:	add	sp, sp, #0x30
  404f50:	ret
  404f54:	sub	sp, sp, #0x30
  404f58:	stp	x29, x30, [sp, #16]
  404f5c:	stp	x20, x19, [sp, #32]
  404f60:	add	x29, sp, #0x10
  404f64:	cbz	x1, 404fbc <ferror@plt+0x28bc>
  404f68:	ldrb	w8, [x1]
  404f6c:	mov	x20, x1
  404f70:	cbz	w8, 404fbc <ferror@plt+0x28bc>
  404f74:	mov	x19, x0
  404f78:	add	x1, sp, #0x8
  404f7c:	mov	x0, x20
  404f80:	bl	402090 <strtoul@plt>
  404f84:	ldr	x9, [sp, #8]
  404f88:	mov	x8, x0
  404f8c:	mov	w0, #0xffffffff            	// #-1
  404f90:	cbz	x9, 404fc0 <ferror@plt+0x28c0>
  404f94:	cmp	x9, x20
  404f98:	b.eq	404fc0 <ferror@plt+0x28c0>  // b.none
  404f9c:	ldrb	w9, [x9]
  404fa0:	mov	w0, #0xffffffff            	// #-1
  404fa4:	cbnz	w9, 404fc0 <ferror@plt+0x28c0>
  404fa8:	cmp	x8, #0xff
  404fac:	b.hi	404fc0 <ferror@plt+0x28c0>  // b.pmore
  404fb0:	mov	w0, wzr
  404fb4:	strb	w8, [x19]
  404fb8:	b	404fc0 <ferror@plt+0x28c0>
  404fbc:	mov	w0, #0xffffffff            	// #-1
  404fc0:	ldp	x20, x19, [sp, #32]
  404fc4:	ldp	x29, x30, [sp, #16]
  404fc8:	add	sp, sp, #0x30
  404fcc:	ret
  404fd0:	sub	sp, sp, #0x40
  404fd4:	stp	x29, x30, [sp, #16]
  404fd8:	stp	x22, x21, [sp, #32]
  404fdc:	stp	x20, x19, [sp, #48]
  404fe0:	add	x29, sp, #0x10
  404fe4:	mov	w22, w2
  404fe8:	mov	x21, x1
  404fec:	mov	x19, x0
  404ff0:	bl	402650 <__errno_location@plt>
  404ff4:	str	wzr, [x0]
  404ff8:	cbz	x21, 405038 <ferror@plt+0x2938>
  404ffc:	ldrb	w8, [x21]
  405000:	cbz	w8, 405038 <ferror@plt+0x2938>
  405004:	mov	x20, x0
  405008:	add	x1, sp, #0x8
  40500c:	mov	x0, x21
  405010:	mov	w2, w22
  405014:	bl	4020e0 <strtoll@plt>
  405018:	ldr	x9, [sp, #8]
  40501c:	mov	x8, x0
  405020:	mov	w0, #0xffffffff            	// #-1
  405024:	cbz	x9, 40503c <ferror@plt+0x293c>
  405028:	cmp	x9, x21
  40502c:	b.eq	40503c <ferror@plt+0x293c>  // b.none
  405030:	ldrb	w9, [x9]
  405034:	cbz	w9, 405050 <ferror@plt+0x2950>
  405038:	mov	w0, #0xffffffff            	// #-1
  40503c:	ldp	x20, x19, [sp, #48]
  405040:	ldp	x22, x21, [sp, #32]
  405044:	ldp	x29, x30, [sp, #16]
  405048:	add	sp, sp, #0x40
  40504c:	ret
  405050:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  405054:	add	x9, x8, x9
  405058:	cmp	x9, #0x1
  40505c:	b.hi	40506c <ferror@plt+0x296c>  // b.pmore
  405060:	ldr	w9, [x20]
  405064:	cmp	w9, #0x22
  405068:	b.eq	405038 <ferror@plt+0x2938>  // b.none
  40506c:	mov	w0, wzr
  405070:	str	x8, [x19]
  405074:	b	40503c <ferror@plt+0x293c>
  405078:	stp	x29, x30, [sp, #-48]!
  40507c:	str	x21, [sp, #16]
  405080:	stp	x20, x19, [sp, #32]
  405084:	mov	x29, sp
  405088:	mov	w21, w2
  40508c:	mov	x20, x1
  405090:	mov	x19, x0
  405094:	bl	402650 <__errno_location@plt>
  405098:	str	wzr, [x0]
  40509c:	cbz	x20, 4050d8 <ferror@plt+0x29d8>
  4050a0:	ldrb	w8, [x20]
  4050a4:	cbz	w8, 4050d8 <ferror@plt+0x29d8>
  4050a8:	add	x1, x29, #0x18
  4050ac:	mov	x0, x20
  4050b0:	mov	w2, w21
  4050b4:	bl	402430 <strtol@plt>
  4050b8:	ldr	x9, [x29, #24]
  4050bc:	mov	x8, x0
  4050c0:	mov	w0, #0xffffffff            	// #-1
  4050c4:	cbz	x9, 4050dc <ferror@plt+0x29dc>
  4050c8:	cmp	x9, x20
  4050cc:	b.eq	4050dc <ferror@plt+0x29dc>  // b.none
  4050d0:	ldrb	w9, [x9]
  4050d4:	cbz	w9, 4050ec <ferror@plt+0x29ec>
  4050d8:	mov	w0, #0xffffffff            	// #-1
  4050dc:	ldp	x20, x19, [sp, #32]
  4050e0:	ldr	x21, [sp, #16]
  4050e4:	ldp	x29, x30, [sp], #48
  4050e8:	ret
  4050ec:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4050f0:	add	x9, x8, x9
  4050f4:	cmp	x9, #0x2
  4050f8:	mov	w0, #0xffffffff            	// #-1
  4050fc:	b.cc	4050dc <ferror@plt+0x29dc>  // b.lo, b.ul, b.last
  405100:	mov	w9, #0x80000000            	// #-2147483648
  405104:	add	x9, x8, x9
  405108:	lsr	x9, x9, #32
  40510c:	cbnz	x9, 4050dc <ferror@plt+0x29dc>
  405110:	mov	w0, wzr
  405114:	str	w8, [x19]
  405118:	b	4050dc <ferror@plt+0x29dc>
  40511c:	stp	x29, x30, [sp, #-48]!
  405120:	str	x21, [sp, #16]
  405124:	stp	x20, x19, [sp, #32]
  405128:	mov	x29, sp
  40512c:	cbz	x1, 405164 <ferror@plt+0x2a64>
  405130:	ldrb	w8, [x1]
  405134:	mov	x21, x1
  405138:	cbz	w8, 405164 <ferror@plt+0x2a64>
  40513c:	mov	x19, x0
  405140:	add	x1, x29, #0x18
  405144:	mov	x0, x21
  405148:	bl	4024e0 <strtoull@plt>
  40514c:	ldr	x8, [x29, #24]
  405150:	cbz	x8, 405164 <ferror@plt+0x2a64>
  405154:	cmp	x8, x21
  405158:	b.eq	405164 <ferror@plt+0x2a64>  // b.none
  40515c:	ldrb	w8, [x8]
  405160:	cbz	w8, 405178 <ferror@plt+0x2a78>
  405164:	mov	w0, #0xffffffff            	// #-1
  405168:	ldp	x20, x19, [sp, #32]
  40516c:	ldr	x21, [sp, #16]
  405170:	ldp	x29, x30, [sp], #48
  405174:	ret
  405178:	mov	x20, x0
  40517c:	cmn	x0, #0x1
  405180:	b.ne	405194 <ferror@plt+0x2a94>  // b.any
  405184:	bl	402650 <__errno_location@plt>
  405188:	ldr	w8, [x0]
  40518c:	cmp	w8, #0x22
  405190:	b.eq	405164 <ferror@plt+0x2a64>  // b.none
  405194:	lsr	x9, x20, #32
  405198:	rev	w8, w20
  40519c:	rev	w9, w9
  4051a0:	mov	w0, wzr
  4051a4:	bfi	x9, x8, #32, #32
  4051a8:	str	x9, [x19]
  4051ac:	b	405168 <ferror@plt+0x2a68>
  4051b0:	sub	sp, sp, #0x30
  4051b4:	stp	x29, x30, [sp, #16]
  4051b8:	stp	x20, x19, [sp, #32]
  4051bc:	add	x29, sp, #0x10
  4051c0:	cbz	x1, 40520c <ferror@plt+0x2b0c>
  4051c4:	ldrb	w8, [x1]
  4051c8:	mov	x20, x1
  4051cc:	cbz	w8, 40520c <ferror@plt+0x2b0c>
  4051d0:	mov	x19, x0
  4051d4:	add	x1, sp, #0x8
  4051d8:	mov	x0, x20
  4051dc:	bl	402090 <strtoul@plt>
  4051e0:	ldr	x8, [sp, #8]
  4051e4:	cbz	x8, 40520c <ferror@plt+0x2b0c>
  4051e8:	cmp	x8, x20
  4051ec:	b.eq	40520c <ferror@plt+0x2b0c>  // b.none
  4051f0:	lsr	x9, x0, #32
  4051f4:	cbnz	x9, 40520c <ferror@plt+0x2b0c>
  4051f8:	ldrb	w8, [x8]
  4051fc:	cbnz	w8, 40520c <ferror@plt+0x2b0c>
  405200:	rev	w9, w0
  405204:	str	w9, [x19]
  405208:	b	405210 <ferror@plt+0x2b10>
  40520c:	mov	w8, #0xffffffff            	// #-1
  405210:	ldp	x20, x19, [sp, #32]
  405214:	ldp	x29, x30, [sp, #16]
  405218:	mov	w0, w8
  40521c:	add	sp, sp, #0x30
  405220:	ret
  405224:	sub	sp, sp, #0x30
  405228:	stp	x29, x30, [sp, #16]
  40522c:	stp	x20, x19, [sp, #32]
  405230:	add	x29, sp, #0x10
  405234:	cbz	x1, 405284 <ferror@plt+0x2b84>
  405238:	ldrb	w8, [x1]
  40523c:	mov	x20, x1
  405240:	cbz	w8, 405284 <ferror@plt+0x2b84>
  405244:	mov	x19, x0
  405248:	add	x1, sp, #0x8
  40524c:	mov	x0, x20
  405250:	bl	402090 <strtoul@plt>
  405254:	ldr	x8, [sp, #8]
  405258:	cbz	x8, 405284 <ferror@plt+0x2b84>
  40525c:	cmp	x8, x20
  405260:	b.eq	405284 <ferror@plt+0x2b84>  // b.none
  405264:	lsr	x9, x0, #16
  405268:	cbnz	x9, 405284 <ferror@plt+0x2b84>
  40526c:	ldrb	w8, [x8]
  405270:	cbnz	w8, 405284 <ferror@plt+0x2b84>
  405274:	rev	w9, w0
  405278:	lsr	w9, w9, #16
  40527c:	strh	w9, [x19]
  405280:	b	405288 <ferror@plt+0x2b88>
  405284:	mov	w8, #0xffffffff            	// #-1
  405288:	ldp	x20, x19, [sp, #32]
  40528c:	ldp	x29, x30, [sp, #16]
  405290:	mov	w0, w8
  405294:	add	sp, sp, #0x30
  405298:	ret
  40529c:	sub	sp, sp, #0x30
  4052a0:	stp	x20, x19, [sp, #32]
  4052a4:	mov	x20, x1
  4052a8:	mov	x19, x0
  4052ac:	mov	x1, sp
  4052b0:	mov	w2, #0x10                  	// #16
  4052b4:	mov	x0, x20
  4052b8:	stp	x29, x30, [sp, #16]
  4052bc:	add	x29, sp, #0x10
  4052c0:	bl	402090 <strtoul@plt>
  4052c4:	lsr	x8, x0, #16
  4052c8:	cbnz	x8, 4053b8 <ferror@plt+0x2cb8>
  4052cc:	ldr	x8, [sp]
  4052d0:	cmp	x8, x20
  4052d4:	b.eq	4053b8 <ferror@plt+0x2cb8>  // b.none
  4052d8:	rev	w9, w0
  4052dc:	lsr	w9, w9, #16
  4052e0:	strh	w9, [sp, #8]
  4052e4:	ldrb	w9, [x8]
  4052e8:	cbz	w9, 4053cc <ferror@plt+0x2ccc>
  4052ec:	cmp	w9, #0x3a
  4052f0:	b.ne	4053b8 <ferror@plt+0x2cb8>  // b.any
  4052f4:	add	x20, x8, #0x1
  4052f8:	mov	x1, sp
  4052fc:	mov	w2, #0x10                  	// #16
  405300:	mov	x0, x20
  405304:	bl	402090 <strtoul@plt>
  405308:	lsr	x8, x0, #16
  40530c:	cbnz	x8, 4053b8 <ferror@plt+0x2cb8>
  405310:	ldr	x8, [sp]
  405314:	cmp	x8, x20
  405318:	b.eq	4053b8 <ferror@plt+0x2cb8>  // b.none
  40531c:	rev	w9, w0
  405320:	lsr	w9, w9, #16
  405324:	strh	w9, [sp, #10]
  405328:	ldrb	w9, [x8]
  40532c:	cbz	w9, 4053cc <ferror@plt+0x2ccc>
  405330:	cmp	w9, #0x3a
  405334:	b.ne	4053b8 <ferror@plt+0x2cb8>  // b.any
  405338:	add	x20, x8, #0x1
  40533c:	mov	x1, sp
  405340:	mov	w2, #0x10                  	// #16
  405344:	mov	x0, x20
  405348:	bl	402090 <strtoul@plt>
  40534c:	lsr	x8, x0, #16
  405350:	cbnz	x8, 4053b8 <ferror@plt+0x2cb8>
  405354:	ldr	x8, [sp]
  405358:	cmp	x8, x20
  40535c:	b.eq	4053b8 <ferror@plt+0x2cb8>  // b.none
  405360:	rev	w9, w0
  405364:	lsr	w9, w9, #16
  405368:	strh	w9, [sp, #12]
  40536c:	ldrb	w9, [x8]
  405370:	cbz	w9, 4053cc <ferror@plt+0x2ccc>
  405374:	cmp	w9, #0x3a
  405378:	b.ne	4053b8 <ferror@plt+0x2cb8>  // b.any
  40537c:	add	x20, x8, #0x1
  405380:	mov	x1, sp
  405384:	mov	w2, #0x10                  	// #16
  405388:	mov	x0, x20
  40538c:	bl	402090 <strtoul@plt>
  405390:	lsr	x8, x0, #16
  405394:	cbnz	x8, 4053b8 <ferror@plt+0x2cb8>
  405398:	ldr	x8, [sp]
  40539c:	cmp	x8, x20
  4053a0:	b.eq	4053b8 <ferror@plt+0x2cb8>  // b.none
  4053a4:	rev	w9, w0
  4053a8:	lsr	w9, w9, #16
  4053ac:	strh	w9, [sp, #14]
  4053b0:	ldrb	w8, [x8]
  4053b4:	cbz	w8, 4053cc <ferror@plt+0x2ccc>
  4053b8:	mov	w0, #0xffffffff            	// #-1
  4053bc:	ldp	x20, x19, [sp, #32]
  4053c0:	ldp	x29, x30, [sp, #16]
  4053c4:	add	sp, sp, #0x30
  4053c8:	ret
  4053cc:	ldr	x8, [sp, #8]
  4053d0:	mov	w0, #0x1                   	// #1
  4053d4:	str	x8, [x19]
  4053d8:	b	4053bc <ferror@plt+0x2cbc>
  4053dc:	stp	x29, x30, [sp, #-48]!
  4053e0:	stp	x20, x19, [sp, #32]
  4053e4:	mov	x20, x1
  4053e8:	movi	v0.2d, #0x0
  4053ec:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4053f0:	str	x21, [sp, #16]
  4053f4:	mov	x19, x0
  4053f8:	str	xzr, [x0, #256]
  4053fc:	stp	q0, q0, [x0, #224]
  405400:	stp	q0, q0, [x0, #192]
  405404:	stp	q0, q0, [x0, #160]
  405408:	stp	q0, q0, [x0, #128]
  40540c:	stp	q0, q0, [x0, #96]
  405410:	stp	q0, q0, [x0, #64]
  405414:	stp	q0, q0, [x0, #32]
  405418:	stp	q0, q0, [x0]
  40541c:	add	x1, x1, #0x5f2
  405420:	mov	x0, x20
  405424:	mov	x29, sp
  405428:	mov	w21, w2
  40542c:	bl	402410 <strcmp@plt>
  405430:	cbz	w0, 4054ac <ferror@plt+0x2dac>
  405434:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405438:	add	x1, x1, #0x5fa
  40543c:	mov	x0, x20
  405440:	bl	402410 <strcmp@plt>
  405444:	cbz	w0, 405490 <ferror@plt+0x2d90>
  405448:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40544c:	add	x1, x1, #0x5fe
  405450:	mov	x0, x20
  405454:	bl	402410 <strcmp@plt>
  405458:	cbz	w0, 405490 <ferror@plt+0x2d90>
  40545c:	cmp	w21, #0x11
  405460:	b.ne	4054f8 <ferror@plt+0x2df8>  // b.any
  405464:	add	x0, x19, #0x8
  405468:	mov	w1, #0x100                 	// #256
  40546c:	mov	x2, x20
  405470:	bl	4085dc <ferror@plt+0x5edc>
  405474:	tbnz	w0, #31, 4054b8 <ferror@plt+0x2db8>
  405478:	mov	w8, #0x11                  	// #17
  40547c:	lsl	w9, w0, #3
  405480:	strh	w0, [x19, #2]
  405484:	strh	w8, [x19, #6]
  405488:	strh	w9, [x19, #4]
  40548c:	b	4055c4 <ferror@plt+0x2ec4>
  405490:	orr	w8, w21, #0x10
  405494:	cmp	w8, #0x1c
  405498:	b.eq	4054b8 <ferror@plt+0x2db8>  // b.none
  40549c:	strh	w21, [x19, #6]
  4054a0:	mov	w8, #0xfffe0000            	// #-131072
  4054a4:	stur	w8, [x19, #2]
  4054a8:	b	4055c4 <ferror@plt+0x2ec4>
  4054ac:	orr	w8, w21, #0x10
  4054b0:	cmp	w8, #0x1c
  4054b4:	b.ne	4054c0 <ferror@plt+0x2dc0>  // b.any
  4054b8:	mov	w0, #0xffffffff            	// #-1
  4054bc:	b	40565c <ferror@plt+0x2f5c>
  4054c0:	and	w8, w21, #0xffff
  4054c4:	sub	w8, w8, #0x2
  4054c8:	cmp	w8, #0x1a
  4054cc:	strh	w21, [x19, #6]
  4054d0:	b.hi	4055a4 <ferror@plt+0x2ea4>  // b.pmore
  4054d4:	adrp	x9, 40d000 <ferror@plt+0xa900>
  4054d8:	add	x9, x9, #0xf0
  4054dc:	adr	x10, 4054f0 <ferror@plt+0x2df0>
  4054e0:	ldrb	w11, [x9, x8]
  4054e4:	add	x10, x10, x11, lsl #2
  4054e8:	mov	w8, #0x10                  	// #16
  4054ec:	br	x10
  4054f0:	mov	w8, #0x2                   	// #2
  4054f4:	b	4055b0 <ferror@plt+0x2eb0>
  4054f8:	mov	w1, #0x3a                  	// #58
  4054fc:	mov	x0, x20
  405500:	bl	4024d0 <strchr@plt>
  405504:	cbz	x0, 40553c <ferror@plt+0x2e3c>
  405508:	mov	w8, #0xa                   	// #10
  40550c:	cmp	w21, #0xa
  405510:	strh	w8, [x19, #6]
  405514:	b.eq	40551c <ferror@plt+0x2e1c>  // b.none
  405518:	cbnz	w21, 4054b8 <ferror@plt+0x2db8>
  40551c:	add	x2, x19, #0x8
  405520:	mov	w0, #0xa                   	// #10
  405524:	mov	x1, x20
  405528:	bl	402480 <inet_pton@plt>
  40552c:	cmp	w0, #0x1
  405530:	b.lt	4054b8 <ferror@plt+0x2db8>  // b.tstop
  405534:	mov	w8, #0xffff0010            	// #-65520
  405538:	b	4054a4 <ferror@plt+0x2da4>
  40553c:	cmp	w21, #0x1c
  405540:	b.ne	40566c <ferror@plt+0x2f6c>  // b.any
  405544:	add	x21, x19, #0x8
  405548:	mov	w8, #0x1c                  	// #28
  40554c:	mov	w0, #0x1c                  	// #28
  405550:	mov	w3, #0x100                 	// #256
  405554:	mov	x1, x20
  405558:	mov	x2, x21
  40555c:	strh	w8, [x19, #6]
  405560:	bl	409dc8 <ferror@plt+0x76c8>
  405564:	cmp	w0, #0x1
  405568:	b.lt	4054b8 <ferror@plt+0x2db8>  // b.tstop
  40556c:	mov	w9, #0x4                   	// #4
  405570:	mov	x8, xzr
  405574:	movk	w9, #0x14, lsl #16
  405578:	stur	w9, [x19, #2]
  40557c:	cmp	x8, #0x40
  405580:	b.eq	4055c4 <ferror@plt+0x2ec4>  // b.none
  405584:	ldr	w9, [x21, x8, lsl #2]
  405588:	add	x8, x8, #0x1
  40558c:	tbz	w9, #16, 40557c <ferror@plt+0x2e7c>
  405590:	lsl	w8, w8, #2
  405594:	strh	w8, [x19, #2]
  405598:	b	4055c4 <ferror@plt+0x2ec4>
  40559c:	mov	w8, #0x4                   	// #4
  4055a0:	b	4055b0 <ferror@plt+0x2eb0>
  4055a4:	mov	w8, wzr
  4055a8:	b	4055b0 <ferror@plt+0x2eb0>
  4055ac:	mov	w8, #0xa                   	// #10
  4055b0:	strh	w8, [x19, #2]
  4055b4:	mov	w8, #0xfffe                	// #65534
  4055b8:	mov	w9, #0x1                   	// #1
  4055bc:	strh	w8, [x19, #4]
  4055c0:	strh	w9, [x19]
  4055c4:	ldrh	w8, [x19, #6]
  4055c8:	cmp	w8, #0xa
  4055cc:	b.eq	4055f4 <ferror@plt+0x2ef4>  // b.none
  4055d0:	cmp	w8, #0x2
  4055d4:	b.ne	40561c <ferror@plt+0x2f1c>  // b.any
  4055d8:	ldr	w9, [x19, #8]
  4055dc:	cbz	w9, 40564c <ferror@plt+0x2f4c>
  4055e0:	ldrh	w8, [x19]
  4055e4:	and	w9, w9, #0xf0
  4055e8:	cmp	w9, #0xe0
  4055ec:	b.eq	40560c <ferror@plt+0x2f0c>  // b.none
  4055f0:	b	405640 <ferror@plt+0x2f40>
  4055f4:	ldr	w9, [x19, #8]
  4055f8:	cbz	w9, 405624 <ferror@plt+0x2f24>
  4055fc:	ldrh	w8, [x19]
  405600:	mvn	w9, w9
  405604:	tst	w9, #0xff
  405608:	b.ne	405640 <ferror@plt+0x2f40>  // b.any
  40560c:	mov	w9, #0xa                   	// #10
  405610:	mov	w0, wzr
  405614:	orr	w8, w8, w9
  405618:	b	405658 <ferror@plt+0x2f58>
  40561c:	mov	w0, wzr
  405620:	b	40565c <ferror@plt+0x2f5c>
  405624:	ldr	w8, [x19, #12]
  405628:	cbnz	w8, 40563c <ferror@plt+0x2f3c>
  40562c:	ldr	w8, [x19, #16]
  405630:	cbnz	w8, 40563c <ferror@plt+0x2f3c>
  405634:	ldr	w8, [x19, #20]
  405638:	cbz	w8, 40564c <ferror@plt+0x2f4c>
  40563c:	ldrh	w8, [x19]
  405640:	mov	w0, wzr
  405644:	orr	w8, w8, #0x2
  405648:	b	405658 <ferror@plt+0x2f58>
  40564c:	ldrh	w8, [x19]
  405650:	mov	w0, wzr
  405654:	orr	w8, w8, #0x6
  405658:	strh	w8, [x19]
  40565c:	ldp	x20, x19, [sp, #32]
  405660:	ldr	x21, [sp, #16]
  405664:	ldp	x29, x30, [sp], #48
  405668:	ret
  40566c:	mov	w8, #0x2                   	// #2
  405670:	tst	w21, #0xfffffffd
  405674:	strh	w8, [x19, #6]
  405678:	b.ne	4054b8 <ferror@plt+0x2db8>  // b.any
  40567c:	add	x1, x29, #0x18
  405680:	mov	x0, x20
  405684:	mov	w2, wzr
  405688:	bl	402090 <strtoul@plt>
  40568c:	cmp	x0, #0xff
  405690:	b.hi	4054b8 <ferror@plt+0x2db8>  // b.pmore
  405694:	ldr	x8, [x29, #24]
  405698:	cmp	x8, x20
  40569c:	b.eq	4054b8 <ferror@plt+0x2db8>  // b.none
  4056a0:	strb	w0, [x19, #8]
  4056a4:	ldrb	w9, [x8]
  4056a8:	cbz	w9, 405760 <ferror@plt+0x3060>
  4056ac:	cmp	w9, #0x2e
  4056b0:	b.ne	4054b8 <ferror@plt+0x2db8>  // b.any
  4056b4:	add	x20, x8, #0x1
  4056b8:	add	x1, x29, #0x18
  4056bc:	mov	x0, x20
  4056c0:	mov	w2, wzr
  4056c4:	bl	402090 <strtoul@plt>
  4056c8:	cmp	x0, #0xff
  4056cc:	b.hi	4054b8 <ferror@plt+0x2db8>  // b.pmore
  4056d0:	ldr	x8, [x29, #24]
  4056d4:	cmp	x8, x20
  4056d8:	b.eq	4054b8 <ferror@plt+0x2db8>  // b.none
  4056dc:	strb	w0, [x19, #9]
  4056e0:	ldrb	w9, [x8]
  4056e4:	cbz	w9, 405760 <ferror@plt+0x3060>
  4056e8:	cmp	w9, #0x2e
  4056ec:	b.ne	4054b8 <ferror@plt+0x2db8>  // b.any
  4056f0:	add	x20, x8, #0x1
  4056f4:	add	x1, x29, #0x18
  4056f8:	mov	x0, x20
  4056fc:	mov	w2, wzr
  405700:	bl	402090 <strtoul@plt>
  405704:	cmp	x0, #0xff
  405708:	b.hi	4054b8 <ferror@plt+0x2db8>  // b.pmore
  40570c:	ldr	x8, [x29, #24]
  405710:	cmp	x8, x20
  405714:	b.eq	4054b8 <ferror@plt+0x2db8>  // b.none
  405718:	strb	w0, [x19, #10]
  40571c:	ldrb	w9, [x8]
  405720:	cbz	w9, 405760 <ferror@plt+0x3060>
  405724:	cmp	w9, #0x2e
  405728:	b.ne	4054b8 <ferror@plt+0x2db8>  // b.any
  40572c:	add	x20, x8, #0x1
  405730:	add	x1, x29, #0x18
  405734:	mov	x0, x20
  405738:	mov	w2, wzr
  40573c:	bl	402090 <strtoul@plt>
  405740:	cmp	x0, #0xff
  405744:	b.hi	4054b8 <ferror@plt+0x2db8>  // b.pmore
  405748:	ldr	x8, [x29, #24]
  40574c:	cmp	x8, x20
  405750:	b.eq	4054b8 <ferror@plt+0x2db8>  // b.none
  405754:	strb	w0, [x19, #11]
  405758:	ldrb	w8, [x8]
  40575c:	cbnz	w8, 4054b8 <ferror@plt+0x2db8>
  405760:	mov	w8, #0xffff0004            	// #-65532
  405764:	b	4054a4 <ferror@plt+0x2da4>
  405768:	sub	w8, w0, #0x2
  40576c:	cmp	w8, #0x1a
  405770:	b.hi	405798 <ferror@plt+0x3098>  // b.pmore
  405774:	adrp	x9, 40d000 <ferror@plt+0xa900>
  405778:	add	x9, x9, #0x10b
  40577c:	adr	x10, 405790 <ferror@plt+0x3090>
  405780:	ldrb	w11, [x9, x8]
  405784:	add	x10, x10, x11, lsl #2
  405788:	mov	w0, #0x80                  	// #128
  40578c:	br	x10
  405790:	mov	w0, #0x20                  	// #32
  405794:	ret
  405798:	mov	w0, wzr
  40579c:	ret
  4057a0:	mov	w0, #0x50                  	// #80
  4057a4:	ret
  4057a8:	mov	w0, #0x10                  	// #16
  4057ac:	ret
  4057b0:	mov	w0, #0x14                  	// #20
  4057b4:	ret
  4057b8:	sub	sp, sp, #0x150
  4057bc:	stp	x22, x21, [sp, #304]
  4057c0:	mov	x22, x1
  4057c4:	stp	x20, x19, [sp, #320]
  4057c8:	mov	x19, x0
  4057cc:	mov	w1, #0x2f                  	// #47
  4057d0:	mov	x0, x22
  4057d4:	stp	x29, x30, [sp, #272]
  4057d8:	stp	x28, x23, [sp, #288]
  4057dc:	add	x29, sp, #0x110
  4057e0:	mov	w21, w2
  4057e4:	mov	w23, #0x2f                  	// #47
  4057e8:	bl	4024d0 <strchr@plt>
  4057ec:	mov	x20, x0
  4057f0:	cbz	x0, 405818 <ferror@plt+0x3118>
  4057f4:	mov	x0, x19
  4057f8:	mov	x1, x22
  4057fc:	mov	w2, w21
  405800:	strb	wzr, [x20]
  405804:	bl	4053dc <ferror@plt+0x2cdc>
  405808:	mov	w8, w0
  40580c:	strb	w23, [x20]
  405810:	cbnz	w8, 405958 <ferror@plt+0x3258>
  405814:	b	405830 <ferror@plt+0x3130>
  405818:	mov	x0, x19
  40581c:	mov	x1, x22
  405820:	mov	w2, w21
  405824:	bl	4053dc <ferror@plt+0x2cdc>
  405828:	mov	w8, w0
  40582c:	cbnz	w8, 405958 <ferror@plt+0x3258>
  405830:	ldrh	w8, [x19, #6]
  405834:	sub	w8, w8, #0x2
  405838:	cmp	w8, #0x1a
  40583c:	b.hi	40586c <ferror@plt+0x316c>  // b.pmore
  405840:	adrp	x9, 40d000 <ferror@plt+0xa900>
  405844:	add	x9, x9, #0x126
  405848:	adr	x10, 40585c <ferror@plt+0x315c>
  40584c:	ldrb	w11, [x9, x8]
  405850:	add	x10, x10, x11, lsl #2
  405854:	mov	w21, #0x80                  	// #128
  405858:	br	x10
  40585c:	mov	w21, #0x20                  	// #32
  405860:	ldrh	w8, [x19, #4]
  405864:	cbnz	x20, 405898 <ferror@plt+0x3198>
  405868:	b	405934 <ferror@plt+0x3234>
  40586c:	mov	w21, wzr
  405870:	ldrh	w8, [x19, #4]
  405874:	cbnz	x20, 405898 <ferror@plt+0x3198>
  405878:	b	405934 <ferror@plt+0x3234>
  40587c:	mov	w21, #0x50                  	// #80
  405880:	ldrh	w8, [x19, #4]
  405884:	cbnz	x20, 405898 <ferror@plt+0x3198>
  405888:	b	405934 <ferror@plt+0x3234>
  40588c:	mov	w21, #0x10                  	// #16
  405890:	ldrh	w8, [x19, #4]
  405894:	cbz	x20, 405934 <ferror@plt+0x3234>
  405898:	mov	w9, #0xfffe                	// #65534
  40589c:	cmp	w8, w9
  4058a0:	b.eq	405920 <ferror@plt+0x3220>  // b.none
  4058a4:	ldrb	w8, [x20, #1]!
  4058a8:	cbz	w8, 4058ec <ferror@plt+0x31ec>
  4058ac:	sub	x1, x29, #0x8
  4058b0:	mov	x0, x20
  4058b4:	mov	w2, wzr
  4058b8:	bl	402090 <strtoul@plt>
  4058bc:	ldur	x8, [x29, #-8]
  4058c0:	cbz	x8, 4058ec <ferror@plt+0x31ec>
  4058c4:	cmp	x8, x20
  4058c8:	b.eq	4058ec <ferror@plt+0x31ec>  // b.none
  4058cc:	lsr	x9, x0, #32
  4058d0:	cbnz	x9, 4058ec <ferror@plt+0x31ec>
  4058d4:	ldrb	w8, [x8]
  4058d8:	cbnz	w8, 4058ec <ferror@plt+0x31ec>
  4058dc:	cmp	w0, w21
  4058e0:	cset	w9, ls  // ls = plast
  4058e4:	b.hi	405920 <ferror@plt+0x3220>  // b.pmore
  4058e8:	b	405944 <ferror@plt+0x3244>
  4058ec:	mov	x0, sp
  4058f0:	mov	w2, #0x2                   	// #2
  4058f4:	mov	x1, x20
  4058f8:	bl	4053dc <ferror@plt+0x2cdc>
  4058fc:	cbnz	w0, 405920 <ferror@plt+0x3220>
  405900:	ldrh	w8, [sp, #6]
  405904:	cmp	w8, #0x2
  405908:	b.ne	405920 <ferror@plt+0x3220>  // b.any
  40590c:	ldr	w9, [sp, #8]
  405910:	rev	w8, w9
  405914:	neg	w10, w8
  405918:	bics	wzr, w10, w8
  40591c:	b.eq	405974 <ferror@plt+0x3274>  // b.none
  405920:	mov	w8, #0xffffffff            	// #-1
  405924:	b	405958 <ferror@plt+0x3258>
  405928:	mov	w21, #0x14                  	// #20
  40592c:	ldrh	w8, [x19, #4]
  405930:	cbnz	x20, 405898 <ferror@plt+0x3198>
  405934:	mov	w10, #0xfffe                	// #65534
  405938:	cmp	w8, w10
  40593c:	mov	w9, wzr
  405940:	csel	w0, wzr, w21, eq  // eq = none
  405944:	ldrh	w10, [x19]
  405948:	mov	w8, wzr
  40594c:	strh	w0, [x19, #4]
  405950:	orr	w9, w10, w9
  405954:	strh	w9, [x19]
  405958:	ldp	x20, x19, [sp, #320]
  40595c:	ldp	x22, x21, [sp, #304]
  405960:	ldp	x28, x23, [sp, #288]
  405964:	ldp	x29, x30, [sp, #272]
  405968:	mov	w0, w8
  40596c:	add	sp, sp, #0x150
  405970:	ret
  405974:	mov	w0, wzr
  405978:	cbz	w9, 40598c <ferror@plt+0x328c>
  40597c:	lsl	w8, w8, #1
  405980:	add	w0, w0, #0x1
  405984:	cbnz	w8, 40597c <ferror@plt+0x327c>
  405988:	b	4058dc <ferror@plt+0x31dc>
  40598c:	mov	w9, #0x1                   	// #1
  405990:	b	405944 <ferror@plt+0x3244>
  405994:	stp	x29, x30, [sp, #-48]!
  405998:	str	x21, [sp, #16]
  40599c:	stp	x20, x19, [sp, #32]
  4059a0:	mov	x29, sp
  4059a4:	mov	w20, w2
  4059a8:	mov	x19, x1
  4059ac:	bl	4053dc <ferror@plt+0x2cdc>
  4059b0:	cbnz	w0, 4059c4 <ferror@plt+0x32c4>
  4059b4:	ldp	x20, x19, [sp, #32]
  4059b8:	ldr	x21, [sp, #16]
  4059bc:	ldp	x29, x30, [sp], #48
  4059c0:	ret
  4059c4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4059c8:	ldr	x8, [x8, #3992]
  4059cc:	mov	w0, w20
  4059d0:	ldr	x21, [x8]
  4059d4:	bl	4059f8 <ferror@plt+0x32f8>
  4059d8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4059dc:	mov	x2, x0
  4059e0:	add	x1, x1, #0x291
  4059e4:	mov	x0, x21
  4059e8:	mov	x3, x19
  4059ec:	bl	4026c0 <fprintf@plt>
  4059f0:	mov	w0, #0x1                   	// #1
  4059f4:	bl	4020b0 <exit@plt>
  4059f8:	cmp	w0, #0x1c
  4059fc:	b.hi	405a30 <ferror@plt+0x3330>  // b.pmore
  405a00:	adrp	x9, 40d000 <ferror@plt+0xa900>
  405a04:	mov	w8, w0
  405a08:	add	x9, x9, #0x141
  405a0c:	adr	x10, 405a24 <ferror@plt+0x3324>
  405a10:	ldrb	w11, [x9, x8]
  405a14:	add	x10, x10, x11, lsl #2
  405a18:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a1c:	add	x0, x0, #0x602
  405a20:	br	x10
  405a24:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a28:	add	x0, x0, #0x4e5
  405a2c:	ret
  405a30:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a34:	add	x0, x0, #0x4e1
  405a38:	ret
  405a3c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a40:	add	x0, x0, #0x4f0
  405a44:	ret
  405a48:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a4c:	add	x0, x0, #0x4f9
  405a50:	ret
  405a54:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a58:	add	x0, x0, #0xb89
  405a5c:	ret
  405a60:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a64:	add	x0, x0, #0x4f4
  405a68:	ret
  405a6c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405a70:	add	x0, x0, #0x4ea
  405a74:	ret
  405a78:	ldrh	w8, [x1], #4
  405a7c:	sub	w8, w8, #0x6
  405a80:	ror	w9, w8, #1
  405a84:	cmp	w9, #0x7
  405a88:	mov	w8, #0xffffffff            	// #-1
  405a8c:	b.hi	405bc0 <ferror@plt+0x34c0>  // b.pmore
  405a90:	adrp	x10, 40d000 <ferror@plt+0xa900>
  405a94:	add	x10, x10, #0x15e
  405a98:	adr	x11, 405aa8 <ferror@plt+0x33a8>
  405a9c:	ldrb	w12, [x10, x9]
  405aa0:	add	x11, x11, x12, lsl #2
  405aa4:	br	x11
  405aa8:	mov	w8, #0xc                   	// #12
  405aac:	mov	w9, #0x2                   	// #2
  405ab0:	strh	w8, [x0, #6]
  405ab4:	strh	w9, [x0, #2]
  405ab8:	ldrh	w9, [x1]
  405abc:	strh	w9, [x0, #8]
  405ac0:	cbnz	w2, 405b2c <ferror@plt+0x342c>
  405ac4:	b	405b3c <ferror@plt+0x343c>
  405ac8:	mov	w8, #0x2                   	// #2
  405acc:	mov	w9, #0x4                   	// #4
  405ad0:	strh	w8, [x0, #6]
  405ad4:	strh	w9, [x0, #2]
  405ad8:	ldr	w9, [x1]
  405adc:	str	w9, [x0, #8]
  405ae0:	cbnz	w2, 405b2c <ferror@plt+0x342c>
  405ae4:	b	405b3c <ferror@plt+0x343c>
  405ae8:	mov	w8, #0x4                   	// #4
  405aec:	mov	w9, #0xa                   	// #10
  405af0:	strh	w8, [x0, #6]
  405af4:	strh	w9, [x0, #2]
  405af8:	ldrh	w9, [x1, #8]
  405afc:	ldr	x10, [x1]
  405b00:	strh	w9, [x0, #16]
  405b04:	str	x10, [x0, #8]
  405b08:	cbnz	w2, 405b2c <ferror@plt+0x342c>
  405b0c:	b	405b3c <ferror@plt+0x343c>
  405b10:	mov	w8, #0xa                   	// #10
  405b14:	mov	w9, #0x10                  	// #16
  405b18:	strh	w8, [x0, #6]
  405b1c:	strh	w9, [x0, #2]
  405b20:	ldr	q0, [x1]
  405b24:	stur	q0, [x0, #8]
  405b28:	cbz	w2, 405b3c <ferror@plt+0x343c>
  405b2c:	cmp	w8, w2
  405b30:	b.eq	405b3c <ferror@plt+0x343c>  // b.none
  405b34:	mov	w0, #0xfffffffe            	// #-2
  405b38:	ret
  405b3c:	mov	w9, #0xffff                	// #65535
  405b40:	cmp	w8, #0xa
  405b44:	strh	w9, [x0, #4]
  405b48:	strh	wzr, [x0]
  405b4c:	b.eq	405b74 <ferror@plt+0x3474>  // b.none
  405b50:	cmp	w8, #0x2
  405b54:	mov	w8, wzr
  405b58:	b.ne	405bc0 <ferror@plt+0x34c0>  // b.any
  405b5c:	ldr	w8, [x0, #8]
  405b60:	cbz	w8, 405bb8 <ferror@plt+0x34b8>
  405b64:	and	w8, w8, #0xf0
  405b68:	cmp	w8, #0xe0
  405b6c:	b.eq	405b88 <ferror@plt+0x3488>  // b.none
  405b70:	b	405bac <ferror@plt+0x34ac>
  405b74:	ldr	w8, [x0, #8]
  405b78:	cbz	w8, 405b94 <ferror@plt+0x3494>
  405b7c:	mvn	w8, w8
  405b80:	tst	w8, #0xff
  405b84:	b.ne	405bac <ferror@plt+0x34ac>  // b.any
  405b88:	mov	w8, wzr
  405b8c:	mov	w9, #0xa                   	// #10
  405b90:	b	405bbc <ferror@plt+0x34bc>
  405b94:	ldr	w8, [x0, #12]
  405b98:	cbnz	w8, 405bac <ferror@plt+0x34ac>
  405b9c:	ldr	w8, [x0, #16]
  405ba0:	cbnz	w8, 405bac <ferror@plt+0x34ac>
  405ba4:	ldr	w8, [x0, #20]
  405ba8:	cbz	w8, 405bb8 <ferror@plt+0x34b8>
  405bac:	mov	w8, wzr
  405bb0:	mov	w9, #0x2                   	// #2
  405bb4:	b	405bbc <ferror@plt+0x34bc>
  405bb8:	mov	w9, #0x6                   	// #6
  405bbc:	strh	w9, [x0]
  405bc0:	mov	w0, w8
  405bc4:	ret
  405bc8:	stp	x29, x30, [sp, #-48]!
  405bcc:	stp	x20, x19, [sp, #32]
  405bd0:	mov	x19, x1
  405bd4:	cmp	w2, #0x11
  405bd8:	str	x21, [sp, #16]
  405bdc:	mov	x29, sp
  405be0:	b.eq	405c04 <ferror@plt+0x3504>  // b.none
  405be4:	mov	x1, x19
  405be8:	mov	w20, w2
  405bec:	bl	4057b8 <ferror@plt+0x30b8>
  405bf0:	cbnz	w0, 405c28 <ferror@plt+0x3528>
  405bf4:	ldp	x20, x19, [sp, #32]
  405bf8:	ldr	x21, [sp, #16]
  405bfc:	ldp	x29, x30, [sp], #48
  405c00:	ret
  405c04:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405c08:	ldr	x8, [x8, #3992]
  405c0c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405c10:	add	x1, x1, #0x2c2
  405c14:	mov	x2, x19
  405c18:	ldr	x0, [x8]
  405c1c:	bl	4026c0 <fprintf@plt>
  405c20:	mov	w0, #0x1                   	// #1
  405c24:	bl	4020b0 <exit@plt>
  405c28:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405c2c:	ldr	x8, [x8, #3992]
  405c30:	mov	w0, w20
  405c34:	ldr	x21, [x8]
  405c38:	bl	4059f8 <ferror@plt+0x32f8>
  405c3c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405c40:	mov	x2, x0
  405c44:	add	x1, x1, #0x30a
  405c48:	mov	x0, x21
  405c4c:	mov	x3, x19
  405c50:	bl	4026c0 <fprintf@plt>
  405c54:	mov	w0, #0x1                   	// #1
  405c58:	bl	4020b0 <exit@plt>
  405c5c:	sub	sp, sp, #0x130
  405c60:	stp	x28, x19, [sp, #288]
  405c64:	mov	x19, x0
  405c68:	add	x0, sp, #0x8
  405c6c:	mov	w2, #0x2                   	// #2
  405c70:	mov	x1, x19
  405c74:	stp	x29, x30, [sp, #272]
  405c78:	add	x29, sp, #0x110
  405c7c:	bl	4053dc <ferror@plt+0x2cdc>
  405c80:	cbnz	w0, 405c98 <ferror@plt+0x3598>
  405c84:	ldr	w0, [sp, #16]
  405c88:	ldp	x28, x19, [sp, #288]
  405c8c:	ldp	x29, x30, [sp, #272]
  405c90:	add	sp, sp, #0x130
  405c94:	ret
  405c98:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405c9c:	ldr	x8, [x8, #3992]
  405ca0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405ca4:	add	x1, x1, #0x33a
  405ca8:	mov	x2, x19
  405cac:	ldr	x0, [x8]
  405cb0:	bl	4026c0 <fprintf@plt>
  405cb4:	mov	w0, #0x1                   	// #1
  405cb8:	bl	4020b0 <exit@plt>
  405cbc:	stp	x29, x30, [sp, #-16]!
  405cc0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405cc4:	ldr	x8, [x8, #3992]
  405cc8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405ccc:	add	x0, x0, #0x36d
  405cd0:	mov	w1, #0x30                  	// #48
  405cd4:	ldr	x3, [x8]
  405cd8:	mov	w2, #0x1                   	// #1
  405cdc:	mov	x29, sp
  405ce0:	bl	4024f0 <fwrite@plt>
  405ce4:	mov	w0, #0xffffffff            	// #-1
  405ce8:	bl	4020b0 <exit@plt>
  405cec:	stp	x29, x30, [sp, #-16]!
  405cf0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405cf4:	ldr	x8, [x8, #3992]
  405cf8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405cfc:	mov	x2, x0
  405d00:	add	x1, x1, #0x39e
  405d04:	ldr	x8, [x8]
  405d08:	mov	x29, sp
  405d0c:	mov	x0, x8
  405d10:	bl	4026c0 <fprintf@plt>
  405d14:	mov	w0, #0xffffffff            	// #-1
  405d18:	bl	4020b0 <exit@plt>
  405d1c:	stp	x29, x30, [sp, #-16]!
  405d20:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405d24:	ldr	x8, [x8, #3992]
  405d28:	mov	x2, x1
  405d2c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405d30:	mov	x3, x0
  405d34:	ldr	x8, [x8]
  405d38:	add	x1, x1, #0x3c0
  405d3c:	mov	x29, sp
  405d40:	mov	x0, x8
  405d44:	bl	4026c0 <fprintf@plt>
  405d48:	mov	w0, #0xffffffff            	// #-1
  405d4c:	bl	4020b0 <exit@plt>
  405d50:	stp	x29, x30, [sp, #-16]!
  405d54:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405d58:	ldr	x8, [x8, #3992]
  405d5c:	mov	x3, x1
  405d60:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405d64:	mov	x2, x0
  405d68:	ldr	x8, [x8]
  405d6c:	add	x1, x1, #0x3e3
  405d70:	mov	x29, sp
  405d74:	mov	x0, x8
  405d78:	bl	4026c0 <fprintf@plt>
  405d7c:	mov	w0, #0xffffffff            	// #-1
  405d80:	bl	4020b0 <exit@plt>
  405d84:	stp	x29, x30, [sp, #-16]!
  405d88:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405d8c:	ldr	x8, [x8, #3992]
  405d90:	mov	x3, x1
  405d94:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405d98:	mov	x2, x0
  405d9c:	ldr	x8, [x8]
  405da0:	add	x1, x1, #0x415
  405da4:	mov	x29, sp
  405da8:	mov	x0, x8
  405dac:	bl	4026c0 <fprintf@plt>
  405db0:	mov	w0, #0xffffffff            	// #-1
  405db4:	bl	4020b0 <exit@plt>
  405db8:	stp	x29, x30, [sp, #-16]!
  405dbc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405dc0:	ldr	x8, [x8, #3992]
  405dc4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405dc8:	mov	x2, x0
  405dcc:	add	x1, x1, #0x44d
  405dd0:	ldr	x8, [x8]
  405dd4:	mov	x29, sp
  405dd8:	mov	x0, x8
  405ddc:	bl	4026c0 <fprintf@plt>
  405de0:	mov	w0, #0xffffffff            	// #-1
  405de4:	ldp	x29, x30, [sp], #16
  405de8:	ret
  405dec:	stp	x29, x30, [sp, #-32]!
  405df0:	stp	x20, x19, [sp, #16]
  405df4:	mov	x29, sp
  405df8:	mov	x19, x0
  405dfc:	bl	4020a0 <strlen@plt>
  405e00:	cmp	x0, #0xf
  405e04:	b.hi	405e4c <ferror@plt+0x374c>  // b.pmore
  405e08:	ldrb	w20, [x19]
  405e0c:	cbz	w20, 405e4c <ferror@plt+0x374c>
  405e10:	add	x19, x19, #0x1
  405e14:	ands	w8, w20, #0xff
  405e18:	b.eq	405e44 <ferror@plt+0x3744>  // b.none
  405e1c:	cmp	w8, #0x2f
  405e20:	b.eq	405e4c <ferror@plt+0x374c>  // b.none
  405e24:	bl	402420 <__ctype_b_loc@plt>
  405e28:	ldr	x8, [x0]
  405e2c:	and	x9, x20, #0xff
  405e30:	ldrh	w8, [x8, x9, lsl #1]
  405e34:	tbnz	w8, #13, 405e4c <ferror@plt+0x374c>
  405e38:	ldrb	w20, [x19], #1
  405e3c:	ands	w8, w20, #0xff
  405e40:	b.ne	405e1c <ferror@plt+0x371c>  // b.any
  405e44:	mov	w0, wzr
  405e48:	b	405e50 <ferror@plt+0x3750>
  405e4c:	mov	w0, #0xffffffff            	// #-1
  405e50:	ldp	x20, x19, [sp, #16]
  405e54:	ldp	x29, x30, [sp], #32
  405e58:	ret
  405e5c:	stp	x29, x30, [sp, #-32]!
  405e60:	stp	x20, x19, [sp, #16]
  405e64:	ldrb	w20, [x0]
  405e68:	mov	x29, sp
  405e6c:	cbz	w20, 405eac <ferror@plt+0x37ac>
  405e70:	add	x19, x0, #0x1
  405e74:	ands	w8, w20, #0xff
  405e78:	b.eq	405ea4 <ferror@plt+0x37a4>  // b.none
  405e7c:	cmp	w8, #0x2f
  405e80:	b.eq	405eac <ferror@plt+0x37ac>  // b.none
  405e84:	bl	402420 <__ctype_b_loc@plt>
  405e88:	ldr	x8, [x0]
  405e8c:	and	x9, x20, #0xff
  405e90:	ldrh	w8, [x8, x9, lsl #1]
  405e94:	tbnz	w8, #13, 405eac <ferror@plt+0x37ac>
  405e98:	ldrb	w20, [x19], #1
  405e9c:	ands	w8, w20, #0xff
  405ea0:	b.ne	405e7c <ferror@plt+0x377c>  // b.any
  405ea4:	mov	w0, wzr
  405ea8:	b	405eb0 <ferror@plt+0x37b0>
  405eac:	mov	w0, #0xffffffff            	// #-1
  405eb0:	ldp	x20, x19, [sp, #16]
  405eb4:	ldp	x29, x30, [sp], #32
  405eb8:	ret
  405ebc:	stp	x29, x30, [sp, #-48]!
  405ec0:	stp	x20, x19, [sp, #32]
  405ec4:	mov	x20, x0
  405ec8:	mov	x0, x1
  405ecc:	stp	x22, x21, [sp, #16]
  405ed0:	mov	x29, sp
  405ed4:	mov	x19, x1
  405ed8:	bl	4020a0 <strlen@plt>
  405edc:	cmp	x0, #0xf
  405ee0:	b.hi	405f3c <ferror@plt+0x383c>  // b.pmore
  405ee4:	ldrb	w22, [x19]
  405ee8:	cbz	w22, 405f3c <ferror@plt+0x383c>
  405eec:	mov	w21, #0x1                   	// #1
  405ef0:	ands	w8, w22, #0xff
  405ef4:	b.eq	405f24 <ferror@plt+0x3824>  // b.none
  405ef8:	cmp	w8, #0x2f
  405efc:	b.eq	405f3c <ferror@plt+0x383c>  // b.none
  405f00:	bl	402420 <__ctype_b_loc@plt>
  405f04:	ldr	x8, [x0]
  405f08:	and	x9, x22, #0xff
  405f0c:	ldrh	w8, [x8, x9, lsl #1]
  405f10:	tbnz	w8, #13, 405f3c <ferror@plt+0x383c>
  405f14:	ldrb	w22, [x19, x21]
  405f18:	add	x21, x21, #0x1
  405f1c:	ands	w8, w22, #0xff
  405f20:	b.ne	405ef8 <ferror@plt+0x37f8>  // b.any
  405f24:	mov	w2, #0x10                  	// #16
  405f28:	mov	x0, x20
  405f2c:	mov	x1, x19
  405f30:	bl	402600 <strncpy@plt>
  405f34:	mov	w0, wzr
  405f38:	b	405f40 <ferror@plt+0x3840>
  405f3c:	mov	w0, #0xffffffff            	// #-1
  405f40:	ldp	x20, x19, [sp, #32]
  405f44:	ldp	x22, x21, [sp, #16]
  405f48:	ldp	x29, x30, [sp], #48
  405f4c:	ret
  405f50:	stp	x29, x30, [sp, #-48]!
  405f54:	str	x21, [sp, #16]
  405f58:	stp	x20, x19, [sp, #32]
  405f5c:	mov	x29, sp
  405f60:	cbz	x1, 405fd4 <ferror@plt+0x38d4>
  405f64:	add	x19, x1, #0x4
  405f68:	mov	x0, x19
  405f6c:	bl	4020a0 <strlen@plt>
  405f70:	cmp	x0, #0xf
  405f74:	b.hi	405fbc <ferror@plt+0x38bc>  // b.pmore
  405f78:	ldrb	w21, [x19]
  405f7c:	cbz	w21, 405fbc <ferror@plt+0x38bc>
  405f80:	mov	w20, #0x1                   	// #1
  405f84:	ands	w8, w21, #0xff
  405f88:	b.eq	405fc0 <ferror@plt+0x38c0>  // b.none
  405f8c:	cmp	w8, #0x2f
  405f90:	b.eq	405fbc <ferror@plt+0x38bc>  // b.none
  405f94:	bl	402420 <__ctype_b_loc@plt>
  405f98:	ldr	x8, [x0]
  405f9c:	and	x9, x21, #0xff
  405fa0:	ldrh	w8, [x8, x9, lsl #1]
  405fa4:	tbnz	w8, #13, 405fbc <ferror@plt+0x38bc>
  405fa8:	ldrb	w21, [x19, x20]
  405fac:	add	x20, x20, #0x1
  405fb0:	ands	w8, w21, #0xff
  405fb4:	b.ne	405f8c <ferror@plt+0x388c>  // b.any
  405fb8:	b	405fc0 <ferror@plt+0x38c0>
  405fbc:	mov	x19, xzr
  405fc0:	mov	x0, x19
  405fc4:	ldp	x20, x19, [sp, #32]
  405fc8:	ldr	x21, [sp, #16]
  405fcc:	ldp	x29, x30, [sp], #48
  405fd0:	ret
  405fd4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405fd8:	ldr	x8, [x8, #3992]
  405fdc:	mov	w19, w0
  405fe0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405fe4:	add	x1, x1, #0x466
  405fe8:	ldr	x0, [x8]
  405fec:	mov	w2, w19
  405ff0:	bl	4026c0 <fprintf@plt>
  405ff4:	mov	w0, w19
  405ff8:	bl	407f58 <ferror@plt+0x5858>
  405ffc:	mov	x19, x0
  406000:	b	405f68 <ferror@plt+0x3868>
  406004:	ldrb	w9, [x0]
  406008:	cbz	w9, 40604c <ferror@plt+0x394c>
  40600c:	ldrb	w10, [x1]
  406010:	mov	x8, x0
  406014:	mov	w0, #0x1                   	// #1
  406018:	cbz	w10, 406048 <ferror@plt+0x3948>
  40601c:	cmp	w9, w10
  406020:	b.ne	406048 <ferror@plt+0x3948>  // b.any
  406024:	add	x8, x8, #0x1
  406028:	add	x9, x1, #0x1
  40602c:	ldrb	w11, [x9], #1
  406030:	ldrb	w10, [x8], #1
  406034:	cbz	w11, 406040 <ferror@plt+0x3940>
  406038:	cmp	w10, w11
  40603c:	b.eq	40602c <ferror@plt+0x392c>  // b.none
  406040:	cmp	w10, #0x0
  406044:	cset	w0, ne  // ne = any
  406048:	ret
  40604c:	mov	w0, #0x1                   	// #1
  406050:	ret
  406054:	stp	x29, x30, [sp, #-48]!
  406058:	stp	x22, x21, [sp, #16]
  40605c:	stp	x20, x19, [sp, #32]
  406060:	mov	w21, w2
  406064:	mov	x19, x1
  406068:	asr	w22, w2, #5
  40606c:	mov	x20, x0
  406070:	mov	x29, sp
  406074:	cbz	w22, 406098 <ferror@plt+0x3998>
  406078:	lsl	w8, w22, #2
  40607c:	add	x1, x19, #0x8
  406080:	add	x0, x20, #0x8
  406084:	sxtw	x2, w8
  406088:	bl	402330 <bcmp@plt>
  40608c:	cbz	w0, 406098 <ferror@plt+0x3998>
  406090:	mov	w0, #0xffffffff            	// #-1
  406094:	b	4060dc <ferror@plt+0x39dc>
  406098:	and	w8, w21, #0x1f
  40609c:	cbz	w8, 4060d8 <ferror@plt+0x39d8>
  4060a0:	sbfiz	x9, x22, #2, #32
  4060a4:	add	x10, x20, x9
  4060a8:	add	x9, x19, x9
  4060ac:	ldr	w10, [x10, #8]
  4060b0:	ldr	w9, [x9, #8]
  4060b4:	neg	w8, w8
  4060b8:	mov	w11, #0xffffffff            	// #-1
  4060bc:	lsl	w8, w11, w8
  4060c0:	rev	w8, w8
  4060c4:	eor	w9, w9, w10
  4060c8:	tst	w9, w8
  4060cc:	b.eq	4060d8 <ferror@plt+0x39d8>  // b.none
  4060d0:	mov	w0, #0x1                   	// #1
  4060d4:	b	4060dc <ferror@plt+0x39dc>
  4060d8:	mov	w0, wzr
  4060dc:	ldp	x20, x19, [sp, #32]
  4060e0:	ldp	x22, x21, [sp, #16]
  4060e4:	ldp	x29, x30, [sp], #48
  4060e8:	ret
  4060ec:	sub	sp, sp, #0x140
  4060f0:	stp	x29, x30, [sp, #272]
  4060f4:	stp	x28, x21, [sp, #288]
  4060f8:	stp	x20, x19, [sp, #304]
  4060fc:	add	x29, sp, #0x110
  406100:	cbz	x1, 4062d0 <ferror@plt+0x3bd0>
  406104:	ldrh	w8, [x0, #6]
  406108:	mov	x19, x0
  40610c:	cbz	w8, 4062d0 <ferror@plt+0x3bd0>
  406110:	ldrsh	w20, [x19, #4]
  406114:	cmp	w20, #0x1
  406118:	b.lt	4062d0 <ferror@plt+0x3bd0>  // b.tstop
  40611c:	ldrh	w9, [x1], #4
  406120:	mov	w0, #0xffffffff            	// #-1
  406124:	sub	w9, w9, #0x6
  406128:	ror	w9, w9, #1
  40612c:	cmp	w9, #0x7
  406130:	b.hi	4062d4 <ferror@plt+0x3bd4>  // b.pmore
  406134:	adrp	x10, 40d000 <ferror@plt+0xa900>
  406138:	add	x10, x10, #0x166
  40613c:	adr	x11, 40614c <ferror@plt+0x3a4c>
  406140:	ldrb	w12, [x10, x9]
  406144:	add	x11, x11, x12, lsl #2
  406148:	br	x11
  40614c:	mov	w9, #0xc                   	// #12
  406150:	mov	w10, #0x2                   	// #2
  406154:	strh	w9, [sp, #14]
  406158:	strh	w10, [sp, #10]
  40615c:	ldrh	w10, [x1]
  406160:	strh	w10, [sp, #16]
  406164:	cmp	w9, w8
  406168:	b.ne	406280 <ferror@plt+0x3b80>  // b.any
  40616c:	b	4061e0 <ferror@plt+0x3ae0>
  406170:	mov	w9, #0x2                   	// #2
  406174:	mov	w10, #0x4                   	// #4
  406178:	strh	w9, [sp, #14]
  40617c:	strh	w10, [sp, #10]
  406180:	ldr	w10, [x1]
  406184:	str	w10, [sp, #16]
  406188:	cmp	w9, w8
  40618c:	b.ne	406280 <ferror@plt+0x3b80>  // b.any
  406190:	b	4061e0 <ferror@plt+0x3ae0>
  406194:	mov	w9, #0x4                   	// #4
  406198:	mov	w10, #0xa                   	// #10
  40619c:	strh	w9, [sp, #14]
  4061a0:	strh	w10, [sp, #10]
  4061a4:	ldrh	w10, [x1, #8]
  4061a8:	ldr	x11, [x1]
  4061ac:	strh	w10, [sp, #24]
  4061b0:	str	x11, [sp, #16]
  4061b4:	cmp	w9, w8
  4061b8:	b.eq	4061e0 <ferror@plt+0x3ae0>  // b.none
  4061bc:	b	406280 <ferror@plt+0x3b80>
  4061c0:	mov	w9, #0xa                   	// #10
  4061c4:	mov	w10, #0x10                  	// #16
  4061c8:	strh	w9, [sp, #14]
  4061cc:	strh	w10, [sp, #10]
  4061d0:	ldr	q0, [x1]
  4061d4:	stur	q0, [sp, #16]
  4061d8:	cmp	w9, w8
  4061dc:	b.ne	406280 <ferror@plt+0x3b80>  // b.any
  4061e0:	and	w8, w8, #0xf
  4061e4:	and	x9, x20, #0xffff
  4061e8:	mov	w10, #0xffff                	// #65535
  4061ec:	cmp	w8, #0xa
  4061f0:	strh	w10, [sp, #12]
  4061f4:	strh	wzr, [sp, #8]
  4061f8:	b.eq	40621c <ferror@plt+0x3b1c>  // b.none
  4061fc:	cmp	w8, #0x2
  406200:	b.ne	406260 <ferror@plt+0x3b60>  // b.any
  406204:	ldr	w8, [sp, #16]
  406208:	cbz	w8, 406258 <ferror@plt+0x3b58>
  40620c:	and	w8, w8, #0xf0
  406210:	cmp	w8, #0xe0
  406214:	b.eq	406230 <ferror@plt+0x3b30>  // b.none
  406218:	b	406250 <ferror@plt+0x3b50>
  40621c:	ldr	w8, [sp, #16]
  406220:	cbz	w8, 406238 <ferror@plt+0x3b38>
  406224:	mvn	w8, w8
  406228:	tst	w8, #0xff
  40622c:	b.ne	406250 <ferror@plt+0x3b50>  // b.any
  406230:	mov	w8, #0xa                   	// #10
  406234:	b	40625c <ferror@plt+0x3b5c>
  406238:	ldr	w8, [sp, #20]
  40623c:	cbnz	w8, 406250 <ferror@plt+0x3b50>
  406240:	ldr	w8, [sp, #24]
  406244:	cbnz	w8, 406250 <ferror@plt+0x3b50>
  406248:	ldr	w8, [sp, #28]
  40624c:	cbz	w8, 406258 <ferror@plt+0x3b58>
  406250:	mov	w8, #0x2                   	// #2
  406254:	b	40625c <ferror@plt+0x3b5c>
  406258:	mov	w8, #0x6                   	// #6
  40625c:	strh	w8, [sp, #8]
  406260:	lsr	x21, x9, #5
  406264:	cbz	w21, 406288 <ferror@plt+0x3b88>
  406268:	add	x8, sp, #0x8
  40626c:	add	x1, x19, #0x8
  406270:	add	x0, x8, #0x8
  406274:	lsl	x2, x21, #2
  406278:	bl	402330 <bcmp@plt>
  40627c:	cbz	w0, 406288 <ferror@plt+0x3b88>
  406280:	mov	w0, #0xffffffff            	// #-1
  406284:	b	4062d4 <ferror@plt+0x3bd4>
  406288:	and	w8, w20, #0xffff
  40628c:	and	w8, w8, #0x1f
  406290:	cbz	w8, 4062d0 <ferror@plt+0x3bd0>
  406294:	lsl	x9, x21, #2
  406298:	add	x10, sp, #0x8
  40629c:	add	x10, x10, x9
  4062a0:	add	x9, x19, x9
  4062a4:	ldr	w10, [x10, #8]
  4062a8:	ldr	w9, [x9, #8]
  4062ac:	neg	w8, w8
  4062b0:	mov	w11, #0xffffffff            	// #-1
  4062b4:	lsl	w8, w11, w8
  4062b8:	rev	w8, w8
  4062bc:	eor	w9, w9, w10
  4062c0:	tst	w9, w8
  4062c4:	b.eq	4062d0 <ferror@plt+0x3bd0>  // b.none
  4062c8:	mov	w0, #0x1                   	// #1
  4062cc:	b	4062d4 <ferror@plt+0x3bd4>
  4062d0:	mov	w0, wzr
  4062d4:	ldp	x20, x19, [sp, #304]
  4062d8:	ldp	x28, x21, [sp, #288]
  4062dc:	ldp	x29, x30, [sp, #272]
  4062e0:	add	sp, sp, #0x140
  4062e4:	ret
  4062e8:	stp	x29, x30, [sp, #-64]!
  4062ec:	str	x28, [sp, #16]
  4062f0:	stp	x22, x21, [sp, #32]
  4062f4:	stp	x20, x19, [sp, #48]
  4062f8:	mov	x29, sp
  4062fc:	sub	sp, sp, #0x400
  406300:	adrp	x0, 40d000 <ferror@plt+0xa900>
  406304:	add	x0, x0, #0x492
  406308:	bl	402660 <getenv@plt>
  40630c:	cbz	x0, 40632c <ferror@plt+0x3c2c>
  406310:	mov	w2, #0xa                   	// #10
  406314:	mov	x1, xzr
  406318:	bl	402430 <strtol@plt>
  40631c:	cmp	w0, #0x0
  406320:	mov	w8, #0x64                  	// #100
  406324:	csel	w19, w8, w0, eq  // eq = none
  406328:	b	4063d0 <ferror@plt+0x3cd0>
  40632c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  406330:	add	x0, x0, #0x495
  406334:	bl	402660 <getenv@plt>
  406338:	cbz	x0, 40634c <ferror@plt+0x3c4c>
  40633c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406340:	mov	x3, x0
  406344:	add	x2, x2, #0x26f
  406348:	b	406368 <ferror@plt+0x3c68>
  40634c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  406350:	add	x0, x0, #0x4a5
  406354:	bl	402660 <getenv@plt>
  406358:	cbz	x0, 4063ec <ferror@plt+0x3cec>
  40635c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406360:	mov	x3, x0
  406364:	add	x2, x2, #0x4af
  406368:	mov	x0, sp
  40636c:	mov	w1, #0x3ff                 	// #1023
  406370:	bl	4021b0 <snprintf@plt>
  406374:	adrp	x1, 40d000 <ferror@plt+0xa900>
  406378:	add	x1, x1, #0x6fe
  40637c:	mov	x0, sp
  406380:	bl	402540 <fopen64@plt>
  406384:	cbz	x0, 4063cc <ferror@plt+0x3ccc>
  406388:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40638c:	add	x1, x1, #0x4ce
  406390:	add	x2, x29, #0x1c
  406394:	add	x3, x29, #0x18
  406398:	mov	x20, x0
  40639c:	bl	402260 <__isoc99_fscanf@plt>
  4063a0:	ldp	w19, w22, [x29, #24]
  4063a4:	mov	w21, w0
  4063a8:	mov	x0, x20
  4063ac:	bl	402200 <fclose@plt>
  4063b0:	cmp	w21, #0x2
  4063b4:	b.ne	4063cc <ferror@plt+0x3ccc>  // b.any
  4063b8:	mov	w8, #0x4240                	// #16960
  4063bc:	movk	w8, #0xf, lsl #16
  4063c0:	cmp	w22, w8
  4063c4:	b.ne	4063cc <ferror@plt+0x3ccc>  // b.any
  4063c8:	cbnz	w19, 4063d0 <ferror@plt+0x3cd0>
  4063cc:	mov	w19, #0x64                  	// #100
  4063d0:	mov	w0, w19
  4063d4:	add	sp, sp, #0x400
  4063d8:	ldp	x20, x19, [sp, #48]
  4063dc:	ldp	x22, x21, [sp, #32]
  4063e0:	ldr	x28, [sp, #16]
  4063e4:	ldp	x29, x30, [sp], #64
  4063e8:	ret
  4063ec:	adrp	x8, 40d000 <ferror@plt+0xa900>
  4063f0:	add	x8, x8, #0x4bd
  4063f4:	ldr	q0, [x8]
  4063f8:	strb	wzr, [sp, #16]
  4063fc:	str	q0, [sp]
  406400:	b	406374 <ferror@plt+0x3c74>
  406404:	stp	x29, x30, [sp, #-16]!
  406408:	mov	w0, #0x2                   	// #2
  40640c:	mov	x29, sp
  406410:	bl	402580 <sysconf@plt>
  406414:	ldp	x29, x30, [sp], #16
  406418:	ret
  40641c:	sub	w9, w0, #0x2
  406420:	cmp	w9, #0x1a
  406424:	b.hi	406474 <ferror@plt+0x3d74>  // b.pmore
  406428:	adrp	x10, 40d000 <ferror@plt+0xa900>
  40642c:	add	x10, x10, #0x16e
  406430:	adr	x11, 406444 <ferror@plt+0x3d44>
  406434:	ldrb	w12, [x10, x9]
  406438:	add	x11, x11, x12, lsl #2
  40643c:	mov	x8, x2
  406440:	br	x11
  406444:	mov	x1, x8
  406448:	mov	x2, x3
  40644c:	mov	w3, w4
  406450:	b	4026f0 <inet_ntop@plt>
  406454:	ldrh	w9, [x8]
  406458:	cmp	w9, #0xa
  40645c:	b.eq	4064a4 <ferror@plt+0x3da4>  // b.none
  406460:	cmp	w9, #0x2
  406464:	b.ne	406474 <ferror@plt+0x3d74>  // b.any
  406468:	add	x1, x8, #0x4
  40646c:	mov	w0, #0x2                   	// #2
  406470:	b	406448 <ferror@plt+0x3d48>
  406474:	adrp	x0, 40d000 <ferror@plt+0xa900>
  406478:	add	x0, x0, #0x4e1
  40647c:	ret
  406480:	mov	w2, #0xffff                	// #65535
  406484:	mov	x0, x8
  406488:	b	4084b8 <ferror@plt+0x5db8>
  40648c:	sxtw	x9, w4
  406490:	mov	w0, #0x1c                  	// #28
  406494:	mov	x1, x8
  406498:	mov	x2, x3
  40649c:	mov	x3, x9
  4064a0:	b	409cd0 <ferror@plt+0x75d0>
  4064a4:	add	x1, x8, #0x8
  4064a8:	mov	w0, #0xa                   	// #10
  4064ac:	b	406448 <ferror@plt+0x3d48>
  4064b0:	adrp	x3, 41e000 <ferror@plt+0x1b900>
  4064b4:	add	x3, x3, #0x398
  4064b8:	mov	w4, #0x100                 	// #256
  4064bc:	b	40641c <ferror@plt+0x3d1c>
  4064c0:	stp	x29, x30, [sp, #-32]!
  4064c4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4064c8:	add	x1, x1, #0x4e5
  4064cc:	str	x19, [sp, #16]
  4064d0:	mov	x29, sp
  4064d4:	mov	x19, x0
  4064d8:	bl	402410 <strcmp@plt>
  4064dc:	cbz	w0, 406550 <ferror@plt+0x3e50>
  4064e0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4064e4:	add	x1, x1, #0x4ea
  4064e8:	mov	x0, x19
  4064ec:	bl	402410 <strcmp@plt>
  4064f0:	cbz	w0, 406558 <ferror@plt+0x3e58>
  4064f4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4064f8:	add	x1, x1, #0xb89
  4064fc:	mov	x0, x19
  406500:	bl	402410 <strcmp@plt>
  406504:	cbz	w0, 406560 <ferror@plt+0x3e60>
  406508:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40650c:	add	x1, x1, #0x4f0
  406510:	mov	x0, x19
  406514:	bl	402410 <strcmp@plt>
  406518:	cbz	w0, 406568 <ferror@plt+0x3e68>
  40651c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  406520:	add	x1, x1, #0x4f4
  406524:	mov	x0, x19
  406528:	bl	402410 <strcmp@plt>
  40652c:	cbz	w0, 406570 <ferror@plt+0x3e70>
  406530:	adrp	x1, 40d000 <ferror@plt+0xa900>
  406534:	add	x1, x1, #0x4f9
  406538:	mov	x0, x19
  40653c:	bl	402410 <strcmp@plt>
  406540:	cmp	w0, #0x0
  406544:	mov	w8, #0x7                   	// #7
  406548:	csel	w0, w8, wzr, eq  // eq = none
  40654c:	b	406574 <ferror@plt+0x3e74>
  406550:	mov	w0, #0x2                   	// #2
  406554:	b	406574 <ferror@plt+0x3e74>
  406558:	mov	w0, #0xa                   	// #10
  40655c:	b	406574 <ferror@plt+0x3e74>
  406560:	mov	w0, #0x11                  	// #17
  406564:	b	406574 <ferror@plt+0x3e74>
  406568:	mov	w0, #0x4                   	// #4
  40656c:	b	406574 <ferror@plt+0x3e74>
  406570:	mov	w0, #0x1c                  	// #28
  406574:	ldr	x19, [sp, #16]
  406578:	ldp	x29, x30, [sp], #32
  40657c:	ret
  406580:	sub	w8, w0, #0x2
  406584:	cmp	w8, #0x1a
  406588:	b.hi	4065b8 <ferror@plt+0x3eb8>  // b.pmore
  40658c:	adrp	x9, 40d000 <ferror@plt+0xa900>
  406590:	add	x9, x9, #0x189
  406594:	adr	x10, 4065ac <ferror@plt+0x3eac>
  406598:	ldrb	w11, [x9, x8]
  40659c:	add	x10, x10, x11, lsl #2
  4065a0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065a4:	add	x0, x0, #0x4e5
  4065a8:	br	x10
  4065ac:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065b0:	add	x0, x0, #0x4f0
  4065b4:	ret
  4065b8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065bc:	add	x0, x0, #0x4e1
  4065c0:	ret
  4065c4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065c8:	add	x0, x0, #0x4f9
  4065cc:	ret
  4065d0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065d4:	add	x0, x0, #0x4ea
  4065d8:	ret
  4065dc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065e0:	add	x0, x0, #0xb89
  4065e4:	ret
  4065e8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4065ec:	add	x0, x0, #0x4f4
  4065f0:	ret
  4065f4:	sub	sp, sp, #0x70
  4065f8:	stp	x29, x30, [sp, #16]
  4065fc:	stp	x28, x27, [sp, #32]
  406600:	stp	x26, x25, [sp, #48]
  406604:	stp	x24, x23, [sp, #64]
  406608:	stp	x22, x21, [sp, #80]
  40660c:	stp	x20, x19, [sp, #96]
  406610:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406614:	ldr	x8, [x8, #4064]
  406618:	mov	x21, x2
  40661c:	mov	w22, w0
  406620:	add	x29, sp, #0x10
  406624:	ldr	w8, [x8]
  406628:	cbz	w8, 40665c <ferror@plt+0x3f5c>
  40662c:	cmp	w1, #0x0
  406630:	b.le	406664 <ferror@plt+0x3f64>
  406634:	cmp	w22, #0xa
  406638:	mov	w12, w1
  40663c:	mov	w8, w1
  406640:	mov	w23, w22
  406644:	mov	x24, x21
  406648:	b.ne	406700 <ferror@plt+0x4000>  // b.any
  40664c:	ldr	w8, [x21]
  406650:	cbz	w8, 4066ac <ferror@plt+0x3fac>
  406654:	mov	w23, #0xa                   	// #10
  406658:	b	4066b8 <ferror@plt+0x3fb8>
  40665c:	mov	w2, w1
  406660:	b	406844 <ferror@plt+0x4144>
  406664:	sub	w8, w22, #0x2
  406668:	cmp	w8, #0x1a
  40666c:	mov	w2, wzr
  406670:	b.hi	406844 <ferror@plt+0x4144>  // b.pmore
  406674:	adrp	x9, 40d000 <ferror@plt+0xa900>
  406678:	add	x9, x9, #0x1a4
  40667c:	adr	x10, 40664c <ferror@plt+0x3f4c>
  406680:	ldrb	w11, [x9, x8]
  406684:	add	x10, x10, x11, lsl #2
  406688:	mov	w12, #0x4                   	// #4
  40668c:	mov	w1, #0x10                  	// #16
  406690:	mov	w8, #0x4                   	// #4
  406694:	mov	w23, w22
  406698:	mov	x24, x21
  40669c:	br	x10
  4066a0:	mov	w12, #0x2                   	// #2
  4066a4:	mov	w8, #0x2                   	// #2
  4066a8:	b	4066d0 <ferror@plt+0x3fd0>
  4066ac:	ldr	w8, [x21, #4]
  4066b0:	mov	w23, #0xa                   	// #10
  4066b4:	cbz	w8, 4066dc <ferror@plt+0x3fdc>
  4066b8:	mov	w12, w1
  4066bc:	mov	w8, w1
  4066c0:	mov	x24, x21
  4066c4:	b	406700 <ferror@plt+0x4000>
  4066c8:	mov	w12, #0xa                   	// #10
  4066cc:	mov	w8, #0xa                   	// #10
  4066d0:	mov	w23, w22
  4066d4:	mov	x24, x21
  4066d8:	b	406700 <ferror@plt+0x4000>
  4066dc:	ldr	w8, [x21, #8]
  4066e0:	add	x9, x21, #0xc
  4066e4:	mov	w10, #0x4                   	// #4
  4066e8:	mov	w11, #0x2                   	// #2
  4066ec:	cmn	w8, #0x10, lsl #12
  4066f0:	csel	w8, w10, w1, eq  // eq = none
  4066f4:	csel	w23, w11, w23, eq  // eq = none
  4066f8:	csel	x24, x9, x21, eq  // eq = none
  4066fc:	mov	w12, w1
  406700:	mov	w25, w8
  406704:	add	x8, x24, x25
  406708:	ldur	w8, [x8, #-4]
  40670c:	mov	w9, #0xff01                	// #65281
  406710:	movk	w9, #0xff00, lsl #16
  406714:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  406718:	mul	x9, x8, x9
  40671c:	lsr	x9, x9, #40
  406720:	add	w9, w9, w9, lsl #8
  406724:	sub	w28, w8, w9
  406728:	add	x19, x19, #0x5a0
  40672c:	ldr	x20, [x19, w28, uxtw #3]
  406730:	mov	w27, w4
  406734:	str	w12, [sp, #4]
  406738:	str	x3, [sp, #8]
  40673c:	cbz	x20, 406780 <ferror@plt+0x4080>
  406740:	mov	x26, x20
  406744:	b	406750 <ferror@plt+0x4050>
  406748:	ldr	x26, [x26]
  40674c:	cbz	x26, 406780 <ferror@plt+0x4080>
  406750:	ldrh	w8, [x26, #22]
  406754:	cmp	w23, w8
  406758:	b.ne	406748 <ferror@plt+0x4048>  // b.any
  40675c:	ldrh	w8, [x26, #18]
  406760:	cmp	w25, w8
  406764:	b.ne	406748 <ferror@plt+0x4048>  // b.any
  406768:	add	x0, x26, #0x18
  40676c:	mov	x1, x24
  406770:	mov	x2, x25
  406774:	bl	402330 <bcmp@plt>
  406778:	cbnz	w0, 406748 <ferror@plt+0x4048>
  40677c:	b	406804 <ferror@plt+0x4104>
  406780:	mov	w0, #0x118                 	// #280
  406784:	bl	402230 <malloc@plt>
  406788:	cbz	x0, 406838 <ferror@plt+0x4138>
  40678c:	mov	x26, x0
  406790:	strh	w23, [x0, #22]
  406794:	strh	w25, [x0, #18]
  406798:	str	xzr, [x0, #8]
  40679c:	add	x0, x0, #0x18
  4067a0:	mov	x1, x24
  4067a4:	mov	x2, x25
  4067a8:	bl	402070 <memcpy@plt>
  4067ac:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  4067b0:	ldr	w9, [x8, #1432]
  4067b4:	str	x20, [x26]
  4067b8:	str	x26, [x19, x28, lsl #3]
  4067bc:	add	w10, w9, #0x1
  4067c0:	str	w10, [x8, #1432]
  4067c4:	cbnz	w9, 4067d0 <ferror@plt+0x40d0>
  4067c8:	mov	w0, #0x1                   	// #1
  4067cc:	bl	402120 <sethostent@plt>
  4067d0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4067d4:	ldr	x8, [x8, #4016]
  4067d8:	ldr	x0, [x8]
  4067dc:	bl	402520 <fflush@plt>
  4067e0:	mov	x0, x24
  4067e4:	mov	w1, w25
  4067e8:	mov	w2, w23
  4067ec:	bl	402460 <gethostbyaddr@plt>
  4067f0:	cbz	x0, 406804 <ferror@plt+0x4104>
  4067f4:	ldr	x0, [x0]
  4067f8:	bl	402380 <strdup@plt>
  4067fc:	str	x0, [x26, #8]
  406800:	b	406808 <ferror@plt+0x4108>
  406804:	ldr	x0, [x26, #8]
  406808:	ldr	x3, [sp, #8]
  40680c:	ldr	w2, [sp, #4]
  406810:	mov	w4, w27
  406814:	cbz	x0, 406844 <ferror@plt+0x4144>
  406818:	ldp	x20, x19, [sp, #96]
  40681c:	ldp	x22, x21, [sp, #80]
  406820:	ldp	x24, x23, [sp, #64]
  406824:	ldp	x26, x25, [sp, #48]
  406828:	ldp	x28, x27, [sp, #32]
  40682c:	ldp	x29, x30, [sp, #16]
  406830:	add	sp, sp, #0x70
  406834:	ret
  406838:	ldr	w2, [sp, #4]
  40683c:	ldr	x3, [sp, #8]
  406840:	mov	w4, w27
  406844:	mov	w0, w22
  406848:	mov	w1, w2
  40684c:	mov	x2, x21
  406850:	ldp	x20, x19, [sp, #96]
  406854:	ldp	x22, x21, [sp, #80]
  406858:	ldp	x24, x23, [sp, #64]
  40685c:	ldp	x26, x25, [sp, #48]
  406860:	ldp	x28, x27, [sp, #32]
  406864:	ldp	x29, x30, [sp, #16]
  406868:	add	sp, sp, #0x70
  40686c:	b	40641c <ferror@plt+0x3d1c>
  406870:	adrp	x3, 41e000 <ferror@plt+0x1b900>
  406874:	add	x3, x3, #0x498
  406878:	mov	w4, #0x100                 	// #256
  40687c:	b	4065f4 <ferror@plt+0x3ef4>
  406880:	stp	x29, x30, [sp, #-80]!
  406884:	stp	x20, x19, [sp, #64]
  406888:	mov	x19, x2
  40688c:	cmp	w3, #0x3
  406890:	str	x25, [sp, #16]
  406894:	stp	x24, x23, [sp, #32]
  406898:	stp	x22, x21, [sp, #48]
  40689c:	mov	x29, sp
  4068a0:	b.lt	4068f4 <ferror@plt+0x41f4>  // b.tstop
  4068a4:	cmp	w1, #0x1
  4068a8:	b.lt	4068f4 <ferror@plt+0x41f4>  // b.tstop
  4068ac:	adrp	x22, 40d000 <ferror@plt+0xa900>
  4068b0:	mov	w20, w3
  4068b4:	mov	x21, x0
  4068b8:	mov	x24, xzr
  4068bc:	mov	w25, w1
  4068c0:	add	x22, x22, #0x641
  4068c4:	mov	x23, x19
  4068c8:	ldrb	w2, [x21, x24]
  4068cc:	mov	x0, x23
  4068d0:	mov	x1, x22
  4068d4:	bl	402150 <sprintf@plt>
  4068d8:	cmp	w20, #0x5
  4068dc:	b.lt	4068f4 <ferror@plt+0x41f4>  // b.tstop
  4068e0:	add	x24, x24, #0x1
  4068e4:	add	x23, x23, #0x2
  4068e8:	cmp	x24, x25
  4068ec:	sub	w20, w20, #0x2
  4068f0:	b.cc	4068c8 <ferror@plt+0x41c8>  // b.lo, b.ul, b.last
  4068f4:	mov	x0, x19
  4068f8:	ldp	x20, x19, [sp, #64]
  4068fc:	ldp	x22, x21, [sp, #48]
  406900:	ldp	x24, x23, [sp, #32]
  406904:	ldr	x25, [sp, #16]
  406908:	ldp	x29, x30, [sp], #80
  40690c:	ret
  406910:	sub	sp, sp, #0x50
  406914:	stp	x29, x30, [sp, #16]
  406918:	stp	x24, x23, [sp, #32]
  40691c:	stp	x22, x21, [sp, #48]
  406920:	stp	x20, x19, [sp, #64]
  406924:	add	x29, sp, #0x10
  406928:	mov	x20, x3
  40692c:	mov	w22, w2
  406930:	mov	x19, x1
  406934:	mov	x21, x0
  406938:	bl	4020a0 <strlen@plt>
  40693c:	tbnz	w0, #0, 4069c4 <ferror@plt+0x42c4>
  406940:	cbz	w22, 4069cc <ferror@plt+0x42cc>
  406944:	mov	x23, xzr
  406948:	mov	w24, w22
  40694c:	mov	x0, x21
  406950:	bl	4020a0 <strlen@plt>
  406954:	cmp	x0, #0x2
  406958:	b.cc	4069d0 <ferror@plt+0x42d0>  // b.lo, b.ul, b.last
  40695c:	add	x0, sp, #0x4
  406960:	mov	w2, #0x2                   	// #2
  406964:	mov	x1, x21
  406968:	bl	402600 <strncpy@plt>
  40696c:	strb	wzr, [sp, #6]
  406970:	bl	402650 <__errno_location@plt>
  406974:	mov	x22, x0
  406978:	str	wzr, [x0]
  40697c:	add	x0, sp, #0x4
  406980:	add	x1, sp, #0x8
  406984:	mov	w2, #0x10                  	// #16
  406988:	bl	402090 <strtoul@plt>
  40698c:	ldr	w8, [x22]
  406990:	cbnz	w8, 4069c4 <ferror@plt+0x42c4>
  406994:	cmp	w0, #0xff
  406998:	b.hi	4069c4 <ferror@plt+0x42c4>  // b.pmore
  40699c:	ldr	x8, [sp, #8]
  4069a0:	ldrb	w8, [x8]
  4069a4:	cbnz	w8, 4069c4 <ferror@plt+0x42c4>
  4069a8:	strb	w0, [x19, x23]
  4069ac:	add	x23, x23, #0x1
  4069b0:	cmp	x24, x23
  4069b4:	add	x21, x21, #0x2
  4069b8:	b.ne	40694c <ferror@plt+0x424c>  // b.any
  4069bc:	mov	w23, w24
  4069c0:	b	4069d0 <ferror@plt+0x42d0>
  4069c4:	mov	x19, xzr
  4069c8:	b	4069d8 <ferror@plt+0x42d8>
  4069cc:	mov	w23, wzr
  4069d0:	cbz	x20, 4069d8 <ferror@plt+0x42d8>
  4069d4:	str	w23, [x20]
  4069d8:	mov	x0, x19
  4069dc:	ldp	x20, x19, [sp, #64]
  4069e0:	ldp	x22, x21, [sp, #48]
  4069e4:	ldp	x24, x23, [sp, #32]
  4069e8:	ldp	x29, x30, [sp, #16]
  4069ec:	add	sp, sp, #0x50
  4069f0:	ret
  4069f4:	cmp	w2, #0x1
  4069f8:	b.lt	406a98 <ferror@plt+0x4398>  // b.tstop
  4069fc:	mov	w8, w2
  406a00:	add	x9, x0, #0x1
  406a04:	ldurb	w10, [x9, #-1]
  406a08:	sub	w11, w10, #0x41
  406a0c:	cmp	w11, #0x5
  406a10:	b.hi	406a1c <ferror@plt+0x431c>  // b.pmore
  406a14:	sub	w10, w10, #0x37
  406a18:	b	406a3c <ferror@plt+0x433c>
  406a1c:	sub	w11, w10, #0x61
  406a20:	cmp	w11, #0x5
  406a24:	b.hi	406a30 <ferror@plt+0x4330>  // b.pmore
  406a28:	sub	w10, w10, #0x57
  406a2c:	b	406a3c <ferror@plt+0x433c>
  406a30:	sub	w10, w10, #0x30
  406a34:	cmp	w10, #0x9
  406a38:	b.hi	406aa0 <ferror@plt+0x43a0>  // b.pmore
  406a3c:	tbnz	w10, #31, 406aa0 <ferror@plt+0x43a0>
  406a40:	lsl	w10, w10, #4
  406a44:	strb	w10, [x1]
  406a48:	ldrb	w11, [x9]
  406a4c:	sub	w12, w11, #0x41
  406a50:	cmp	w12, #0x5
  406a54:	b.hi	406a60 <ferror@plt+0x4360>  // b.pmore
  406a58:	sub	w11, w11, #0x37
  406a5c:	b	406a80 <ferror@plt+0x4380>
  406a60:	sub	w12, w11, #0x61
  406a64:	cmp	w12, #0x5
  406a68:	b.hi	406a74 <ferror@plt+0x4374>  // b.pmore
  406a6c:	sub	w11, w11, #0x57
  406a70:	b	406a80 <ferror@plt+0x4380>
  406a74:	sub	w11, w11, #0x30
  406a78:	cmp	w11, #0x9
  406a7c:	b.hi	406aa0 <ferror@plt+0x43a0>  // b.pmore
  406a80:	tbnz	w11, #31, 406aa0 <ferror@plt+0x43a0>
  406a84:	orr	w10, w10, w11
  406a88:	subs	x8, x8, #0x1
  406a8c:	strb	w10, [x1], #1
  406a90:	add	x9, x9, #0x2
  406a94:	b.ne	406a04 <ferror@plt+0x4304>  // b.any
  406a98:	mov	w0, wzr
  406a9c:	ret
  406aa0:	mov	w0, #0xffffffff            	// #-1
  406aa4:	ret
  406aa8:	stp	x29, x30, [sp, #-48]!
  406aac:	stp	x22, x21, [sp, #16]
  406ab0:	mov	x21, x0
  406ab4:	stp	x20, x19, [sp, #32]
  406ab8:	mov	x19, x2
  406abc:	rev	w8, w21
  406ac0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406ac4:	adrp	x4, 40c000 <ferror@plt+0x9900>
  406ac8:	mov	x20, x1
  406acc:	lsr	w3, w8, #16
  406ad0:	add	x2, x2, #0x500
  406ad4:	add	x4, x4, #0x8c8
  406ad8:	mov	x0, x1
  406adc:	mov	x1, x19
  406ae0:	mov	x29, sp
  406ae4:	bl	4021b0 <snprintf@plt>
  406ae8:	tbnz	w0, #31, 406b78 <ferror@plt+0x4478>
  406aec:	ubfx	x8, x21, #16, #16
  406af0:	mov	w22, w0
  406af4:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406af8:	adrp	x4, 40c000 <ferror@plt+0x9900>
  406afc:	rev16	w3, w8
  406b00:	add	x0, x20, x22
  406b04:	sub	x1, x19, x22
  406b08:	add	x2, x2, #0x500
  406b0c:	add	x4, x4, #0x8c8
  406b10:	bl	4021b0 <snprintf@plt>
  406b14:	tbnz	w0, #31, 406b78 <ferror@plt+0x4478>
  406b18:	lsr	x8, x21, #32
  406b1c:	add	x22, x22, w0, uxtw
  406b20:	rev	w8, w8
  406b24:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406b28:	adrp	x4, 40c000 <ferror@plt+0x9900>
  406b2c:	add	x0, x20, x22
  406b30:	lsr	w3, w8, #16
  406b34:	sub	x1, x19, x22
  406b38:	add	x2, x2, #0x500
  406b3c:	add	x4, x4, #0x8c8
  406b40:	bl	4021b0 <snprintf@plt>
  406b44:	tbnz	w0, #31, 406b78 <ferror@plt+0x4478>
  406b48:	lsr	x8, x21, #48
  406b4c:	add	x21, x22, w0, uxtw
  406b50:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406b54:	adrp	x4, 40d000 <ferror@plt+0xa900>
  406b58:	rev16	w3, w8
  406b5c:	add	x0, x20, x21
  406b60:	sub	x1, x19, x21
  406b64:	add	x2, x2, #0x500
  406b68:	add	x4, x4, #0xbbf
  406b6c:	bl	4021b0 <snprintf@plt>
  406b70:	tbnz	w0, #31, 406b78 <ferror@plt+0x4478>
  406b74:	add	w0, w0, w21
  406b78:	ldp	x20, x19, [sp, #32]
  406b7c:	ldp	x22, x21, [sp, #16]
  406b80:	ldp	x29, x30, [sp], #48
  406b84:	ret
  406b88:	stp	x29, x30, [sp, #-64]!
  406b8c:	stp	x24, x23, [sp, #16]
  406b90:	stp	x22, x21, [sp, #32]
  406b94:	stp	x20, x19, [sp, #48]
  406b98:	mov	x29, sp
  406b9c:	cbz	x1, 406c0c <ferror@plt+0x450c>
  406ba0:	mov	x19, x2
  406ba4:	mov	x20, x1
  406ba8:	mov	x21, x0
  406bac:	bl	402420 <__ctype_b_loc@plt>
  406bb0:	adrp	x23, 40d000 <ferror@plt+0xa900>
  406bb4:	mov	x22, x0
  406bb8:	add	x23, x23, #0x505
  406bbc:	b	406bd8 <ferror@plt+0x44d8>
  406bc0:	mov	x0, x23
  406bc4:	mov	w1, w24
  406bc8:	bl	402630 <printf@plt>
  406bcc:	subs	x20, x20, #0x1
  406bd0:	add	x21, x21, #0x1
  406bd4:	b.eq	406c0c <ferror@plt+0x450c>  // b.none
  406bd8:	ldrb	w24, [x21]
  406bdc:	cmp	x24, #0x5c
  406be0:	b.eq	406bc0 <ferror@plt+0x44c0>  // b.none
  406be4:	ldr	x8, [x22]
  406be8:	ldrh	w8, [x8, x24, lsl #1]
  406bec:	tbz	w8, #14, 406bc0 <ferror@plt+0x44c0>
  406bf0:	mov	x0, x19
  406bf4:	mov	w1, w24
  406bf8:	bl	4024d0 <strchr@plt>
  406bfc:	cbnz	x0, 406bc0 <ferror@plt+0x44c0>
  406c00:	mov	w0, w24
  406c04:	bl	402670 <putchar@plt>
  406c08:	b	406bcc <ferror@plt+0x44cc>
  406c0c:	ldp	x20, x19, [sp, #48]
  406c10:	ldp	x22, x21, [sp, #32]
  406c14:	ldp	x24, x23, [sp, #16]
  406c18:	ldp	x29, x30, [sp], #64
  406c1c:	ret
  406c20:	sub	sp, sp, #0x60
  406c24:	stp	x29, x30, [sp, #64]
  406c28:	add	x29, sp, #0x40
  406c2c:	stp	x20, x19, [sp, #80]
  406c30:	mov	x19, x0
  406c34:	sub	x0, x29, #0x10
  406c38:	mov	x1, xzr
  406c3c:	bl	4022e0 <gettimeofday@plt>
  406c40:	sub	x0, x29, #0x10
  406c44:	bl	4021d0 <localtime@plt>
  406c48:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406c4c:	ldr	x8, [x8, #4032]
  406c50:	mov	x3, x0
  406c54:	ldr	w8, [x8]
  406c58:	cbz	w8, 406c88 <ferror@plt+0x4588>
  406c5c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406c60:	add	x2, x2, #0x50b
  406c64:	add	x0, sp, #0x8
  406c68:	mov	w1, #0x28                  	// #40
  406c6c:	bl	402180 <strftime@plt>
  406c70:	ldur	x3, [x29, #-8]
  406c74:	adrp	x1, 40d000 <ferror@plt+0xa900>
  406c78:	add	x1, x1, #0x51d
  406c7c:	add	x2, sp, #0x8
  406c80:	mov	x0, x19
  406c84:	b	406cb4 <ferror@plt+0x45b4>
  406c88:	mov	x0, x3
  406c8c:	bl	4025a0 <asctime@plt>
  406c90:	mov	x20, x0
  406c94:	bl	4020a0 <strlen@plt>
  406c98:	add	x8, x0, x20
  406c9c:	sturb	wzr, [x8, #-1]
  406ca0:	ldur	x3, [x29, #-8]
  406ca4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  406ca8:	add	x1, x1, #0x529
  406cac:	mov	x0, x19
  406cb0:	mov	x2, x20
  406cb4:	bl	4026c0 <fprintf@plt>
  406cb8:	ldp	x20, x19, [sp, #80]
  406cbc:	ldp	x29, x30, [sp, #64]
  406cc0:	mov	w0, wzr
  406cc4:	add	sp, sp, #0x60
  406cc8:	ret
  406ccc:	sub	sp, sp, #0x70
  406cd0:	stp	x29, x30, [sp, #64]
  406cd4:	stp	x22, x21, [sp, #80]
  406cd8:	stp	x20, x19, [sp, #96]
  406cdc:	ldr	x8, [x2, #40]
  406ce0:	mov	x20, x1
  406ce4:	mov	x19, x0
  406ce8:	add	x29, sp, #0x40
  406cec:	cbz	x8, 406d24 <ferror@plt+0x4624>
  406cf0:	ldr	w22, [x8, #4]
  406cf4:	cbz	w22, 406d2c <ferror@plt+0x462c>
  406cf8:	ldr	x8, [x2, #296]
  406cfc:	cbz	x8, 406d58 <ferror@plt+0x4658>
  406d00:	bl	409184 <ferror@plt+0x6a84>
  406d04:	tbz	w0, #0, 406da4 <ferror@plt+0x46a4>
  406d08:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406d0c:	add	x2, x2, #0x541
  406d10:	mov	w0, #0x2                   	// #2
  406d14:	mov	w1, #0x6                   	// #6
  406d18:	mov	x3, xzr
  406d1c:	mov	w4, w22
  406d20:	bl	4092ac <ferror@plt+0x6bac>
  406d24:	mov	w22, wzr
  406d28:	b	406de8 <ferror@plt+0x46e8>
  406d2c:	bl	409184 <ferror@plt+0x6a84>
  406d30:	tbz	w0, #0, 406dbc <ferror@plt+0x46bc>
  406d34:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406d38:	add	x2, x2, #0xb89
  406d3c:	mov	w0, #0x2                   	// #2
  406d40:	mov	w1, #0x6                   	// #6
  406d44:	mov	x3, xzr
  406d48:	mov	x4, xzr
  406d4c:	bl	40994c <ferror@plt+0x724c>
  406d50:	mov	w22, wzr
  406d54:	b	406de8 <ferror@plt+0x46e8>
  406d58:	mov	w0, w22
  406d5c:	bl	407f94 <ferror@plt+0x5894>
  406d60:	mov	x21, x0
  406d64:	bl	409184 <ferror@plt+0x6a84>
  406d68:	tbz	w0, #0, 406d8c <ferror@plt+0x468c>
  406d6c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406d70:	add	x2, x2, #0xb89
  406d74:	mov	w0, #0x2                   	// #2
  406d78:	mov	w1, #0x6                   	// #6
  406d7c:	mov	x3, xzr
  406d80:	mov	x4, x21
  406d84:	bl	40970c <ferror@plt+0x700c>
  406d88:	mov	x21, xzr
  406d8c:	mov	w0, w22
  406d90:	bl	4081b8 <ferror@plt+0x5ab8>
  406d94:	mvn	w8, w0
  406d98:	and	w22, w8, #0x1
  406d9c:	cbnz	x21, 406dc8 <ferror@plt+0x46c8>
  406da0:	b	406de8 <ferror@plt+0x46e8>
  406da4:	mov	w0, w22
  406da8:	bl	407f58 <ferror@plt+0x5858>
  406dac:	mov	x21, x0
  406db0:	mov	w22, wzr
  406db4:	cbnz	x21, 406dc8 <ferror@plt+0x46c8>
  406db8:	b	406de8 <ferror@plt+0x46e8>
  406dbc:	adrp	x21, 40d000 <ferror@plt+0xa900>
  406dc0:	mov	w22, wzr
  406dc4:	add	x21, x21, #0x54c
  406dc8:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406dcc:	add	x2, x2, #0x551
  406dd0:	mov	x0, sp
  406dd4:	mov	w1, #0x40                  	// #64
  406dd8:	mov	x3, x20
  406ddc:	mov	x4, x21
  406de0:	bl	4021b0 <snprintf@plt>
  406de4:	mov	x20, sp
  406de8:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406dec:	add	x2, x2, #0x557
  406df0:	mov	w0, #0x4                   	// #4
  406df4:	mov	w1, wzr
  406df8:	mov	x3, x19
  406dfc:	mov	x4, x20
  406e00:	bl	40970c <ferror@plt+0x700c>
  406e04:	mov	w0, w22
  406e08:	ldp	x20, x19, [sp, #96]
  406e0c:	ldp	x22, x21, [sp, #80]
  406e10:	ldp	x29, x30, [sp, #64]
  406e14:	add	sp, sp, #0x70
  406e18:	ret
  406e1c:	sub	sp, sp, #0x70
  406e20:	stp	x22, x21, [sp, #80]
  406e24:	mov	x21, x2
  406e28:	mov	w2, #0xa                   	// #10
  406e2c:	mov	x3, x21
  406e30:	stp	x29, x30, [sp, #16]
  406e34:	stp	x28, x27, [sp, #32]
  406e38:	stp	x26, x25, [sp, #48]
  406e3c:	stp	x24, x23, [sp, #64]
  406e40:	stp	x20, x19, [sp, #96]
  406e44:	add	x29, sp, #0x10
  406e48:	mov	x19, x1
  406e4c:	mov	x22, x0
  406e50:	bl	402680 <__getdelim@plt>
  406e54:	mov	x20, x0
  406e58:	tbnz	x0, #63, 406fac <ferror@plt+0x48ac>
  406e5c:	adrp	x28, 41d000 <ferror@plt+0x1a900>
  406e60:	ldr	x28, [x28, #4000]
  406e64:	mov	w1, #0x23                  	// #35
  406e68:	ldr	w8, [x28]
  406e6c:	add	w8, w8, #0x1
  406e70:	str	w8, [x28]
  406e74:	ldr	x23, [x22]
  406e78:	mov	x0, x23
  406e7c:	bl	4024d0 <strchr@plt>
  406e80:	cbz	x0, 406e8c <ferror@plt+0x478c>
  406e84:	strb	wzr, [x0]
  406e88:	ldr	x23, [x22]
  406e8c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  406e90:	add	x1, x1, #0x55e
  406e94:	mov	x0, x23
  406e98:	bl	4025e0 <strstr@plt>
  406e9c:	cbz	x0, 406fac <ferror@plt+0x48ac>
  406ea0:	adrp	x23, 40d000 <ferror@plt+0xa900>
  406ea4:	mov	x25, x0
  406ea8:	add	x23, x23, #0x55e
  406eac:	add	x0, sp, #0x8
  406eb0:	mov	x1, sp
  406eb4:	mov	w2, #0xa                   	// #10
  406eb8:	mov	x3, x21
  406ebc:	stp	xzr, xzr, [sp]
  406ec0:	bl	402680 <__getdelim@plt>
  406ec4:	mov	x24, x0
  406ec8:	tbnz	x0, #63, 406f5c <ferror@plt+0x485c>
  406ecc:	ldr	w8, [x28]
  406ed0:	mov	w1, #0x23                  	// #35
  406ed4:	add	w8, w8, #0x1
  406ed8:	str	w8, [x28]
  406edc:	strb	wzr, [x25]
  406ee0:	ldr	x25, [sp, #8]
  406ee4:	mov	x0, x25
  406ee8:	bl	4024d0 <strchr@plt>
  406eec:	cbz	x0, 406ef8 <ferror@plt+0x47f8>
  406ef0:	strb	wzr, [x0]
  406ef4:	ldr	x25, [sp, #8]
  406ef8:	ldr	x26, [x22]
  406efc:	mov	x0, x26
  406f00:	bl	4020a0 <strlen@plt>
  406f04:	mov	x27, x0
  406f08:	mov	x0, x25
  406f0c:	bl	4020a0 <strlen@plt>
  406f10:	add	x8, x27, x0
  406f14:	add	x1, x8, #0x1
  406f18:	mov	x0, x26
  406f1c:	str	x1, [x19]
  406f20:	bl	402350 <realloc@plt>
  406f24:	str	x0, [x22]
  406f28:	cbz	x0, 406f84 <ferror@plt+0x4884>
  406f2c:	ldr	x1, [sp, #8]
  406f30:	add	x8, x20, x24
  406f34:	sub	x20, x8, #0x2
  406f38:	bl	402290 <strcat@plt>
  406f3c:	ldr	x0, [sp, #8]
  406f40:	bl	402470 <free@plt>
  406f44:	ldr	x0, [x22]
  406f48:	mov	x1, x23
  406f4c:	bl	4025e0 <strstr@plt>
  406f50:	mov	x25, x0
  406f54:	cbnz	x0, 406eac <ferror@plt+0x47ac>
  406f58:	b	406fac <ferror@plt+0x48ac>
  406f5c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406f60:	ldr	x8, [x8, #3992]
  406f64:	adrp	x0, 40d000 <ferror@plt+0xa900>
  406f68:	add	x0, x0, #0x561
  406f6c:	mov	w1, #0x1a                  	// #26
  406f70:	ldr	x3, [x8]
  406f74:	mov	w2, #0x1                   	// #1
  406f78:	bl	4024f0 <fwrite@plt>
  406f7c:	mov	x20, x24
  406f80:	b	406fac <ferror@plt+0x48ac>
  406f84:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406f88:	ldr	x8, [x8, #3992]
  406f8c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  406f90:	add	x0, x0, #0x57c
  406f94:	mov	w1, #0xe                   	// #14
  406f98:	ldr	x3, [x8]
  406f9c:	mov	w2, #0x1                   	// #1
  406fa0:	bl	4024f0 <fwrite@plt>
  406fa4:	str	xzr, [x19]
  406fa8:	mov	x20, #0xffffffffffffffff    	// #-1
  406fac:	mov	x0, x20
  406fb0:	ldp	x20, x19, [sp, #96]
  406fb4:	ldp	x22, x21, [sp, #80]
  406fb8:	ldp	x24, x23, [sp, #64]
  406fbc:	ldp	x26, x25, [sp, #48]
  406fc0:	ldp	x28, x27, [sp, #32]
  406fc4:	ldp	x29, x30, [sp, #16]
  406fc8:	add	sp, sp, #0x70
  406fcc:	ret
  406fd0:	stp	x29, x30, [sp, #-64]!
  406fd4:	stp	x24, x23, [sp, #16]
  406fd8:	stp	x22, x21, [sp, #32]
  406fdc:	stp	x20, x19, [sp, #48]
  406fe0:	ldrb	w8, [x0]
  406fe4:	mov	x19, x1
  406fe8:	mov	x29, sp
  406fec:	cbz	w8, 407084 <ferror@plt+0x4984>
  406ff0:	adrp	x21, 40d000 <ferror@plt+0xa900>
  406ff4:	mov	x22, x0
  406ff8:	mov	w20, wzr
  406ffc:	sub	w23, w2, #0x1
  407000:	add	x21, x21, #0x1bf
  407004:	b	40703c <ferror@plt+0x493c>
  407008:	mov	x0, x22
  40700c:	mov	x1, x21
  407010:	add	w24, w20, #0x1
  407014:	str	x22, [x19, w20, sxtw #3]
  407018:	bl	402610 <strcspn@plt>
  40701c:	add	x0, x22, x0
  407020:	ldrb	w8, [x0]
  407024:	mov	w20, w24
  407028:	cbz	w8, 407088 <ferror@plt+0x4988>
  40702c:	mov	x22, x0
  407030:	ldrb	w8, [x22, #1]!
  407034:	strb	wzr, [x0]
  407038:	cbz	w8, 407088 <ferror@plt+0x4988>
  40703c:	mov	x0, x22
  407040:	mov	x1, x21
  407044:	bl	4024c0 <strspn@plt>
  407048:	add	x22, x22, x0
  40704c:	ldrb	w1, [x22]
  407050:	cbz	w1, 407088 <ferror@plt+0x4988>
  407054:	cmp	w20, w23
  407058:	b.ge	4070a4 <ferror@plt+0x49a4>  // b.tcont
  40705c:	cmp	w1, #0x27
  407060:	b.eq	40706c <ferror@plt+0x496c>  // b.none
  407064:	cmp	w1, #0x22
  407068:	b.ne	407008 <ferror@plt+0x4908>  // b.any
  40706c:	add	x0, x22, #0x1
  407070:	str	x0, [x19, w20, sxtw #3]
  407074:	bl	4024d0 <strchr@plt>
  407078:	cbz	x0, 4070bc <ferror@plt+0x49bc>
  40707c:	add	w20, w20, #0x1
  407080:	b	40702c <ferror@plt+0x492c>
  407084:	mov	w20, wzr
  407088:	str	xzr, [x19, w20, sxtw #3]
  40708c:	mov	w0, w20
  407090:	ldp	x20, x19, [sp, #48]
  407094:	ldp	x22, x21, [sp, #32]
  407098:	ldp	x24, x23, [sp, #16]
  40709c:	ldp	x29, x30, [sp], #64
  4070a0:	ret
  4070a4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4070a8:	ldr	x8, [x8, #3992]
  4070ac:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4070b0:	add	x0, x0, #0x58b
  4070b4:	mov	w1, #0x1e                  	// #30
  4070b8:	b	4070d0 <ferror@plt+0x49d0>
  4070bc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4070c0:	ldr	x8, [x8, #3992]
  4070c4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4070c8:	add	x0, x0, #0x5aa
  4070cc:	mov	w1, #0x1b                  	// #27
  4070d0:	ldr	x3, [x8]
  4070d4:	mov	w2, #0x1                   	// #1
  4070d8:	bl	4024f0 <fwrite@plt>
  4070dc:	mov	w0, #0x1                   	// #1
  4070e0:	bl	4020b0 <exit@plt>
  4070e4:	stp	x29, x30, [sp, #-48]!
  4070e8:	str	x21, [sp, #16]
  4070ec:	stp	x20, x19, [sp, #32]
  4070f0:	ldp	w8, w19, [x1, #16]
  4070f4:	mov	x29, sp
  4070f8:	mov	x20, x0
  4070fc:	add	x0, x29, #0x18
  407100:	str	x8, [x29, #24]
  407104:	bl	4021d0 <localtime@plt>
  407108:	bl	4025a0 <asctime@plt>
  40710c:	mov	x21, x0
  407110:	bl	4020a0 <strlen@plt>
  407114:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407118:	add	x8, x0, x21
  40711c:	add	x1, x1, #0x5c6
  407120:	mov	x0, x20
  407124:	mov	x2, x21
  407128:	mov	x3, x19
  40712c:	sturb	wzr, [x8, #-1]
  407130:	bl	4026c0 <fprintf@plt>
  407134:	ldp	x20, x19, [sp, #32]
  407138:	ldr	x21, [sp, #16]
  40713c:	ldp	x29, x30, [sp], #48
  407140:	ret
  407144:	stp	x29, x30, [sp, #-32]!
  407148:	str	x19, [sp, #16]
  40714c:	mov	x19, x1
  407150:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407154:	mov	w2, w0
  407158:	add	x1, x1, #0xe81
  40715c:	mov	x0, x19
  407160:	mov	x29, sp
  407164:	bl	402150 <sprintf@plt>
  407168:	mov	x0, x19
  40716c:	ldr	x19, [sp, #16]
  407170:	ldp	x29, x30, [sp], #32
  407174:	ret
  407178:	stp	x29, x30, [sp, #-48]!
  40717c:	stp	x20, x19, [sp, #32]
  407180:	mov	x19, x0
  407184:	mov	x0, x1
  407188:	str	x21, [sp, #16]
  40718c:	mov	x29, sp
  407190:	mov	x20, x1
  407194:	bl	4020a0 <strlen@plt>
  407198:	cmp	x0, #0x17
  40719c:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071a0:	mov	x21, x20
  4071a4:	ldrb	w8, [x21, #2]!
  4071a8:	cmp	w8, #0x3a
  4071ac:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071b0:	ldrb	w8, [x20, #5]
  4071b4:	cmp	w8, #0x3a
  4071b8:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071bc:	ldrb	w8, [x20, #8]
  4071c0:	cmp	w8, #0x3a
  4071c4:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071c8:	ldrb	w8, [x20, #11]
  4071cc:	cmp	w8, #0x3a
  4071d0:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071d4:	ldrb	w8, [x20, #14]
  4071d8:	cmp	w8, #0x3a
  4071dc:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071e0:	ldrb	w8, [x20, #17]
  4071e4:	cmp	w8, #0x3a
  4071e8:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071ec:	ldrb	w8, [x20, #20]
  4071f0:	cmp	w8, #0x3a
  4071f4:	b.ne	4073e0 <ferror@plt+0x4ce0>  // b.any
  4071f8:	add	x1, x29, #0x18
  4071fc:	mov	w2, #0x10                  	// #16
  407200:	mov	x0, x20
  407204:	str	xzr, [x19]
  407208:	bl	402090 <strtoul@plt>
  40720c:	mov	x8, x0
  407210:	cmp	x0, #0xff
  407214:	mov	w0, #0xffffffff            	// #-1
  407218:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  40721c:	ldr	x9, [x29, #24]
  407220:	cmp	x9, x21
  407224:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  407228:	ldr	x9, [x19]
  40722c:	add	x0, x20, #0x3
  407230:	add	x1, x29, #0x18
  407234:	mov	w2, #0x10                  	// #16
  407238:	orr	x8, x9, x8, lsl #56
  40723c:	str	x8, [x19]
  407240:	bl	402090 <strtoul@plt>
  407244:	mov	x8, x0
  407248:	cmp	x0, #0xff
  40724c:	mov	w0, #0xffffffff            	// #-1
  407250:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  407254:	ldr	x9, [x29, #24]
  407258:	add	x10, x20, #0x5
  40725c:	cmp	x9, x10
  407260:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  407264:	ldr	x9, [x19]
  407268:	add	x0, x20, #0x6
  40726c:	add	x1, x29, #0x18
  407270:	mov	w2, #0x10                  	// #16
  407274:	orr	x8, x9, x8, lsl #48
  407278:	str	x8, [x19]
  40727c:	bl	402090 <strtoul@plt>
  407280:	mov	x8, x0
  407284:	cmp	x0, #0xff
  407288:	mov	w0, #0xffffffff            	// #-1
  40728c:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  407290:	ldr	x9, [x29, #24]
  407294:	add	x10, x20, #0x8
  407298:	cmp	x9, x10
  40729c:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  4072a0:	ldr	x9, [x19]
  4072a4:	add	x0, x20, #0x9
  4072a8:	add	x1, x29, #0x18
  4072ac:	mov	w2, #0x10                  	// #16
  4072b0:	orr	x8, x9, x8, lsl #40
  4072b4:	str	x8, [x19]
  4072b8:	bl	402090 <strtoul@plt>
  4072bc:	mov	x8, x0
  4072c0:	cmp	x0, #0xff
  4072c4:	mov	w0, #0xffffffff            	// #-1
  4072c8:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  4072cc:	ldr	x9, [x29, #24]
  4072d0:	add	x10, x20, #0xb
  4072d4:	cmp	x9, x10
  4072d8:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  4072dc:	ldr	x9, [x19]
  4072e0:	add	x0, x20, #0xc
  4072e4:	add	x1, x29, #0x18
  4072e8:	mov	w2, #0x10                  	// #16
  4072ec:	orr	x8, x9, x8, lsl #32
  4072f0:	str	x8, [x19]
  4072f4:	bl	402090 <strtoul@plt>
  4072f8:	mov	x8, x0
  4072fc:	cmp	x0, #0xff
  407300:	mov	w0, #0xffffffff            	// #-1
  407304:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  407308:	ldr	x9, [x29, #24]
  40730c:	add	x10, x20, #0xe
  407310:	cmp	x9, x10
  407314:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  407318:	ldr	x9, [x19]
  40731c:	add	x0, x20, #0xf
  407320:	add	x1, x29, #0x18
  407324:	mov	w2, #0x10                  	// #16
  407328:	orr	x8, x9, x8, lsl #24
  40732c:	str	x8, [x19]
  407330:	bl	402090 <strtoul@plt>
  407334:	mov	x8, x0
  407338:	cmp	x0, #0xff
  40733c:	mov	w0, #0xffffffff            	// #-1
  407340:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  407344:	ldr	x9, [x29, #24]
  407348:	add	x10, x20, #0x11
  40734c:	cmp	x9, x10
  407350:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  407354:	ldr	x9, [x19]
  407358:	add	x0, x20, #0x12
  40735c:	add	x1, x29, #0x18
  407360:	mov	w2, #0x10                  	// #16
  407364:	orr	x8, x9, x8, lsl #16
  407368:	str	x8, [x19]
  40736c:	bl	402090 <strtoul@plt>
  407370:	mov	x8, x0
  407374:	cmp	x0, #0xff
  407378:	mov	w0, #0xffffffff            	// #-1
  40737c:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  407380:	ldr	x9, [x29, #24]
  407384:	add	x10, x20, #0x14
  407388:	cmp	x9, x10
  40738c:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  407390:	ldr	x9, [x19]
  407394:	add	x0, x20, #0x15
  407398:	add	x1, x29, #0x18
  40739c:	mov	w2, #0x10                  	// #16
  4073a0:	orr	x8, x9, x8, lsl #8
  4073a4:	str	x8, [x19]
  4073a8:	bl	402090 <strtoul@plt>
  4073ac:	mov	x8, x0
  4073b0:	cmp	x0, #0xff
  4073b4:	mov	w0, #0xffffffff            	// #-1
  4073b8:	b.hi	4073e4 <ferror@plt+0x4ce4>  // b.pmore
  4073bc:	ldr	x9, [x29, #24]
  4073c0:	add	x10, x20, #0x17
  4073c4:	cmp	x9, x10
  4073c8:	b.ne	4073e4 <ferror@plt+0x4ce4>  // b.any
  4073cc:	ldr	x9, [x19]
  4073d0:	mov	w0, wzr
  4073d4:	orr	x8, x9, x8
  4073d8:	str	x8, [x19]
  4073dc:	b	4073e4 <ferror@plt+0x4ce4>
  4073e0:	mov	w0, #0xffffffff            	// #-1
  4073e4:	ldp	x20, x19, [sp, #32]
  4073e8:	ldr	x21, [sp, #16]
  4073ec:	ldp	x29, x30, [sp], #48
  4073f0:	ret
  4073f4:	cmp	w0, #0x5
  4073f8:	mov	w0, w1
  4073fc:	b.ne	407414 <ferror@plt+0x4d14>  // b.any
  407400:	cmp	w0, #0x80
  407404:	b.eq	407418 <ferror@plt+0x4d18>  // b.none
  407408:	cmp	w0, #0x81
  40740c:	b.ne	407414 <ferror@plt+0x4d14>  // b.any
  407410:	mov	w0, #0xa                   	// #10
  407414:	ret
  407418:	mov	w0, #0x2                   	// #2
  40741c:	ret
  407420:	stp	x29, x30, [sp, #-64]!
  407424:	stp	x28, x23, [sp, #16]
  407428:	stp	x22, x21, [sp, #32]
  40742c:	stp	x20, x19, [sp, #48]
  407430:	mov	x29, sp
  407434:	sub	sp, sp, #0x9b0
  407438:	ldr	x23, [x1, #184]
  40743c:	mov	x19, x0
  407440:	cbz	x23, 407450 <ferror@plt+0x4d50>
  407444:	mov	w20, #0xc0                  	// #192
  407448:	mov	x21, x19
  40744c:	b	407460 <ferror@plt+0x4d60>
  407450:	ldr	x23, [x1, #56]
  407454:	cbz	x23, 407528 <ferror@plt+0x4e28>
  407458:	sub	x21, x29, #0x60
  40745c:	mov	w20, #0x60                  	// #96
  407460:	ldrh	w8, [x23]
  407464:	sub	x22, x8, #0x4
  407468:	subs	w8, w20, w22
  40746c:	b.le	407484 <ferror@plt+0x4d84>
  407470:	add	x0, x21, x22
  407474:	sxtw	x2, w8
  407478:	mov	w1, wzr
  40747c:	bl	4022c0 <memset@plt>
  407480:	b	407488 <ferror@plt+0x4d88>
  407484:	mov	x22, x20
  407488:	add	x1, x23, #0x4
  40748c:	mov	x0, x21
  407490:	mov	x2, x22
  407494:	bl	402070 <memcpy@plt>
  407498:	cmp	x21, x19
  40749c:	b.eq	40750c <ferror@plt+0x4e0c>  // b.none
  4074a0:	add	x8, x21, #0x60
  4074a4:	add	x9, x21, #0x4
  4074a8:	cmp	x8, x9
  4074ac:	csel	x9, x8, x9, hi  // hi = pmore
  4074b0:	mvn	x10, x21
  4074b4:	add	x9, x9, x10
  4074b8:	lsr	x9, x9, #2
  4074bc:	cbz	x9, 4074f4 <ferror@plt+0x4df4>
  4074c0:	add	x11, x9, #0x1
  4074c4:	and	x12, x11, #0x7ffffffffffffffe
  4074c8:	add	x9, x19, x12, lsl #3
  4074cc:	add	x10, x21, x12, lsl #2
  4074d0:	mov	x13, x12
  4074d4:	ldr	d0, [x21], #8
  4074d8:	subs	x13, x13, #0x2
  4074dc:	uxtl	v0.2d, v0.2s
  4074e0:	str	q0, [x19], #16
  4074e4:	b.ne	4074d4 <ferror@plt+0x4dd4>  // b.any
  4074e8:	cmp	x11, x12
  4074ec:	b.ne	4074fc <ferror@plt+0x4dfc>  // b.any
  4074f0:	b	40750c <ferror@plt+0x4e0c>
  4074f4:	mov	x9, x19
  4074f8:	mov	x10, x21
  4074fc:	ldr	w11, [x10], #4
  407500:	cmp	x10, x8
  407504:	str	x11, [x9], #8
  407508:	b.cc	4074fc <ferror@plt+0x4dfc>  // b.lo, b.ul, b.last
  40750c:	mov	w0, w20
  407510:	add	sp, sp, #0x9b0
  407514:	ldp	x20, x19, [sp, #48]
  407518:	ldp	x22, x21, [sp, #32]
  40751c:	ldp	x28, x23, [sp, #16]
  407520:	ldp	x29, x30, [sp], #64
  407524:	ret
  407528:	ldr	x2, [x1, #96]
  40752c:	cbz	x2, 4075b0 <ferror@plt+0x4eb0>
  407530:	ldrh	w8, [x2], #4
  407534:	add	x0, sp, #0x8
  407538:	mov	w1, #0x128                 	// #296
  40753c:	sub	w3, w8, #0x4
  407540:	bl	40c05c <ferror@plt+0x995c>
  407544:	ldr	x8, [sp, #32]
  407548:	cbz	x8, 4075a8 <ferror@plt+0x4ea8>
  40754c:	movi	v0.2d, #0x0
  407550:	stp	q0, q0, [x19, #160]
  407554:	stp	q0, q0, [x19, #128]
  407558:	stp	q0, q0, [x19, #96]
  40755c:	stp	q0, q0, [x19, #64]
  407560:	stp	q0, q0, [x19, #32]
  407564:	stp	q0, q0, [x19]
  407568:	ldur	x9, [x8, #12]
  40756c:	str	x9, [x19]
  407570:	ldur	x9, [x8, #20]
  407574:	str	x9, [x19, #16]
  407578:	ldur	x9, [x8, #44]
  40757c:	str	x9, [x19, #8]
  407580:	ldur	x9, [x8, #52]
  407584:	str	x9, [x19, #24]
  407588:	ldur	x9, [x8, #108]
  40758c:	str	x9, [x19, #32]
  407590:	ldur	x9, [x8, #116]
  407594:	str	x9, [x19, #40]
  407598:	ldur	x9, [x8, #188]
  40759c:	str	x9, [x19, #64]
  4075a0:	ldur	x8, [x8, #252]
  4075a4:	str	x8, [x19, #104]
  4075a8:	mov	w20, #0xc0                  	// #192
  4075ac:	b	40750c <ferror@plt+0x4e0c>
  4075b0:	mov	w20, #0xffffffff            	// #-1
  4075b4:	b	40750c <ferror@plt+0x4e0c>
  4075b8:	stp	x29, x30, [sp, #-48]!
  4075bc:	stp	x20, x19, [sp, #32]
  4075c0:	mov	x19, x0
  4075c4:	mov	x0, x1
  4075c8:	stp	x22, x21, [sp, #16]
  4075cc:	mov	x29, sp
  4075d0:	mov	x22, x2
  4075d4:	mov	x21, x1
  4075d8:	bl	4020a0 <strlen@plt>
  4075dc:	mov	x20, x0
  4075e0:	cbz	x22, 407604 <ferror@plt+0x4f04>
  4075e4:	sub	x8, x22, #0x1
  4075e8:	cmp	x20, x8
  4075ec:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  4075f0:	mov	x0, x19
  4075f4:	mov	x1, x21
  4075f8:	mov	x2, x22
  4075fc:	bl	402070 <memcpy@plt>
  407600:	strb	wzr, [x19, x22]
  407604:	mov	x0, x20
  407608:	ldp	x20, x19, [sp, #32]
  40760c:	ldp	x22, x21, [sp, #16]
  407610:	ldp	x29, x30, [sp], #48
  407614:	ret
  407618:	stp	x29, x30, [sp, #-64]!
  40761c:	str	x23, [sp, #16]
  407620:	stp	x22, x21, [sp, #32]
  407624:	stp	x20, x19, [sp, #48]
  407628:	mov	x29, sp
  40762c:	mov	x21, x2
  407630:	mov	x20, x1
  407634:	mov	x22, x0
  407638:	bl	4020a0 <strlen@plt>
  40763c:	mov	x19, x0
  407640:	cmp	x0, x21
  407644:	b.cs	407684 <ferror@plt+0x4f84>  // b.hs, b.nlast
  407648:	mov	x0, x20
  40764c:	sub	x23, x21, x19
  407650:	bl	4020a0 <strlen@plt>
  407654:	mov	x21, x0
  407658:	cbz	x23, 407690 <ferror@plt+0x4f90>
  40765c:	sub	x8, x23, #0x1
  407660:	cmp	x21, x8
  407664:	add	x22, x22, x19
  407668:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40766c:	mov	x0, x22
  407670:	mov	x1, x20
  407674:	mov	x2, x23
  407678:	bl	402070 <memcpy@plt>
  40767c:	strb	wzr, [x22, x23]
  407680:	b	407690 <ferror@plt+0x4f90>
  407684:	mov	x0, x20
  407688:	bl	4020a0 <strlen@plt>
  40768c:	mov	x21, x0
  407690:	add	x0, x21, x19
  407694:	ldp	x20, x19, [sp, #48]
  407698:	ldp	x22, x21, [sp, #32]
  40769c:	ldr	x23, [sp, #16]
  4076a0:	ldp	x29, x30, [sp], #64
  4076a4:	ret
  4076a8:	stp	x29, x30, [sp, #-32]!
  4076ac:	str	x19, [sp, #16]
  4076b0:	mov	x29, sp
  4076b4:	bl	402160 <getuid@plt>
  4076b8:	cbz	w0, 40770c <ferror@plt+0x500c>
  4076bc:	bl	402110 <geteuid@plt>
  4076c0:	cbz	w0, 40770c <ferror@plt+0x500c>
  4076c4:	bl	402440 <cap_get_proc@plt>
  4076c8:	cbz	x0, 407718 <ferror@plt+0x5018>
  4076cc:	add	x3, x29, #0x1c
  4076d0:	mov	w1, #0xc                   	// #12
  4076d4:	mov	w2, #0x2                   	// #2
  4076d8:	mov	x19, x0
  4076dc:	bl	402320 <cap_get_flag@plt>
  4076e0:	cbnz	w0, 407718 <ferror@plt+0x5018>
  4076e4:	ldr	w8, [x29, #28]
  4076e8:	cbnz	w8, 407704 <ferror@plt+0x5004>
  4076ec:	mov	x0, x19
  4076f0:	bl	402560 <cap_clear@plt>
  4076f4:	cbnz	w0, 407718 <ferror@plt+0x5018>
  4076f8:	mov	x0, x19
  4076fc:	bl	402370 <cap_set_proc@plt>
  407700:	cbnz	w0, 407718 <ferror@plt+0x5018>
  407704:	mov	x0, x19
  407708:	bl	4025b0 <cap_free@plt>
  40770c:	ldr	x19, [sp, #16]
  407710:	ldp	x29, x30, [sp], #32
  407714:	ret
  407718:	mov	w0, #0x1                   	// #1
  40771c:	bl	4020b0 <exit@plt>
  407720:	sub	sp, sp, #0x40
  407724:	str	x21, [sp, #40]
  407728:	mov	x21, x1
  40772c:	stp	x20, x19, [sp, #48]
  407730:	mov	x19, x0
  407734:	add	x1, sp, #0x8
  407738:	mov	x0, x21
  40773c:	str	d8, [sp, #16]
  407740:	stp	x29, x30, [sp, #24]
  407744:	add	x29, sp, #0x10
  407748:	bl	402100 <strtod@plt>
  40774c:	ldr	x20, [sp, #8]
  407750:	cmp	x20, x21
  407754:	b.eq	407818 <ferror@plt+0x5118>  // b.none
  407758:	ldrb	w8, [x20]
  40775c:	mov	v8.16b, v0.16b
  407760:	cbz	w8, 407830 <ferror@plt+0x5130>
  407764:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407768:	add	x1, x1, #0x270
  40776c:	mov	x0, x20
  407770:	bl	402340 <strcasecmp@plt>
  407774:	cbz	w0, 407820 <ferror@plt+0x5120>
  407778:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40777c:	add	x1, x1, #0x287
  407780:	mov	x0, x20
  407784:	bl	402340 <strcasecmp@plt>
  407788:	cbz	w0, 407820 <ferror@plt+0x5120>
  40778c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407790:	add	x1, x1, #0x28c
  407794:	mov	x0, x20
  407798:	bl	402340 <strcasecmp@plt>
  40779c:	cbz	w0, 407820 <ferror@plt+0x5120>
  4077a0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4077a4:	add	x1, x1, #0x616
  4077a8:	mov	x0, x20
  4077ac:	bl	402340 <strcasecmp@plt>
  4077b0:	cbz	w0, 407854 <ferror@plt+0x5154>
  4077b4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4077b8:	add	x1, x1, #0x286
  4077bc:	mov	x0, x20
  4077c0:	bl	402340 <strcasecmp@plt>
  4077c4:	cbz	w0, 407854 <ferror@plt+0x5154>
  4077c8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4077cc:	add	x1, x1, #0x28b
  4077d0:	mov	x0, x20
  4077d4:	bl	402340 <strcasecmp@plt>
  4077d8:	cbz	w0, 407854 <ferror@plt+0x5154>
  4077dc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4077e0:	add	x1, x1, #0x62f
  4077e4:	mov	x0, x20
  4077e8:	bl	402340 <strcasecmp@plt>
  4077ec:	cbz	w0, 407830 <ferror@plt+0x5130>
  4077f0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4077f4:	add	x1, x1, #0x5dc
  4077f8:	mov	x0, x20
  4077fc:	bl	402340 <strcasecmp@plt>
  407800:	cbz	w0, 407830 <ferror@plt+0x5130>
  407804:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407808:	add	x1, x1, #0x5e1
  40780c:	mov	x0, x20
  407810:	bl	402340 <strcasecmp@plt>
  407814:	cbz	w0, 407830 <ferror@plt+0x5130>
  407818:	mov	w0, #0xffffffff            	// #-1
  40781c:	b	40783c <ferror@plt+0x513c>
  407820:	mov	x8, #0x848000000000        	// #145685290680320
  407824:	movk	x8, #0x412e, lsl #48
  407828:	fmov	d0, x8
  40782c:	fmul	d8, d8, d0
  407830:	fcvtzu	w8, d8
  407834:	mov	w0, wzr
  407838:	str	w8, [x19]
  40783c:	ldp	x20, x19, [sp, #48]
  407840:	ldr	x21, [sp, #40]
  407844:	ldp	x29, x30, [sp, #24]
  407848:	ldr	d8, [sp, #16]
  40784c:	add	sp, sp, #0x40
  407850:	ret
  407854:	mov	x8, #0x400000000000        	// #70368744177664
  407858:	movk	x8, #0x408f, lsl #48
  40785c:	b	407828 <ferror@plt+0x5128>
  407860:	stp	x29, x30, [sp, #-32]!
  407864:	mov	w8, #0x4240                	// #16960
  407868:	movk	w8, #0xf, lsl #16
  40786c:	str	x19, [sp, #16]
  407870:	mov	x19, x1
  407874:	cmp	w0, w8
  407878:	ucvtf	d0, w0
  40787c:	mov	x29, sp
  407880:	b.cc	4078a0 <ferror@plt+0x51a0>  // b.lo, b.ul, b.last
  407884:	mov	x8, #0x848000000000        	// #145685290680320
  407888:	movk	x8, #0x412e, lsl #48
  40788c:	fmov	d1, x8
  407890:	adrp	x2, 40d000 <ferror@plt+0xa900>
  407894:	fdiv	d0, d0, d1
  407898:	add	x2, x2, #0x60c
  40789c:	b	4078c4 <ferror@plt+0x51c4>
  4078a0:	mov	w3, w0
  4078a4:	cmp	w0, #0x3e8
  4078a8:	b.cc	4078d4 <ferror@plt+0x51d4>  // b.lo, b.ul, b.last
  4078ac:	mov	x8, #0x400000000000        	// #70368744177664
  4078b0:	movk	x8, #0x408f, lsl #48
  4078b4:	fmov	d1, x8
  4078b8:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4078bc:	fdiv	d0, d0, d1
  4078c0:	add	x2, x2, #0x612
  4078c4:	mov	w1, #0x3f                  	// #63
  4078c8:	mov	x0, x19
  4078cc:	bl	4021b0 <snprintf@plt>
  4078d0:	b	4078e8 <ferror@plt+0x51e8>
  4078d4:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4078d8:	add	x2, x2, #0x619
  4078dc:	mov	w1, #0x3f                  	// #63
  4078e0:	mov	x0, x19
  4078e4:	bl	4021b0 <snprintf@plt>
  4078e8:	mov	x0, x19
  4078ec:	ldr	x19, [sp, #16]
  4078f0:	ldp	x29, x30, [sp], #32
  4078f4:	ret
  4078f8:	sub	sp, sp, #0x40
  4078fc:	str	x21, [sp, #40]
  407900:	mov	x21, x1
  407904:	stp	x20, x19, [sp, #48]
  407908:	mov	x19, x0
  40790c:	add	x1, sp, #0x8
  407910:	mov	x0, x21
  407914:	str	d8, [sp, #16]
  407918:	stp	x29, x30, [sp, #24]
  40791c:	add	x29, sp, #0x10
  407920:	bl	402100 <strtod@plt>
  407924:	ldr	x20, [sp, #8]
  407928:	cmp	x20, x21
  40792c:	b.eq	407a2c <ferror@plt+0x532c>  // b.none
  407930:	ldrb	w8, [x20]
  407934:	mov	v8.16b, v0.16b
  407938:	cbz	w8, 407a44 <ferror@plt+0x5344>
  40793c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407940:	add	x1, x1, #0x270
  407944:	mov	x0, x20
  407948:	bl	402340 <strcasecmp@plt>
  40794c:	cbz	w0, 407a34 <ferror@plt+0x5334>
  407950:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407954:	add	x1, x1, #0x287
  407958:	mov	x0, x20
  40795c:	bl	402340 <strcasecmp@plt>
  407960:	cbz	w0, 407a34 <ferror@plt+0x5334>
  407964:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407968:	add	x1, x1, #0x28c
  40796c:	mov	x0, x20
  407970:	bl	402340 <strcasecmp@plt>
  407974:	cbz	w0, 407a34 <ferror@plt+0x5334>
  407978:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40797c:	add	x1, x1, #0x616
  407980:	mov	x0, x20
  407984:	bl	402340 <strcasecmp@plt>
  407988:	cbz	w0, 407a68 <ferror@plt+0x5368>
  40798c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407990:	add	x1, x1, #0x286
  407994:	mov	x0, x20
  407998:	bl	402340 <strcasecmp@plt>
  40799c:	cbz	w0, 407a68 <ferror@plt+0x5368>
  4079a0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4079a4:	add	x1, x1, #0x28b
  4079a8:	mov	x0, x20
  4079ac:	bl	402340 <strcasecmp@plt>
  4079b0:	cbz	w0, 407a68 <ferror@plt+0x5368>
  4079b4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4079b8:	add	x1, x1, #0x62f
  4079bc:	mov	x0, x20
  4079c0:	bl	402340 <strcasecmp@plt>
  4079c4:	cbz	w0, 407a74 <ferror@plt+0x5374>
  4079c8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4079cc:	add	x1, x1, #0x5dc
  4079d0:	mov	x0, x20
  4079d4:	bl	402340 <strcasecmp@plt>
  4079d8:	cbz	w0, 407a74 <ferror@plt+0x5374>
  4079dc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4079e0:	add	x1, x1, #0x5e1
  4079e4:	mov	x0, x20
  4079e8:	bl	402340 <strcasecmp@plt>
  4079ec:	cbz	w0, 407a74 <ferror@plt+0x5374>
  4079f0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4079f4:	add	x1, x1, #0x636
  4079f8:	mov	x0, x20
  4079fc:	bl	402340 <strcasecmp@plt>
  407a00:	cbz	w0, 407a44 <ferror@plt+0x5344>
  407a04:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407a08:	add	x1, x1, #0x5e7
  407a0c:	mov	x0, x20
  407a10:	bl	402340 <strcasecmp@plt>
  407a14:	cbz	w0, 407a44 <ferror@plt+0x5344>
  407a18:	adrp	x1, 40d000 <ferror@plt+0xa900>
  407a1c:	add	x1, x1, #0x5ec
  407a20:	mov	x0, x20
  407a24:	bl	402340 <strcasecmp@plt>
  407a28:	cbz	w0, 407a44 <ferror@plt+0x5344>
  407a2c:	mov	w0, #0xffffffff            	// #-1
  407a30:	b	407a50 <ferror@plt+0x5350>
  407a34:	mov	x8, #0xcd6500000000        	// #225833675390976
  407a38:	movk	x8, #0x41cd, lsl #48
  407a3c:	fmov	d0, x8
  407a40:	fmul	d8, d8, d0
  407a44:	fcvtzs	x8, d8
  407a48:	mov	w0, wzr
  407a4c:	str	x8, [x19]
  407a50:	ldp	x20, x19, [sp, #48]
  407a54:	ldr	x21, [sp, #40]
  407a58:	ldp	x29, x30, [sp, #24]
  407a5c:	ldr	d8, [sp, #16]
  407a60:	add	sp, sp, #0x40
  407a64:	ret
  407a68:	mov	x8, #0x848000000000        	// #145685290680320
  407a6c:	movk	x8, #0x412e, lsl #48
  407a70:	b	407a3c <ferror@plt+0x533c>
  407a74:	mov	x8, #0x400000000000        	// #70368744177664
  407a78:	movk	x8, #0x408f, lsl #48
  407a7c:	b	407a3c <ferror@plt+0x533c>
  407a80:	stp	x29, x30, [sp, #-32]!
  407a84:	mov	w8, #0xca00                	// #51712
  407a88:	movk	w8, #0x3b9a, lsl #16
  407a8c:	str	x19, [sp, #16]
  407a90:	mov	x19, x1
  407a94:	cmp	x0, x8
  407a98:	scvtf	d0, x0
  407a9c:	mov	x29, sp
  407aa0:	b.lt	407ac0 <ferror@plt+0x53c0>  // b.tstop
  407aa4:	mov	x8, #0xcd6500000000        	// #225833675390976
  407aa8:	movk	x8, #0x41cd, lsl #48
  407aac:	fmov	d1, x8
  407ab0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  407ab4:	fdiv	d0, d0, d1
  407ab8:	add	x2, x2, #0x61e
  407abc:	b	407b10 <ferror@plt+0x5410>
  407ac0:	mov	w8, #0x4240                	// #16960
  407ac4:	movk	w8, #0xf, lsl #16
  407ac8:	mov	x3, x0
  407acc:	cmp	x0, x8
  407ad0:	b.lt	407af0 <ferror@plt+0x53f0>  // b.tstop
  407ad4:	mov	x8, #0x848000000000        	// #145685290680320
  407ad8:	movk	x8, #0x412e, lsl #48
  407adc:	fmov	d1, x8
  407ae0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  407ae4:	fdiv	d0, d0, d1
  407ae8:	add	x2, x2, #0x624
  407aec:	b	407b10 <ferror@plt+0x5410>
  407af0:	cmp	x3, #0x3e8
  407af4:	b.lt	407b2c <ferror@plt+0x542c>  // b.tstop
  407af8:	mov	x8, #0x400000000000        	// #70368744177664
  407afc:	movk	x8, #0x408f, lsl #48
  407b00:	fmov	d1, x8
  407b04:	adrp	x2, 40d000 <ferror@plt+0xa900>
  407b08:	fdiv	d0, d0, d1
  407b0c:	add	x2, x2, #0x62b
  407b10:	mov	w1, #0x3f                  	// #63
  407b14:	mov	x0, x19
  407b18:	bl	4021b0 <snprintf@plt>
  407b1c:	mov	x0, x19
  407b20:	ldr	x19, [sp, #16]
  407b24:	ldp	x29, x30, [sp], #32
  407b28:	ret
  407b2c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  407b30:	add	x2, x2, #0x632
  407b34:	mov	w1, #0x3f                  	// #63
  407b38:	mov	x0, x19
  407b3c:	bl	4021b0 <snprintf@plt>
  407b40:	b	407b1c <ferror@plt+0x541c>
  407b44:	ldrb	w8, [x0]
  407b48:	cbz	w8, 407b68 <ferror@plt+0x5468>
  407b4c:	add	x9, x0, #0x1
  407b50:	mov	w0, #0x1505                	// #5381
  407b54:	add	w10, w0, w0, lsl #5
  407b58:	add	w0, w10, w8, uxtb
  407b5c:	ldrb	w8, [x9], #1
  407b60:	cbnz	w8, 407b54 <ferror@plt+0x5454>
  407b64:	ret
  407b68:	mov	w0, #0x1505                	// #5381
  407b6c:	ret
  407b70:	stp	x29, x30, [sp, #-96]!
  407b74:	stp	x28, x27, [sp, #16]
  407b78:	stp	x26, x25, [sp, #32]
  407b7c:	stp	x24, x23, [sp, #48]
  407b80:	stp	x22, x21, [sp, #64]
  407b84:	stp	x20, x19, [sp, #80]
  407b88:	mov	x29, sp
  407b8c:	sub	sp, sp, #0x1b0
  407b90:	ldrh	w8, [x0, #4]
  407b94:	and	w9, w8, #0xfffe
  407b98:	cmp	w9, #0x10
  407b9c:	b.ne	407c28 <ferror@plt+0x5528>  // b.any
  407ba0:	ldr	w9, [x0]
  407ba4:	mov	x21, x0
  407ba8:	subs	w3, w9, #0x20
  407bac:	b.cs	407bb8 <ferror@plt+0x54b8>  // b.hs, b.nlast
  407bb0:	mov	w0, #0xffffffff            	// #-1
  407bb4:	b	407c2c <ferror@plt+0x552c>
  407bb8:	ldr	w9, [x21, #20]
  407bbc:	adrp	x11, 41e000 <ferror@plt+0x1b900>
  407bc0:	add	x11, x11, #0xdd0
  407bc4:	and	x10, x9, #0x3ff
  407bc8:	ldr	x19, [x11, x10, lsl #3]
  407bcc:	cbz	x19, 407be4 <ferror@plt+0x54e4>
  407bd0:	ldr	w10, [x19, #36]
  407bd4:	cmp	w10, w9
  407bd8:	b.eq	407be4 <ferror@plt+0x54e4>  // b.none
  407bdc:	ldr	x19, [x19]
  407be0:	cbnz	x19, 407bd0 <ferror@plt+0x54d0>
  407be4:	cmp	w8, #0x11
  407be8:	b.ne	407c84 <ferror@plt+0x5584>  // b.any
  407bec:	cbz	x19, 407c28 <ferror@plt+0x5528>
  407bf0:	ldr	x8, [x19, #48]
  407bf4:	sub	x0, x8, #0x30
  407bf8:	cmp	x19, x0
  407bfc:	b.ne	407c6c <ferror@plt+0x556c>  // b.any
  407c00:	ldp	x8, x9, [x19, #16]
  407c04:	str	x8, [x9]
  407c08:	cbz	x8, 407c10 <ferror@plt+0x5510>
  407c0c:	str	x9, [x8, #8]
  407c10:	ldp	x8, x9, [x19]
  407c14:	str	x8, [x9]
  407c18:	cbz	x8, 407c20 <ferror@plt+0x5520>
  407c1c:	str	x9, [x8, #8]
  407c20:	mov	x0, x19
  407c24:	bl	402470 <free@plt>
  407c28:	mov	w0, wzr
  407c2c:	add	sp, sp, #0x1b0
  407c30:	ldp	x20, x19, [sp, #80]
  407c34:	ldp	x22, x21, [sp, #64]
  407c38:	ldp	x24, x23, [sp, #48]
  407c3c:	ldp	x26, x25, [sp, #32]
  407c40:	ldp	x28, x27, [sp, #16]
  407c44:	ldp	x29, x30, [sp], #96
  407c48:	ret
  407c4c:	ldp	x8, x9, [x8]
  407c50:	str	x9, [x8, #8]
  407c54:	str	x8, [x9]
  407c58:	bl	402470 <free@plt>
  407c5c:	sub	x0, x20, #0x30
  407c60:	cmp	x19, x0
  407c64:	mov	x8, x20
  407c68:	b.eq	407c00 <ferror@plt+0x5500>  // b.none
  407c6c:	ldp	x9, x10, [x8, #-32]
  407c70:	ldr	x20, [x8]
  407c74:	str	x9, [x10]
  407c78:	cbz	x9, 407c4c <ferror@plt+0x554c>
  407c7c:	str	x10, [x9, #8]
  407c80:	b	407c4c <ferror@plt+0x554c>
  407c84:	add	x2, x21, #0x20
  407c88:	mov	x0, sp
  407c8c:	mov	w1, #0x35                  	// #53
  407c90:	mov	w4, #0x8000                	// #32768
  407c94:	add	x20, x21, #0x10
  407c98:	bl	40c114 <ferror@plt+0x9a14>
  407c9c:	ldr	x22, [sp, #24]
  407ca0:	cbz	x19, 407d04 <ferror@plt+0x5604>
  407ca4:	cbz	x22, 407dc0 <ferror@plt+0x56c0>
  407ca8:	ldr	w8, [x21, #24]
  407cac:	add	x21, x22, #0x4
  407cb0:	add	x0, x19, #0x40
  407cb4:	mov	x1, x21
  407cb8:	str	w8, [x19, #32]
  407cbc:	bl	402410 <strcmp@plt>
  407cc0:	cbz	w0, 407dc0 <ferror@plt+0x56c0>
  407cc4:	mov	x8, x19
  407cc8:	ldr	x9, [x8, #16]!
  407ccc:	ldr	x10, [x8, #8]
  407cd0:	str	x9, [x10]
  407cd4:	cbz	x9, 407cdc <ferror@plt+0x55dc>
  407cd8:	str	x10, [x9, #8]
  407cdc:	ldrb	w9, [x21]
  407ce0:	cbz	w9, 407d98 <ferror@plt+0x5698>
  407ce4:	add	x10, x22, #0x5
  407ce8:	mov	w11, #0x1505                	// #5381
  407cec:	add	w11, w11, w11, lsl #5
  407cf0:	add	w11, w11, w9, uxtb
  407cf4:	ldrb	w9, [x10], #1
  407cf8:	cbnz	w9, 407cec <ferror@plt+0x55ec>
  407cfc:	and	w9, w11, #0x3ff
  407d00:	b	407d9c <ferror@plt+0x569c>
  407d04:	cbz	x22, 407c28 <ferror@plt+0x5528>
  407d08:	add	x1, x22, #0x4
  407d0c:	mov	x0, x20
  407d10:	mov	x2, xzr
  407d14:	bl	4083a0 <ferror@plt+0x5ca0>
  407d18:	cbz	x0, 407c2c <ferror@plt+0x552c>
  407d1c:	ldr	x8, [sp, #416]
  407d20:	cbz	x8, 407c28 <ferror@plt+0x5528>
  407d24:	ldrh	w9, [x8]
  407d28:	cmp	w9, #0x8
  407d2c:	b.cc	407c28 <ferror@plt+0x5528>  // b.lo, b.ul, b.last
  407d30:	mov	x19, x0
  407d34:	add	x21, x8, #0x4
  407d38:	sub	w22, w9, #0x4
  407d3c:	b	407d5c <ferror@plt+0x565c>
  407d40:	add	w8, w8, #0x3
  407d44:	and	w8, w8, #0x1fffc
  407d48:	sub	w22, w22, w8
  407d4c:	mov	w0, wzr
  407d50:	cmp	w22, #0x3
  407d54:	add	x21, x21, x8
  407d58:	b.le	407c2c <ferror@plt+0x552c>
  407d5c:	ldrh	w8, [x21]
  407d60:	mov	w0, wzr
  407d64:	cmp	w8, #0x4
  407d68:	b.cc	407c2c <ferror@plt+0x552c>  // b.lo, b.ul, b.last
  407d6c:	cmp	w22, w8
  407d70:	b.lt	407c2c <ferror@plt+0x552c>  // b.tstop
  407d74:	ldrh	w9, [x21, #2]
  407d78:	cmp	w9, #0x35
  407d7c:	b.ne	407d40 <ferror@plt+0x5640>  // b.any
  407d80:	add	x1, x21, #0x4
  407d84:	mov	x0, x20
  407d88:	mov	x2, x19
  407d8c:	bl	4083a0 <ferror@plt+0x5ca0>
  407d90:	ldrh	w8, [x21]
  407d94:	b	407d40 <ferror@plt+0x5640>
  407d98:	mov	w9, #0x105                 	// #261
  407d9c:	adrp	x10, 420000 <stdout@@GLIBC_2.17+0x1c78>
  407da0:	add	x10, x10, #0xdd0
  407da4:	add	x9, x10, x9, lsl #3
  407da8:	ldr	x10, [x9]
  407dac:	str	x10, [x8]
  407db0:	cbz	x10, 407db8 <ferror@plt+0x56b8>
  407db4:	str	x8, [x10, #8]
  407db8:	str	x8, [x9]
  407dbc:	str	x9, [x19, #24]
  407dc0:	ldr	x23, [sp, #416]
  407dc4:	cbz	x23, 407f04 <ferror@plt+0x5804>
  407dc8:	ldrh	w8, [x23]
  407dcc:	ldr	x22, [x19, #48]
  407dd0:	cmp	w8, #0x8
  407dd4:	sub	x21, x22, #0x30
  407dd8:	b.cc	407e44 <ferror@plt+0x5744>  // b.lo, b.ul, b.last
  407ddc:	add	x24, x23, #0x4
  407de0:	sub	w25, w8, #0x4
  407de4:	mov	x26, x21
  407de8:	b	407e04 <ferror@plt+0x5704>
  407dec:	add	w8, w27, #0x3
  407df0:	and	x8, x8, #0x1fffc
  407df4:	sub	w25, w25, w8
  407df8:	cmp	w25, #0x3
  407dfc:	add	x24, x24, x8
  407e00:	b.le	407e44 <ferror@plt+0x5744>
  407e04:	ldrh	w27, [x24]
  407e08:	cmp	w27, #0x4
  407e0c:	b.cc	407e44 <ferror@plt+0x5744>  // b.lo, b.ul, b.last
  407e10:	cmp	w25, w27
  407e14:	b.lt	407e44 <ferror@plt+0x5744>  // b.tstop
  407e18:	ldrh	w8, [x24, #2]
  407e1c:	cmp	w8, #0x35
  407e20:	b.ne	407dec <ferror@plt+0x56ec>  // b.any
  407e24:	cbz	x26, 407e44 <ferror@plt+0x5744>
  407e28:	add	x0, x24, #0x4
  407e2c:	add	x1, x26, #0x40
  407e30:	bl	402410 <strcmp@plt>
  407e34:	cbnz	w0, 407e44 <ferror@plt+0x5744>
  407e38:	ldr	x8, [x26, #48]
  407e3c:	sub	x26, x8, #0x30
  407e40:	b	407dec <ferror@plt+0x56ec>
  407e44:	cmp	x19, x21
  407e48:	b.ne	407e74 <ferror@plt+0x5774>  // b.any
  407e4c:	b	407e90 <ferror@plt+0x5790>
  407e50:	ldp	x9, x8, [x22]
  407e54:	mov	x0, x21
  407e58:	str	x8, [x9, #8]
  407e5c:	str	x9, [x8]
  407e60:	bl	402470 <free@plt>
  407e64:	sub	x21, x23, #0x30
  407e68:	cmp	x19, x21
  407e6c:	mov	x22, x23
  407e70:	b.eq	407e8c <ferror@plt+0x578c>  // b.none
  407e74:	ldp	x8, x9, [x22, #-32]
  407e78:	ldr	x23, [x22]
  407e7c:	str	x8, [x9]
  407e80:	cbz	x8, 407e50 <ferror@plt+0x5750>
  407e84:	str	x9, [x8, #8]
  407e88:	b	407e50 <ferror@plt+0x5750>
  407e8c:	ldr	x23, [sp, #416]
  407e90:	cbz	x23, 407c28 <ferror@plt+0x5528>
  407e94:	ldrh	w8, [x23]
  407e98:	cmp	w8, #0x8
  407e9c:	b.cc	407c28 <ferror@plt+0x5528>  // b.lo, b.ul, b.last
  407ea0:	add	x21, x23, #0x4
  407ea4:	sub	w22, w8, #0x4
  407ea8:	b	407ec8 <ferror@plt+0x57c8>
  407eac:	add	w8, w8, #0x3
  407eb0:	and	w8, w8, #0x1fffc
  407eb4:	sub	w22, w22, w8
  407eb8:	mov	w0, wzr
  407ebc:	cmp	w22, #0x3
  407ec0:	add	x21, x21, x8
  407ec4:	b.le	407c2c <ferror@plt+0x552c>
  407ec8:	ldrh	w8, [x21]
  407ecc:	mov	w0, wzr
  407ed0:	cmp	w8, #0x4
  407ed4:	b.cc	407c2c <ferror@plt+0x552c>  // b.lo, b.ul, b.last
  407ed8:	cmp	w22, w8
  407edc:	b.lt	407c2c <ferror@plt+0x552c>  // b.tstop
  407ee0:	ldrh	w9, [x21, #2]
  407ee4:	cmp	w9, #0x35
  407ee8:	b.ne	407eac <ferror@plt+0x57ac>  // b.any
  407eec:	add	x1, x21, #0x4
  407ef0:	mov	x0, x20
  407ef4:	mov	x2, x19
  407ef8:	bl	4083a0 <ferror@plt+0x5ca0>
  407efc:	ldrh	w8, [x21]
  407f00:	b	407eac <ferror@plt+0x57ac>
  407f04:	ldr	x9, [x19, #48]
  407f08:	sub	x8, x9, #0x30
  407f0c:	cmp	x19, x8
  407f10:	b.ne	407f40 <ferror@plt+0x5840>  // b.any
  407f14:	b	407c28 <ferror@plt+0x5528>
  407f18:	ldp	x9, x10, [x9]
  407f1c:	mov	x0, x8
  407f20:	str	x10, [x9, #8]
  407f24:	str	x9, [x10]
  407f28:	bl	402470 <free@plt>
  407f2c:	sub	x8, x20, #0x30
  407f30:	mov	w0, wzr
  407f34:	cmp	x19, x8
  407f38:	mov	x9, x20
  407f3c:	b.eq	407c2c <ferror@plt+0x552c>  // b.none
  407f40:	ldp	x10, x11, [x9, #-32]
  407f44:	ldr	x20, [x9]
  407f48:	str	x10, [x11]
  407f4c:	cbz	x10, 407f18 <ferror@plt+0x5818>
  407f50:	str	x11, [x10, #8]
  407f54:	b	407f18 <ferror@plt+0x5818>
  407f58:	stp	x29, x30, [sp, #-32]!
  407f5c:	str	x19, [sp, #16]
  407f60:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  407f64:	add	x19, x19, #0xda8
  407f68:	adrp	x2, 40d000 <ferror@plt+0xa900>
  407f6c:	mov	w3, w0
  407f70:	add	x2, x2, #0x639
  407f74:	mov	w1, #0x10                  	// #16
  407f78:	mov	x0, x19
  407f7c:	mov	x29, sp
  407f80:	bl	4021b0 <snprintf@plt>
  407f84:	mov	x0, x19
  407f88:	ldr	x19, [sp, #16]
  407f8c:	ldp	x29, x30, [sp], #32
  407f90:	ret
  407f94:	stp	x29, x30, [sp, #-48]!
  407f98:	str	x21, [sp, #16]
  407f9c:	stp	x20, x19, [sp, #32]
  407fa0:	mov	x29, sp
  407fa4:	cbz	w0, 408040 <ferror@plt+0x5940>
  407fa8:	adrp	x21, 41e000 <ferror@plt+0x1b900>
  407fac:	and	w20, w0, #0x3ff
  407fb0:	add	x21, x21, #0xdd0
  407fb4:	ldr	x8, [x21, w20, uxtw #3]
  407fb8:	mov	w19, w0
  407fbc:	cbz	x8, 407fd4 <ferror@plt+0x58d4>
  407fc0:	ldr	w9, [x8, #36]
  407fc4:	cmp	w9, w19
  407fc8:	b.eq	40804c <ferror@plt+0x594c>  // b.none
  407fcc:	ldr	x8, [x8]
  407fd0:	cbnz	x8, 407fc0 <ferror@plt+0x58c0>
  407fd4:	mov	x0, xzr
  407fd8:	mov	w1, w19
  407fdc:	bl	408064 <ferror@plt+0x5964>
  407fe0:	cmp	w0, w19
  407fe4:	b.ne	408004 <ferror@plt+0x5904>  // b.any
  407fe8:	ldr	x8, [x21, x20, lsl #3]
  407fec:	cbz	x8, 408004 <ferror@plt+0x5904>
  407ff0:	ldr	w9, [x8, #36]
  407ff4:	cmp	w9, w19
  407ff8:	b.eq	40804c <ferror@plt+0x594c>  // b.none
  407ffc:	ldr	x8, [x8]
  408000:	cbnz	x8, 407ff0 <ferror@plt+0x58f0>
  408004:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  408008:	add	x20, x20, #0xdb8
  40800c:	mov	w0, w19
  408010:	mov	x1, x20
  408014:	bl	4022b0 <if_indextoname@plt>
  408018:	cbnz	x0, 408050 <ferror@plt+0x5950>
  40801c:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  408020:	add	x20, x20, #0xdb8
  408024:	adrp	x2, 40d000 <ferror@plt+0xa900>
  408028:	add	x2, x2, #0x639
  40802c:	mov	w1, #0x10                  	// #16
  408030:	mov	x0, x20
  408034:	mov	w3, w19
  408038:	bl	4021b0 <snprintf@plt>
  40803c:	b	408050 <ferror@plt+0x5950>
  408040:	adrp	x20, 40d000 <ferror@plt+0xa900>
  408044:	add	x20, x20, #0x63e
  408048:	b	408050 <ferror@plt+0x5950>
  40804c:	add	x20, x8, #0x40
  408050:	mov	x0, x20
  408054:	ldp	x20, x19, [sp, #32]
  408058:	ldr	x21, [sp, #16]
  40805c:	ldp	x29, x30, [sp], #48
  408060:	ret
  408064:	stp	x29, x30, [sp, #-48]!
  408068:	str	x28, [sp, #16]
  40806c:	stp	x20, x19, [sp, #32]
  408070:	mov	x29, sp
  408074:	sub	sp, sp, #0x460
  408078:	add	x8, sp, #0x40
  40807c:	mov	w20, w1
  408080:	mov	x19, x0
  408084:	add	x0, x8, #0x8
  408088:	mov	w2, #0x418                 	// #1048
  40808c:	mov	w1, wzr
  408090:	bl	4022c0 <memset@plt>
  408094:	mov	x8, #0x20                  	// #32
  408098:	movk	x8, #0x12, lsl #32
  40809c:	movk	x8, #0x1, lsl #48
  4080a0:	movi	v0.2d, #0x0
  4080a4:	mov	x0, sp
  4080a8:	mov	w1, wzr
  4080ac:	str	w20, [sp, #84]
  4080b0:	str	xzr, [sp, #48]
  4080b4:	str	x8, [sp, #64]
  4080b8:	stp	q0, q0, [sp, #16]
  4080bc:	str	q0, [sp]
  4080c0:	bl	40a114 <ferror@plt+0x7a14>
  4080c4:	tbnz	w0, #31, 408150 <ferror@plt+0x5a50>
  4080c8:	add	x0, sp, #0x40
  4080cc:	mov	w1, #0x420                 	// #1056
  4080d0:	mov	w2, #0x1d                  	// #29
  4080d4:	mov	w3, #0x9                   	// #9
  4080d8:	bl	40b928 <ferror@plt+0x9228>
  4080dc:	cbz	x19, 408118 <ferror@plt+0x5a18>
  4080e0:	mov	x0, x19
  4080e4:	bl	405dec <ferror@plt+0x36ec>
  4080e8:	cmp	w0, #0x0
  4080ec:	mov	w8, #0x35                  	// #53
  4080f0:	mov	w9, #0x3                   	// #3
  4080f4:	mov	x0, x19
  4080f8:	csel	w20, w9, w8, eq  // eq = none
  4080fc:	bl	4020a0 <strlen@plt>
  408100:	add	w4, w0, #0x1
  408104:	add	x0, sp, #0x40
  408108:	mov	w1, #0x420                 	// #1056
  40810c:	mov	w2, w20
  408110:	mov	x3, x19
  408114:	bl	40b7b8 <ferror@plt+0x90b8>
  408118:	mov	x0, sp
  40811c:	add	x1, sp, #0x40
  408120:	add	x2, x29, #0x18
  408124:	bl	40b2a4 <ferror@plt+0x8ba4>
  408128:	tbnz	w0, #31, 408158 <ferror@plt+0x5a58>
  40812c:	ldr	x0, [x29, #24]
  408130:	bl	407b70 <ferror@plt+0x5470>
  408134:	ldr	x8, [x29, #24]
  408138:	mov	w19, w0
  40813c:	cbnz	w0, 408144 <ferror@plt+0x5a44>
  408140:	ldr	w19, [x8, #20]
  408144:	mov	x0, x8
  408148:	bl	402470 <free@plt>
  40814c:	b	40815c <ferror@plt+0x5a5c>
  408150:	mov	w19, wzr
  408154:	b	408164 <ferror@plt+0x5a64>
  408158:	mov	w19, wzr
  40815c:	mov	x0, sp
  408160:	bl	409f44 <ferror@plt+0x7844>
  408164:	mov	w0, w19
  408168:	add	sp, sp, #0x460
  40816c:	ldp	x20, x19, [sp, #32]
  408170:	ldr	x28, [sp, #16]
  408174:	ldp	x29, x30, [sp], #48
  408178:	ret
  40817c:	cbz	w0, 4081a8 <ferror@plt+0x5aa8>
  408180:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  408184:	and	w8, w0, #0x3ff
  408188:	add	x9, x9, #0xdd0
  40818c:	ldr	x8, [x9, w8, uxtw #3]
  408190:	cbz	x8, 4081a8 <ferror@plt+0x5aa8>
  408194:	ldr	w9, [x8, #36]
  408198:	cmp	w9, w0
  40819c:	b.eq	4081b0 <ferror@plt+0x5ab0>  // b.none
  4081a0:	ldr	x8, [x8]
  4081a4:	cbnz	x8, 408194 <ferror@plt+0x5a94>
  4081a8:	mov	w0, #0xffffffff            	// #-1
  4081ac:	ret
  4081b0:	ldrh	w0, [x8, #40]
  4081b4:	ret
  4081b8:	cbz	w0, 4081f0 <ferror@plt+0x5af0>
  4081bc:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  4081c0:	and	w8, w0, #0x3ff
  4081c4:	add	x9, x9, #0xdd0
  4081c8:	ldr	x8, [x9, w8, uxtw #3]
  4081cc:	cbz	x8, 4081e4 <ferror@plt+0x5ae4>
  4081d0:	ldr	w9, [x8, #36]
  4081d4:	cmp	w9, w0
  4081d8:	b.eq	4081ec <ferror@plt+0x5aec>  // b.none
  4081dc:	ldr	x8, [x8]
  4081e0:	cbnz	x8, 4081d0 <ferror@plt+0x5ad0>
  4081e4:	mov	w0, #0xffffffff            	// #-1
  4081e8:	ret
  4081ec:	ldr	w0, [x8, #32]
  4081f0:	ret
  4081f4:	sub	sp, sp, #0x30
  4081f8:	stp	x29, x30, [sp, #16]
  4081fc:	stp	x20, x19, [sp, #32]
  408200:	add	x29, sp, #0x10
  408204:	cbz	x0, 4082a4 <ferror@plt+0x5ba4>
  408208:	ldrb	w8, [x0]
  40820c:	mov	x19, x0
  408210:	cbz	w8, 408234 <ferror@plt+0x5b34>
  408214:	add	x9, x19, #0x1
  408218:	mov	w10, #0x1505                	// #5381
  40821c:	add	w10, w10, w10, lsl #5
  408220:	add	w10, w10, w8, uxtb
  408224:	ldrb	w8, [x9], #1
  408228:	cbnz	w8, 40821c <ferror@plt+0x5b1c>
  40822c:	and	w8, w10, #0x3ff
  408230:	b	408238 <ferror@plt+0x5b38>
  408234:	mov	w8, #0x105                 	// #261
  408238:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  40823c:	add	x9, x9, #0xdd0
  408240:	ldr	x20, [x9, x8, lsl #3]
  408244:	cbz	x20, 408260 <ferror@plt+0x5b60>
  408248:	add	x0, x20, #0x30
  40824c:	mov	x1, x19
  408250:	bl	402410 <strcmp@plt>
  408254:	cbz	w0, 4082a0 <ferror@plt+0x5ba0>
  408258:	ldr	x20, [x20]
  40825c:	cbnz	x20, 408248 <ferror@plt+0x5b48>
  408260:	mov	x0, x19
  408264:	mov	w1, wzr
  408268:	bl	408064 <ferror@plt+0x5964>
  40826c:	cbnz	w0, 4082a4 <ferror@plt+0x5ba4>
  408270:	mov	x0, x19
  408274:	bl	4025c0 <if_nametoindex@plt>
  408278:	cbnz	w0, 4082a4 <ferror@plt+0x5ba4>
  40827c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408280:	add	x1, x1, #0x639
  408284:	sub	x2, x29, #0x4
  408288:	mov	x0, x19
  40828c:	bl	4025f0 <__isoc99_sscanf@plt>
  408290:	ldur	w8, [x29, #-4]
  408294:	cmp	w0, #0x1
  408298:	csel	w0, w8, wzr, eq  // eq = none
  40829c:	b	4082a4 <ferror@plt+0x5ba4>
  4082a0:	ldr	w0, [x20, #20]
  4082a4:	ldp	x20, x19, [sp, #32]
  4082a8:	ldp	x29, x30, [sp, #16]
  4082ac:	add	sp, sp, #0x30
  4082b0:	ret
  4082b4:	adrp	x10, 41e000 <ferror@plt+0x1b900>
  4082b8:	and	w9, w0, #0x3ff
  4082bc:	add	x10, x10, #0xdd0
  4082c0:	mov	w8, w0
  4082c4:	ldr	x0, [x10, w9, uxtw #3]
  4082c8:	cbz	x0, 4082e4 <ferror@plt+0x5be4>
  4082cc:	ldr	w10, [x0, #36]
  4082d0:	ldr	x9, [x0]
  4082d4:	cmp	w10, w8
  4082d8:	b.eq	4082e8 <ferror@plt+0x5be8>  // b.none
  4082dc:	mov	x0, x9
  4082e0:	cbnz	x9, 4082cc <ferror@plt+0x5bcc>
  4082e4:	ret
  4082e8:	ldr	x8, [x0, #8]
  4082ec:	str	x9, [x8]
  4082f0:	cbz	x9, 4082f8 <ferror@plt+0x5bf8>
  4082f4:	str	x8, [x9, #8]
  4082f8:	ldp	x8, x9, [x0, #16]
  4082fc:	str	x8, [x9]
  408300:	cbz	x8, 408308 <ferror@plt+0x5c08>
  408304:	str	x9, [x8, #8]
  408308:	b	402470 <free@plt>
  40830c:	stp	x29, x30, [sp, #-32]!
  408310:	stp	x20, x19, [sp, #16]
  408314:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  408318:	ldrb	w8, [x20, #3528]
  40831c:	mov	x29, sp
  408320:	tbnz	w8, #0, 408358 <ferror@plt+0x5c58>
  408324:	mov	w1, wzr
  408328:	mov	x19, x0
  40832c:	bl	40a5ec <ferror@plt+0x7eec>
  408330:	tbnz	w0, #31, 408364 <ferror@plt+0x5c64>
  408334:	adrp	x1, 41d000 <ferror@plt+0x1a900>
  408338:	ldr	x1, [x1, #4008]
  40833c:	mov	x0, x19
  408340:	mov	x2, xzr
  408344:	mov	w3, wzr
  408348:	bl	40ab5c <ferror@plt+0x845c>
  40834c:	tbnz	w0, #31, 408378 <ferror@plt+0x5c78>
  408350:	mov	w8, #0x1                   	// #1
  408354:	strb	w8, [x20, #3528]
  408358:	ldp	x20, x19, [sp, #16]
  40835c:	ldp	x29, x30, [sp], #32
  408360:	ret
  408364:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408368:	add	x0, x0, #0xe8b
  40836c:	bl	4020c0 <perror@plt>
  408370:	mov	w0, #0x1                   	// #1
  408374:	bl	4020b0 <exit@plt>
  408378:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40837c:	ldr	x8, [x8, #3992]
  408380:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408384:	add	x0, x0, #0xea4
  408388:	mov	w1, #0x10                  	// #16
  40838c:	ldr	x3, [x8]
  408390:	mov	w2, #0x1                   	// #1
  408394:	bl	4024f0 <fwrite@plt>
  408398:	mov	w0, #0x1                   	// #1
  40839c:	bl	4020b0 <exit@plt>
  4083a0:	stp	x29, x30, [sp, #-48]!
  4083a4:	stp	x22, x21, [sp, #16]
  4083a8:	mov	x22, x0
  4083ac:	mov	x0, x1
  4083b0:	stp	x20, x19, [sp, #32]
  4083b4:	mov	x29, sp
  4083b8:	mov	x21, x2
  4083bc:	mov	x20, x1
  4083c0:	bl	4020a0 <strlen@plt>
  4083c4:	add	x0, x0, #0x41
  4083c8:	bl	402230 <malloc@plt>
  4083cc:	mov	x19, x0
  4083d0:	cbz	x0, 4084a4 <ferror@plt+0x5da4>
  4083d4:	ldr	w8, [x22, #4]
  4083d8:	add	x0, x19, #0x40
  4083dc:	mov	x1, x20
  4083e0:	str	w8, [x19, #36]
  4083e4:	bl	402530 <strcpy@plt>
  4083e8:	ldrh	w8, [x22, #2]
  4083ec:	strh	w8, [x19, #40]
  4083f0:	ldr	w8, [x22, #8]
  4083f4:	str	w8, [x19, #32]
  4083f8:	cbz	x21, 40843c <ferror@plt+0x5d3c>
  4083fc:	ldr	x9, [x21, #56]
  408400:	add	x8, x19, #0x30
  408404:	add	x10, x21, #0x30
  408408:	str	x8, [x21, #56]
  40840c:	stp	x10, x9, [x19, #48]
  408410:	str	x8, [x9]
  408414:	ldrb	w8, [x20]
  408418:	cbz	w8, 408478 <ferror@plt+0x5d78>
  40841c:	add	x9, x20, #0x1
  408420:	mov	w10, #0x1505                	// #5381
  408424:	add	w10, w10, w10, lsl #5
  408428:	add	w10, w10, w8, uxtb
  40842c:	ldrb	w8, [x9], #1
  408430:	cbnz	w8, 408424 <ferror@plt+0x5d24>
  408434:	and	w8, w10, #0x3ff
  408438:	b	40847c <ferror@plt+0x5d7c>
  40843c:	ldr	w8, [x22, #4]
  408440:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  408444:	add	x9, x9, #0xdd0
  408448:	and	x8, x8, #0x3ff
  40844c:	add	x8, x9, x8, lsl #3
  408450:	ldr	x9, [x8]
  408454:	str	x9, [x19]
  408458:	cbz	x9, 408460 <ferror@plt+0x5d60>
  40845c:	str	x19, [x9, #8]
  408460:	str	x19, [x8]
  408464:	str	x8, [x19, #8]
  408468:	add	x8, x19, #0x30
  40846c:	stp	x8, x8, [x19, #48]
  408470:	ldrb	w8, [x20]
  408474:	cbnz	w8, 40841c <ferror@plt+0x5d1c>
  408478:	mov	w8, #0x105                 	// #261
  40847c:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  408480:	add	x9, x9, #0xdd0
  408484:	add	x8, x9, x8, lsl #3
  408488:	ldr	x10, [x8]
  40848c:	mov	x9, x19
  408490:	str	x10, [x9, #16]!
  408494:	cbz	x10, 40849c <ferror@plt+0x5d9c>
  408498:	str	x9, [x10, #8]
  40849c:	str	x9, [x8]
  4084a0:	str	x8, [x19, #24]
  4084a4:	mov	x0, x19
  4084a8:	ldp	x20, x19, [sp, #32]
  4084ac:	ldp	x22, x21, [sp, #16]
  4084b0:	ldp	x29, x30, [sp], #48
  4084b4:	ret
  4084b8:	stp	x29, x30, [sp, #-80]!
  4084bc:	stp	x22, x21, [sp, #48]
  4084c0:	stp	x20, x19, [sp, #64]
  4084c4:	mov	w19, w4
  4084c8:	mov	x20, x3
  4084cc:	mov	w22, w1
  4084d0:	cmp	w1, #0x10
  4084d4:	mov	x21, x0
  4084d8:	stp	x26, x25, [sp, #16]
  4084dc:	stp	x24, x23, [sp, #32]
  4084e0:	mov	x29, sp
  4084e4:	b.eq	408518 <ferror@plt+0x5e18>  // b.none
  4084e8:	cmp	w22, #0x4
  4084ec:	b.ne	408550 <ferror@plt+0x5e50>  // b.any
  4084f0:	sub	w8, w2, #0x300
  4084f4:	cmp	w8, #0xa
  4084f8:	b.hi	408550 <ferror@plt+0x5e50>  // b.pmore
  4084fc:	mov	w9, #0x1                   	// #1
  408500:	lsl	w8, w9, w8
  408504:	mov	w9, #0x501                 	// #1281
  408508:	tst	w8, w9
  40850c:	b.eq	408550 <ferror@plt+0x5e50>  // b.none
  408510:	mov	w0, #0x2                   	// #2
  408514:	b	40852c <ferror@plt+0x5e2c>
  408518:	cmp	w2, #0x337
  40851c:	b.eq	408528 <ferror@plt+0x5e28>  // b.none
  408520:	cmp	w2, #0x301
  408524:	b.ne	408550 <ferror@plt+0x5e50>  // b.any
  408528:	mov	w0, #0xa                   	// #10
  40852c:	mov	x1, x21
  408530:	mov	x2, x20
  408534:	mov	w3, w19
  408538:	ldp	x20, x19, [sp, #64]
  40853c:	ldp	x22, x21, [sp, #48]
  408540:	ldp	x24, x23, [sp, #32]
  408544:	ldp	x26, x25, [sp, #16]
  408548:	ldp	x29, x30, [sp], #80
  40854c:	b	4026f0 <inet_ntop@plt>
  408550:	ldrb	w3, [x21]
  408554:	adrp	x2, 40d000 <ferror@plt+0xa900>
  408558:	sxtw	x1, w19
  40855c:	add	x2, x2, #0x641
  408560:	mov	x0, x20
  408564:	bl	4021b0 <snprintf@plt>
  408568:	cmp	w22, #0x2
  40856c:	b.lt	4085c0 <ferror@plt+0x5ec0>  // b.tstop
  408570:	cmp	w19, #0x3
  408574:	b.lt	4085c0 <ferror@plt+0x5ec0>  // b.tstop
  408578:	mov	w23, w22
  40857c:	adrp	x22, 40d000 <ferror@plt+0xa900>
  408580:	sub	w24, w19, #0x2
  408584:	mov	w25, #0x2                   	// #2
  408588:	mov	w26, #0x1                   	// #1
  40858c:	add	x22, x22, #0x640
  408590:	ldrb	w3, [x21, x26]
  408594:	add	x0, x20, x25
  408598:	sxtw	x1, w24
  40859c:	mov	x2, x22
  4085a0:	bl	4021b0 <snprintf@plt>
  4085a4:	add	x26, x26, #0x1
  4085a8:	cmp	x26, x23
  4085ac:	b.cs	4085c0 <ferror@plt+0x5ec0>  // b.hs, b.nlast
  4085b0:	add	x25, x25, #0x3
  4085b4:	cmp	w25, w19
  4085b8:	sub	w24, w24, #0x3
  4085bc:	b.lt	408590 <ferror@plt+0x5e90>  // b.tstop
  4085c0:	mov	x0, x20
  4085c4:	ldp	x20, x19, [sp, #64]
  4085c8:	ldp	x22, x21, [sp, #48]
  4085cc:	ldp	x24, x23, [sp, #32]
  4085d0:	ldp	x26, x25, [sp, #16]
  4085d4:	ldp	x29, x30, [sp], #80
  4085d8:	ret
  4085dc:	sub	sp, sp, #0x160
  4085e0:	stp	x22, x21, [sp, #320]
  4085e4:	stp	x20, x19, [sp, #336]
  4085e8:	mov	w21, w1
  4085ec:	mov	x20, x0
  4085f0:	mov	w1, #0x2e                  	// #46
  4085f4:	mov	x0, x2
  4085f8:	stp	x29, x30, [sp, #272]
  4085fc:	str	x28, [sp, #288]
  408600:	stp	x24, x23, [sp, #304]
  408604:	add	x29, sp, #0x110
  408608:	mov	x19, x2
  40860c:	bl	4024d0 <strchr@plt>
  408610:	cbz	x0, 408638 <ferror@plt+0x5f38>
  408614:	add	x0, sp, #0x8
  408618:	mov	w2, #0x2                   	// #2
  40861c:	mov	x1, x19
  408620:	bl	4053dc <ferror@plt+0x2cdc>
  408624:	cbnz	w0, 4086bc <ferror@plt+0x5fbc>
  408628:	cmp	w21, #0x4
  40862c:	b.ge	4086ac <ferror@plt+0x5fac>  // b.tcont
  408630:	mov	w0, #0xffffffff            	// #-1
  408634:	b	4086e8 <ferror@plt+0x5fe8>
  408638:	cmp	w21, #0x1
  40863c:	b.lt	4086e0 <ferror@plt+0x5fe0>  // b.tstop
  408640:	mov	w24, w21
  408644:	adrp	x21, 40d000 <ferror@plt+0xa900>
  408648:	mov	x23, xzr
  40864c:	add	x21, x21, #0x65f
  408650:	mov	w1, #0x3a                  	// #58
  408654:	mov	x0, x19
  408658:	bl	4024d0 <strchr@plt>
  40865c:	mov	x22, x0
  408660:	cbz	x0, 408668 <ferror@plt+0x5f68>
  408664:	strb	wzr, [x22], #1
  408668:	add	x2, sp, #0x8
  40866c:	mov	x0, x19
  408670:	mov	x1, x21
  408674:	bl	4025f0 <__isoc99_sscanf@plt>
  408678:	cmp	w0, #0x1
  40867c:	b.ne	4086bc <ferror@plt+0x5fbc>  // b.any
  408680:	ldr	w8, [sp, #8]
  408684:	cmp	w8, #0xff
  408688:	b.hi	4086bc <ferror@plt+0x5fbc>  // b.pmore
  40868c:	strb	w8, [x20, x23]
  408690:	cbz	x22, 4086e4 <ferror@plt+0x5fe4>
  408694:	add	x23, x23, #0x1
  408698:	cmp	x24, x23
  40869c:	mov	x19, x22
  4086a0:	b.ne	408650 <ferror@plt+0x5f50>  // b.any
  4086a4:	mov	w23, w24
  4086a8:	b	4086e4 <ferror@plt+0x5fe4>
  4086ac:	ldr	w8, [sp, #16]
  4086b0:	mov	w0, #0x4                   	// #4
  4086b4:	str	w8, [x20]
  4086b8:	b	4086e8 <ferror@plt+0x5fe8>
  4086bc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4086c0:	ldr	x8, [x8, #3992]
  4086c4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4086c8:	add	x1, x1, #0x646
  4086cc:	mov	x2, x19
  4086d0:	ldr	x0, [x8]
  4086d4:	bl	4026c0 <fprintf@plt>
  4086d8:	mov	w0, #0xffffffff            	// #-1
  4086dc:	b	4086e8 <ferror@plt+0x5fe8>
  4086e0:	mov	w23, wzr
  4086e4:	add	w0, w23, #0x1
  4086e8:	ldp	x20, x19, [sp, #336]
  4086ec:	ldp	x22, x21, [sp, #320]
  4086f0:	ldp	x24, x23, [sp, #304]
  4086f4:	ldr	x28, [sp, #288]
  4086f8:	ldp	x29, x30, [sp, #272]
  4086fc:	add	sp, sp, #0x160
  408700:	ret
  408704:	stp	x29, x30, [sp, #-32]!
  408708:	str	x19, [sp, #16]
  40870c:	mov	x19, x0
  408710:	mov	w0, #0x10                  	// #16
  408714:	mov	x29, sp
  408718:	bl	402230 <malloc@plt>
  40871c:	cbz	x0, 40872c <ferror@plt+0x602c>
  408720:	str	x19, [x0]
  408724:	str	wzr, [x0, #8]
  408728:	strh	wzr, [x0, #12]
  40872c:	ldr	x19, [sp, #16]
  408730:	ldp	x29, x30, [sp], #32
  408734:	ret
  408738:	stp	x29, x30, [sp, #-32]!
  40873c:	stp	x20, x19, [sp, #16]
  408740:	ldr	x20, [x0]
  408744:	mov	x29, sp
  408748:	ldr	w8, [x20, #8]
  40874c:	cbnz	w8, 408780 <ferror@plt+0x6080>
  408750:	ldr	x1, [x20]
  408754:	mov	x19, x0
  408758:	mov	w0, #0xa                   	// #10
  40875c:	bl	402190 <fputc@plt>
  408760:	ldr	x0, [x20]
  408764:	bl	402520 <fflush@plt>
  408768:	mov	x0, x20
  40876c:	bl	402470 <free@plt>
  408770:	str	xzr, [x19]
  408774:	ldp	x20, x19, [sp, #16]
  408778:	ldp	x29, x30, [sp], #32
  40877c:	ret
  408780:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408784:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408788:	adrp	x3, 40d000 <ferror@plt+0xa900>
  40878c:	add	x0, x0, #0x68a
  408790:	add	x1, x1, #0x69b
  408794:	add	x3, x3, #0x6a9
  408798:	mov	w2, #0x6e                  	// #110
  40879c:	bl	402640 <__assert_fail@plt>
  4087a0:	and	w8, w1, #0x1
  4087a4:	strb	w8, [x0, #12]
  4087a8:	ret
  4087ac:	stp	x29, x30, [sp, #-48]!
  4087b0:	stp	x22, x21, [sp, #16]
  4087b4:	stp	x20, x19, [sp, #32]
  4087b8:	mov	x19, x0
  4087bc:	ldrb	w0, [x0, #13]
  4087c0:	mov	x20, x1
  4087c4:	mov	x29, sp
  4087c8:	cbz	w0, 4087d4 <ferror@plt+0x60d4>
  4087cc:	ldr	x1, [x19]
  4087d0:	bl	402170 <putc@plt>
  4087d4:	ldrb	w8, [x19, #12]
  4087d8:	mov	w9, #0x2c                  	// #44
  4087dc:	strb	w9, [x19, #13]
  4087e0:	cbz	w8, 408828 <ferror@plt+0x6128>
  4087e4:	ldr	x1, [x19]
  4087e8:	mov	w0, #0xa                   	// #10
  4087ec:	bl	402170 <putc@plt>
  4087f0:	ldr	w8, [x19, #8]
  4087f4:	cbz	w8, 408828 <ferror@plt+0x6128>
  4087f8:	adrp	x21, 40d000 <ferror@plt+0xa900>
  4087fc:	mov	w22, wzr
  408800:	add	x21, x21, #0x6f2
  408804:	ldr	x3, [x19]
  408808:	mov	w1, #0x4                   	// #4
  40880c:	mov	w2, #0x1                   	// #1
  408810:	mov	x0, x21
  408814:	bl	4024f0 <fwrite@plt>
  408818:	ldr	w8, [x19, #8]
  40881c:	add	w22, w22, #0x1
  408820:	cmp	w22, w8
  408824:	b.cc	408804 <ferror@plt+0x6104>  // b.lo, b.ul, b.last
  408828:	mov	x0, x19
  40882c:	mov	x1, x20
  408830:	strb	wzr, [x19, #13]
  408834:	bl	408874 <ferror@plt+0x6174>
  408838:	ldr	x1, [x19]
  40883c:	mov	w0, #0x3a                  	// #58
  408840:	bl	402170 <putc@plt>
  408844:	ldrb	w8, [x19, #12]
  408848:	cbz	w8, 408864 <ferror@plt+0x6164>
  40884c:	ldr	x1, [x19]
  408850:	ldp	x20, x19, [sp, #32]
  408854:	ldp	x22, x21, [sp, #16]
  408858:	mov	w0, #0x20                  	// #32
  40885c:	ldp	x29, x30, [sp], #48
  408860:	b	402170 <putc@plt>
  408864:	ldp	x20, x19, [sp, #32]
  408868:	ldp	x22, x21, [sp, #16]
  40886c:	ldp	x29, x30, [sp], #48
  408870:	ret
  408874:	stp	x29, x30, [sp, #-96]!
  408878:	stp	x28, x27, [sp, #16]
  40887c:	stp	x26, x25, [sp, #32]
  408880:	stp	x24, x23, [sp, #48]
  408884:	stp	x22, x21, [sp, #64]
  408888:	stp	x20, x19, [sp, #80]
  40888c:	ldr	x8, [x0]
  408890:	mov	x19, x0
  408894:	mov	x20, x1
  408898:	mov	w0, #0x22                  	// #34
  40889c:	mov	x1, x8
  4088a0:	mov	x29, sp
  4088a4:	bl	402170 <putc@plt>
  4088a8:	adrp	x21, 40d000 <ferror@plt+0xa900>
  4088ac:	adrp	x22, 40d000 <ferror@plt+0xa900>
  4088b0:	adrp	x23, 40d000 <ferror@plt+0xa900>
  4088b4:	adrp	x24, 40d000 <ferror@plt+0xa900>
  4088b8:	adrp	x25, 40d000 <ferror@plt+0xa900>
  4088bc:	adrp	x26, 40d000 <ferror@plt+0xa900>
  4088c0:	adrp	x27, 40d000 <ferror@plt+0xa900>
  4088c4:	adrp	x28, 40d000 <ferror@plt+0xa900>
  4088c8:	add	x21, x21, #0x662
  4088cc:	add	x22, x22, #0x703
  4088d0:	add	x23, x23, #0x6f7
  4088d4:	add	x24, x24, #0x6fa
  4088d8:	add	x25, x25, #0x700
  4088dc:	add	x26, x26, #0x6fd
  4088e0:	add	x27, x27, #0x709
  4088e4:	add	x28, x28, #0x70c
  4088e8:	b	4088f8 <ferror@plt+0x61f8>
  4088ec:	ldr	x1, [x19]
  4088f0:	bl	402170 <putc@plt>
  4088f4:	add	x20, x20, #0x1
  4088f8:	ldrb	w0, [x20]
  4088fc:	cmp	w0, #0x27
  408900:	b.hi	408930 <ferror@plt+0x6230>  // b.pmore
  408904:	adr	x8, 4088ec <ferror@plt+0x61ec>
  408908:	ldrb	w9, [x21, x0]
  40890c:	add	x8, x8, x9, lsl #2
  408910:	br	x8
  408914:	ldr	x3, [x19]
  408918:	mov	w1, #0x2                   	// #2
  40891c:	mov	w2, #0x1                   	// #1
  408920:	mov	x0, x22
  408924:	bl	4024f0 <fwrite@plt>
  408928:	add	x20, x20, #0x1
  40892c:	b	4088f8 <ferror@plt+0x61f8>
  408930:	cmp	w0, #0x5c
  408934:	b.ne	4088ec <ferror@plt+0x61ec>  // b.any
  408938:	ldr	x3, [x19]
  40893c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408940:	mov	w1, #0x2                   	// #2
  408944:	mov	w2, #0x1                   	// #1
  408948:	add	x0, x0, #0x706
  40894c:	bl	4024f0 <fwrite@plt>
  408950:	add	x20, x20, #0x1
  408954:	b	4088f8 <ferror@plt+0x61f8>
  408958:	ldr	x3, [x19]
  40895c:	mov	w1, #0x2                   	// #2
  408960:	mov	w2, #0x1                   	// #1
  408964:	mov	x0, x23
  408968:	bl	4024f0 <fwrite@plt>
  40896c:	add	x20, x20, #0x1
  408970:	b	4088f8 <ferror@plt+0x61f8>
  408974:	ldr	x3, [x19]
  408978:	mov	w1, #0x2                   	// #2
  40897c:	mov	w2, #0x1                   	// #1
  408980:	mov	x0, x24
  408984:	bl	4024f0 <fwrite@plt>
  408988:	add	x20, x20, #0x1
  40898c:	b	4088f8 <ferror@plt+0x61f8>
  408990:	ldr	x3, [x19]
  408994:	mov	w1, #0x2                   	// #2
  408998:	mov	w2, #0x1                   	// #1
  40899c:	mov	x0, x25
  4089a0:	bl	4024f0 <fwrite@plt>
  4089a4:	add	x20, x20, #0x1
  4089a8:	b	4088f8 <ferror@plt+0x61f8>
  4089ac:	ldr	x3, [x19]
  4089b0:	mov	w1, #0x2                   	// #2
  4089b4:	mov	w2, #0x1                   	// #1
  4089b8:	mov	x0, x26
  4089bc:	bl	4024f0 <fwrite@plt>
  4089c0:	add	x20, x20, #0x1
  4089c4:	b	4088f8 <ferror@plt+0x61f8>
  4089c8:	ldr	x3, [x19]
  4089cc:	mov	w1, #0x2                   	// #2
  4089d0:	mov	w2, #0x1                   	// #1
  4089d4:	mov	x0, x27
  4089d8:	bl	4024f0 <fwrite@plt>
  4089dc:	add	x20, x20, #0x1
  4089e0:	b	4088f8 <ferror@plt+0x61f8>
  4089e4:	ldr	x3, [x19]
  4089e8:	mov	w1, #0x2                   	// #2
  4089ec:	mov	w2, #0x1                   	// #1
  4089f0:	mov	x0, x28
  4089f4:	bl	4024f0 <fwrite@plt>
  4089f8:	add	x20, x20, #0x1
  4089fc:	b	4088f8 <ferror@plt+0x61f8>
  408a00:	ldr	x1, [x19]
  408a04:	ldp	x20, x19, [sp, #80]
  408a08:	ldp	x22, x21, [sp, #64]
  408a0c:	ldp	x24, x23, [sp, #48]
  408a10:	ldp	x26, x25, [sp, #32]
  408a14:	ldp	x28, x27, [sp, #16]
  408a18:	mov	w0, #0x22                  	// #34
  408a1c:	ldp	x29, x30, [sp], #96
  408a20:	b	402170 <putc@plt>
  408a24:	sub	sp, sp, #0x120
  408a28:	stp	x29, x30, [sp, #240]
  408a2c:	add	x29, sp, #0xf0
  408a30:	mov	x8, #0xffffffffffffffd0    	// #-48
  408a34:	mov	x9, sp
  408a38:	sub	x10, x29, #0x70
  408a3c:	movk	x8, #0xff80, lsl #32
  408a40:	add	x11, x29, #0x30
  408a44:	add	x9, x9, #0x80
  408a48:	add	x10, x10, #0x30
  408a4c:	stp	x20, x19, [sp, #272]
  408a50:	stp	x2, x3, [x29, #-112]
  408a54:	stp	x4, x5, [x29, #-96]
  408a58:	stp	x6, x7, [x29, #-80]
  408a5c:	stp	q1, q2, [sp, #16]
  408a60:	stp	q3, q4, [sp, #48]
  408a64:	str	q0, [sp]
  408a68:	stp	q5, q6, [sp, #80]
  408a6c:	str	q7, [sp, #112]
  408a70:	stp	x9, x8, [x29, #-16]
  408a74:	stp	x11, x10, [x29, #-32]
  408a78:	mov	x19, x0
  408a7c:	ldrb	w0, [x0, #13]
  408a80:	mov	x20, x1
  408a84:	str	x28, [sp, #256]
  408a88:	cbz	w0, 408a94 <ferror@plt+0x6394>
  408a8c:	ldr	x1, [x19]
  408a90:	bl	402170 <putc@plt>
  408a94:	mov	w8, #0x2c                  	// #44
  408a98:	strb	w8, [x19, #13]
  408a9c:	ldp	q0, q1, [x29, #-32]
  408aa0:	ldr	x0, [x19]
  408aa4:	sub	x2, x29, #0x40
  408aa8:	mov	x1, x20
  408aac:	stp	q0, q1, [x29, #-64]
  408ab0:	bl	402620 <vfprintf@plt>
  408ab4:	ldp	x20, x19, [sp, #272]
  408ab8:	ldr	x28, [sp, #256]
  408abc:	ldp	x29, x30, [sp, #240]
  408ac0:	add	sp, sp, #0x120
  408ac4:	ret
  408ac8:	stp	x29, x30, [sp, #-32]!
  408acc:	str	x19, [sp, #16]
  408ad0:	mov	x19, x0
  408ad4:	ldrb	w0, [x0, #13]
  408ad8:	mov	x29, sp
  408adc:	cbz	w0, 408ae8 <ferror@plt+0x63e8>
  408ae0:	ldr	x1, [x19]
  408ae4:	bl	402170 <putc@plt>
  408ae8:	ldr	x1, [x19]
  408aec:	mov	w8, #0x2c                  	// #44
  408af0:	mov	w0, #0x7b                  	// #123
  408af4:	strb	w8, [x19, #13]
  408af8:	bl	402170 <putc@plt>
  408afc:	ldr	w8, [x19, #8]
  408b00:	strb	wzr, [x19, #13]
  408b04:	add	w8, w8, #0x1
  408b08:	str	w8, [x19, #8]
  408b0c:	ldr	x19, [sp, #16]
  408b10:	ldp	x29, x30, [sp], #32
  408b14:	ret
  408b18:	mov	w1, #0x7d                  	// #125
  408b1c:	b	408b20 <ferror@plt+0x6420>
  408b20:	stp	x29, x30, [sp, #-48]!
  408b24:	stp	x22, x21, [sp, #16]
  408b28:	stp	x20, x19, [sp, #32]
  408b2c:	ldr	w8, [x0, #8]
  408b30:	mov	x29, sp
  408b34:	cbz	w8, 408bc0 <ferror@plt+0x64c0>
  408b38:	ldrb	w9, [x0, #13]
  408b3c:	mov	x19, x0
  408b40:	mov	w20, w1
  408b44:	sub	w8, w8, #0x1
  408b48:	str	w8, [x0, #8]
  408b4c:	cbz	w9, 408b9c <ferror@plt+0x649c>
  408b50:	ldrb	w8, [x19, #12]
  408b54:	cbz	w8, 408b9c <ferror@plt+0x649c>
  408b58:	ldr	x1, [x19]
  408b5c:	mov	w0, #0xa                   	// #10
  408b60:	bl	402170 <putc@plt>
  408b64:	ldr	w8, [x19, #8]
  408b68:	cbz	w8, 408b9c <ferror@plt+0x649c>
  408b6c:	adrp	x21, 40d000 <ferror@plt+0xa900>
  408b70:	mov	w22, wzr
  408b74:	add	x21, x21, #0x6f2
  408b78:	ldr	x3, [x19]
  408b7c:	mov	w1, #0x4                   	// #4
  408b80:	mov	w2, #0x1                   	// #1
  408b84:	mov	x0, x21
  408b88:	bl	4024f0 <fwrite@plt>
  408b8c:	ldr	w8, [x19, #8]
  408b90:	add	w22, w22, #0x1
  408b94:	cmp	w22, w8
  408b98:	b.cc	408b78 <ferror@plt+0x6478>  // b.lo, b.ul, b.last
  408b9c:	ldr	x1, [x19]
  408ba0:	mov	w0, w20
  408ba4:	bl	402170 <putc@plt>
  408ba8:	mov	w8, #0x2c                  	// #44
  408bac:	strb	w8, [x19, #13]
  408bb0:	ldp	x20, x19, [sp, #32]
  408bb4:	ldp	x22, x21, [sp, #16]
  408bb8:	ldp	x29, x30, [sp], #48
  408bbc:	ret
  408bc0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408bc4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408bc8:	adrp	x3, 40d000 <ferror@plt+0xa900>
  408bcc:	add	x0, x0, #0x70f
  408bd0:	add	x1, x1, #0x69b
  408bd4:	add	x3, x3, #0x71f
  408bd8:	mov	w2, #0x85                  	// #133
  408bdc:	bl	402640 <__assert_fail@plt>
  408be0:	stp	x29, x30, [sp, #-32]!
  408be4:	str	x19, [sp, #16]
  408be8:	mov	x19, x0
  408bec:	ldrb	w0, [x0, #13]
  408bf0:	mov	x29, sp
  408bf4:	cbz	w0, 408c00 <ferror@plt+0x6500>
  408bf8:	ldr	x1, [x19]
  408bfc:	bl	402170 <putc@plt>
  408c00:	ldr	x1, [x19]
  408c04:	mov	w8, #0x2c                  	// #44
  408c08:	mov	w0, #0x5b                  	// #91
  408c0c:	strb	w8, [x19, #13]
  408c10:	bl	402170 <putc@plt>
  408c14:	ldr	w8, [x19, #8]
  408c18:	ldrb	w9, [x19, #12]
  408c1c:	strb	wzr, [x19, #13]
  408c20:	add	w8, w8, #0x1
  408c24:	str	w8, [x19, #8]
  408c28:	cbz	w9, 408c40 <ferror@plt+0x6540>
  408c2c:	ldr	x1, [x19]
  408c30:	ldr	x19, [sp, #16]
  408c34:	mov	w0, #0x20                  	// #32
  408c38:	ldp	x29, x30, [sp], #32
  408c3c:	b	402170 <putc@plt>
  408c40:	ldr	x19, [sp, #16]
  408c44:	ldp	x29, x30, [sp], #32
  408c48:	ret
  408c4c:	stp	x29, x30, [sp, #-32]!
  408c50:	ldrb	w8, [x0, #12]
  408c54:	str	x19, [sp, #16]
  408c58:	mov	x19, x0
  408c5c:	mov	x29, sp
  408c60:	cbz	w8, 408c78 <ferror@plt+0x6578>
  408c64:	ldrb	w8, [x19, #13]
  408c68:	cbz	w8, 408c78 <ferror@plt+0x6578>
  408c6c:	ldr	x1, [x19]
  408c70:	mov	w0, #0x20                  	// #32
  408c74:	bl	402170 <putc@plt>
  408c78:	strb	wzr, [x19, #13]
  408c7c:	mov	x0, x19
  408c80:	ldr	x19, [sp, #16]
  408c84:	mov	w1, #0x5d                  	// #93
  408c88:	ldp	x29, x30, [sp], #32
  408c8c:	b	408b20 <ferror@plt+0x6420>
  408c90:	stp	x29, x30, [sp, #-32]!
  408c94:	stp	x20, x19, [sp, #16]
  408c98:	mov	x19, x0
  408c9c:	ldrb	w0, [x0, #13]
  408ca0:	mov	x20, x1
  408ca4:	mov	x29, sp
  408ca8:	cbz	w0, 408cb4 <ferror@plt+0x65b4>
  408cac:	ldr	x1, [x19]
  408cb0:	bl	402170 <putc@plt>
  408cb4:	mov	w8, #0x2c                  	// #44
  408cb8:	strb	w8, [x19, #13]
  408cbc:	mov	x0, x19
  408cc0:	mov	x1, x20
  408cc4:	ldp	x20, x19, [sp, #16]
  408cc8:	ldp	x29, x30, [sp], #32
  408ccc:	b	408874 <ferror@plt+0x6174>
  408cd0:	adrp	x8, 40d000 <ferror@plt+0xa900>
  408cd4:	adrp	x9, 40d000 <ferror@plt+0xa900>
  408cd8:	add	x8, x8, #0x6d3
  408cdc:	add	x9, x9, #0x6ce
  408ce0:	tst	w1, #0x1
  408ce4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408ce8:	csel	x2, x9, x8, ne  // ne = any
  408cec:	add	x1, x1, #0x26f
  408cf0:	b	408a24 <ferror@plt+0x6324>
  408cf4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408cf8:	add	x1, x1, #0x6d9
  408cfc:	b	408a24 <ferror@plt+0x6324>
  408d00:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d04:	add	x1, x1, #0x6de
  408d08:	b	408a24 <ferror@plt+0x6324>
  408d0c:	and	w2, w1, #0xff
  408d10:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d14:	add	x1, x1, #0x6e1
  408d18:	b	408a24 <ferror@plt+0x6324>
  408d1c:	and	w2, w1, #0xffff
  408d20:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d24:	add	x1, x1, #0x6e6
  408d28:	b	408a24 <ferror@plt+0x6324>
  408d2c:	mov	w2, w1
  408d30:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d34:	add	x1, x1, #0x748
  408d38:	b	408a24 <ferror@plt+0x6324>
  408d3c:	mov	x2, x1
  408d40:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d44:	add	x1, x1, #0x6ea
  408d48:	b	408a24 <ferror@plt+0x6324>
  408d4c:	mov	x2, x1
  408d50:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d54:	add	x1, x1, #0x6ee
  408d58:	b	408a24 <ferror@plt+0x6324>
  408d5c:	mov	x2, x1
  408d60:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408d64:	add	x1, x1, #0x6ea
  408d68:	b	408a24 <ferror@plt+0x6324>
  408d6c:	mov	x2, x1
  408d70:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408d74:	add	x1, x1, #0xe86
  408d78:	b	408a24 <ferror@plt+0x6324>
  408d7c:	mov	w2, w1
  408d80:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408d84:	add	x1, x1, #0xe81
  408d88:	b	408a24 <ferror@plt+0x6324>
  408d8c:	mov	x2, x1
  408d90:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408d94:	add	x1, x1, #0xa73
  408d98:	b	408a24 <ferror@plt+0x6324>
  408d9c:	stp	x29, x30, [sp, #-32]!
  408da0:	stp	x20, x19, [sp, #16]
  408da4:	mov	x29, sp
  408da8:	mov	x19, x2
  408dac:	mov	x20, x0
  408db0:	bl	4087ac <ferror@plt+0x60ac>
  408db4:	ldrb	w0, [x20, #13]
  408db8:	cbz	w0, 408dc4 <ferror@plt+0x66c4>
  408dbc:	ldr	x1, [x20]
  408dc0:	bl	402170 <putc@plt>
  408dc4:	mov	w8, #0x2c                  	// #44
  408dc8:	strb	w8, [x20, #13]
  408dcc:	mov	x0, x20
  408dd0:	mov	x1, x19
  408dd4:	ldp	x20, x19, [sp, #16]
  408dd8:	ldp	x29, x30, [sp], #32
  408ddc:	b	408874 <ferror@plt+0x6174>
  408de0:	stp	x29, x30, [sp, #-32]!
  408de4:	stp	x20, x19, [sp, #16]
  408de8:	mov	x29, sp
  408dec:	mov	w19, w2
  408df0:	mov	x20, x0
  408df4:	bl	4087ac <ferror@plt+0x60ac>
  408df8:	tst	w19, #0x1
  408dfc:	mov	x0, x20
  408e00:	ldp	x20, x19, [sp, #16]
  408e04:	adrp	x8, 40d000 <ferror@plt+0xa900>
  408e08:	adrp	x9, 40d000 <ferror@plt+0xa900>
  408e0c:	add	x8, x8, #0x6d3
  408e10:	add	x9, x9, #0x6ce
  408e14:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408e18:	csel	x2, x9, x8, ne  // ne = any
  408e1c:	add	x1, x1, #0x26f
  408e20:	ldp	x29, x30, [sp], #32
  408e24:	b	408a24 <ferror@plt+0x6324>
  408e28:	str	d8, [sp, #-32]!
  408e2c:	stp	x29, x30, [sp, #8]
  408e30:	str	x19, [sp, #24]
  408e34:	mov	x29, sp
  408e38:	mov	v8.16b, v0.16b
  408e3c:	mov	x19, x0
  408e40:	bl	4087ac <ferror@plt+0x60ac>
  408e44:	mov	x0, x19
  408e48:	ldr	x19, [sp, #24]
  408e4c:	ldp	x29, x30, [sp, #8]
  408e50:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408e54:	add	x1, x1, #0x6de
  408e58:	mov	v0.16b, v8.16b
  408e5c:	ldr	d8, [sp], #32
  408e60:	b	408a24 <ferror@plt+0x6324>
  408e64:	stp	x29, x30, [sp, #-32]!
  408e68:	stp	x20, x19, [sp, #16]
  408e6c:	mov	x29, sp
  408e70:	mov	w19, w2
  408e74:	mov	x20, x0
  408e78:	bl	4087ac <ferror@plt+0x60ac>
  408e7c:	mov	x0, x20
  408e80:	mov	w2, w19
  408e84:	ldp	x20, x19, [sp, #16]
  408e88:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408e8c:	add	x1, x1, #0x748
  408e90:	ldp	x29, x30, [sp], #32
  408e94:	b	408a24 <ferror@plt+0x6324>
  408e98:	stp	x29, x30, [sp, #-32]!
  408e9c:	stp	x20, x19, [sp, #16]
  408ea0:	mov	x29, sp
  408ea4:	mov	x19, x2
  408ea8:	mov	x20, x0
  408eac:	bl	4087ac <ferror@plt+0x60ac>
  408eb0:	mov	x0, x20
  408eb4:	mov	x2, x19
  408eb8:	ldp	x20, x19, [sp, #16]
  408ebc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408ec0:	add	x1, x1, #0x6ea
  408ec4:	ldp	x29, x30, [sp], #32
  408ec8:	b	408a24 <ferror@plt+0x6324>
  408ecc:	stp	x29, x30, [sp, #-32]!
  408ed0:	stp	x20, x19, [sp, #16]
  408ed4:	mov	x29, sp
  408ed8:	mov	x19, x2
  408edc:	mov	x20, x0
  408ee0:	bl	4087ac <ferror@plt+0x60ac>
  408ee4:	mov	x0, x20
  408ee8:	mov	x2, x19
  408eec:	ldp	x20, x19, [sp, #16]
  408ef0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408ef4:	add	x1, x1, #0x6ee
  408ef8:	ldp	x29, x30, [sp], #32
  408efc:	b	408a24 <ferror@plt+0x6324>
  408f00:	stp	x29, x30, [sp, #-32]!
  408f04:	stp	x20, x19, [sp, #16]
  408f08:	mov	x29, sp
  408f0c:	mov	w19, w2
  408f10:	mov	x20, x0
  408f14:	bl	4087ac <ferror@plt+0x60ac>
  408f18:	and	w2, w19, #0xff
  408f1c:	mov	x0, x20
  408f20:	ldp	x20, x19, [sp, #16]
  408f24:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408f28:	add	x1, x1, #0x6e1
  408f2c:	ldp	x29, x30, [sp], #32
  408f30:	b	408a24 <ferror@plt+0x6324>
  408f34:	stp	x29, x30, [sp, #-32]!
  408f38:	stp	x20, x19, [sp, #16]
  408f3c:	mov	x29, sp
  408f40:	mov	w19, w2
  408f44:	mov	x20, x0
  408f48:	bl	4087ac <ferror@plt+0x60ac>
  408f4c:	and	w2, w19, #0xffff
  408f50:	mov	x0, x20
  408f54:	ldp	x20, x19, [sp, #16]
  408f58:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408f5c:	add	x1, x1, #0x6e6
  408f60:	ldp	x29, x30, [sp], #32
  408f64:	b	408a24 <ferror@plt+0x6324>
  408f68:	stp	x29, x30, [sp, #-32]!
  408f6c:	stp	x20, x19, [sp, #16]
  408f70:	mov	x29, sp
  408f74:	mov	x19, x2
  408f78:	mov	x20, x0
  408f7c:	bl	4087ac <ferror@plt+0x60ac>
  408f80:	mov	x0, x20
  408f84:	mov	x2, x19
  408f88:	ldp	x20, x19, [sp, #16]
  408f8c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408f90:	add	x1, x1, #0x6ea
  408f94:	ldp	x29, x30, [sp], #32
  408f98:	b	408a24 <ferror@plt+0x6324>
  408f9c:	stp	x29, x30, [sp, #-32]!
  408fa0:	stp	x20, x19, [sp, #16]
  408fa4:	mov	x29, sp
  408fa8:	mov	x19, x2
  408fac:	mov	x20, x0
  408fb0:	bl	4087ac <ferror@plt+0x60ac>
  408fb4:	mov	x0, x20
  408fb8:	mov	x2, x19
  408fbc:	ldp	x20, x19, [sp, #16]
  408fc0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408fc4:	add	x1, x1, #0xe86
  408fc8:	ldp	x29, x30, [sp], #32
  408fcc:	b	408a24 <ferror@plt+0x6324>
  408fd0:	stp	x29, x30, [sp, #-32]!
  408fd4:	stp	x20, x19, [sp, #16]
  408fd8:	mov	x29, sp
  408fdc:	mov	w19, w2
  408fe0:	mov	x20, x0
  408fe4:	bl	4087ac <ferror@plt+0x60ac>
  408fe8:	mov	x0, x20
  408fec:	mov	w2, w19
  408ff0:	ldp	x20, x19, [sp, #16]
  408ff4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408ff8:	add	x1, x1, #0xe81
  408ffc:	ldp	x29, x30, [sp], #32
  409000:	b	408a24 <ferror@plt+0x6324>
  409004:	stp	x29, x30, [sp, #-32]!
  409008:	stp	x20, x19, [sp, #16]
  40900c:	mov	x29, sp
  409010:	mov	x19, x2
  409014:	mov	x20, x0
  409018:	bl	4087ac <ferror@plt+0x60ac>
  40901c:	mov	x0, x20
  409020:	mov	x2, x19
  409024:	ldp	x20, x19, [sp, #16]
  409028:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40902c:	add	x1, x1, #0xa73
  409030:	ldp	x29, x30, [sp], #32
  409034:	b	408a24 <ferror@plt+0x6324>
  409038:	stp	x29, x30, [sp, #-32]!
  40903c:	str	x19, [sp, #16]
  409040:	mov	x29, sp
  409044:	mov	x19, x0
  409048:	bl	4087ac <ferror@plt+0x60ac>
  40904c:	mov	x0, x19
  409050:	ldr	x19, [sp, #16]
  409054:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409058:	add	x1, x1, #0x6d9
  40905c:	ldp	x29, x30, [sp], #32
  409060:	b	408a24 <ferror@plt+0x6324>
  409064:	stp	x29, x30, [sp, #-32]!
  409068:	str	x19, [sp, #16]
  40906c:	mov	x29, sp
  409070:	cbz	w0, 4090b8 <ferror@plt+0x69b8>
  409074:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409078:	ldr	x8, [x8, #4016]
  40907c:	ldr	x0, [x8]
  409080:	bl	408704 <ferror@plt+0x6004>
  409084:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409088:	str	x0, [x19, #3536]
  40908c:	cbz	x0, 4090c4 <ferror@plt+0x69c4>
  409090:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409094:	ldr	x8, [x8, #4056]
  409098:	ldr	w8, [x8]
  40909c:	cbz	w8, 4090ac <ferror@plt+0x69ac>
  4090a0:	mov	w1, #0x1                   	// #1
  4090a4:	bl	4087a0 <ferror@plt+0x60a0>
  4090a8:	ldr	x0, [x19, #3536]
  4090ac:	ldr	x19, [sp, #16]
  4090b0:	ldp	x29, x30, [sp], #32
  4090b4:	b	408be0 <ferror@plt+0x64e0>
  4090b8:	ldr	x19, [sp, #16]
  4090bc:	ldp	x29, x30, [sp], #32
  4090c0:	ret
  4090c4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4090c8:	add	x0, x0, #0x758
  4090cc:	bl	4020c0 <perror@plt>
  4090d0:	mov	w0, #0x1                   	// #1
  4090d4:	bl	4020b0 <exit@plt>
  4090d8:	stp	x29, x30, [sp, #-16]!
  4090dc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4090e0:	ldr	x0, [x8, #3536]
  4090e4:	mov	x29, sp
  4090e8:	cbz	x0, 409100 <ferror@plt+0x6a00>
  4090ec:	bl	408c4c <ferror@plt+0x654c>
  4090f0:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4090f4:	add	x0, x0, #0xdd0
  4090f8:	ldp	x29, x30, [sp], #16
  4090fc:	b	408738 <ferror@plt+0x6038>
  409100:	ldp	x29, x30, [sp], #16
  409104:	ret
  409108:	stp	x29, x30, [sp, #-16]!
  40910c:	mov	x29, sp
  409110:	cbz	w0, 40914c <ferror@plt+0x6a4c>
  409114:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409118:	ldr	x8, [x8, #4016]
  40911c:	ldr	x0, [x8]
  409120:	bl	408704 <ferror@plt+0x6004>
  409124:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409128:	str	x0, [x8, #3536]
  40912c:	cbz	x0, 409154 <ferror@plt+0x6a54>
  409130:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409134:	ldr	x8, [x8, #4056]
  409138:	ldr	w8, [x8]
  40913c:	cbz	w8, 40914c <ferror@plt+0x6a4c>
  409140:	mov	w1, #0x1                   	// #1
  409144:	ldp	x29, x30, [sp], #16
  409148:	b	4087a0 <ferror@plt+0x60a0>
  40914c:	ldp	x29, x30, [sp], #16
  409150:	ret
  409154:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409158:	add	x0, x0, #0x758
  40915c:	bl	4020c0 <perror@plt>
  409160:	mov	w0, #0x1                   	// #1
  409164:	bl	4020b0 <exit@plt>
  409168:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40916c:	ldr	x8, [x8, #3536]
  409170:	cbz	x8, 409180 <ferror@plt+0x6a80>
  409174:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409178:	add	x0, x0, #0xdd0
  40917c:	b	408738 <ferror@plt+0x6038>
  409180:	ret
  409184:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409188:	ldr	x8, [x8, #3536]
  40918c:	cmp	x8, #0x0
  409190:	cset	w0, ne  // ne = any
  409194:	ret
  409198:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40919c:	ldr	x0, [x8, #3536]
  4091a0:	ret
  4091a4:	stp	x29, x30, [sp, #-32]!
  4091a8:	str	x19, [sp, #16]
  4091ac:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4091b0:	ldr	x8, [x19, #3536]
  4091b4:	mov	x29, sp
  4091b8:	cbz	x8, 4091e0 <ferror@plt+0x6ae0>
  4091bc:	mov	x1, x0
  4091c0:	cbz	x0, 4091d0 <ferror@plt+0x6ad0>
  4091c4:	mov	x0, x8
  4091c8:	bl	4087ac <ferror@plt+0x60ac>
  4091cc:	ldr	x8, [x19, #3536]
  4091d0:	ldr	x19, [sp, #16]
  4091d4:	mov	x0, x8
  4091d8:	ldp	x29, x30, [sp], #32
  4091dc:	b	408ac8 <ferror@plt+0x63c8>
  4091e0:	ldr	x19, [sp, #16]
  4091e4:	ldp	x29, x30, [sp], #32
  4091e8:	ret
  4091ec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4091f0:	ldr	x0, [x8, #3536]
  4091f4:	cbz	x0, 4091fc <ferror@plt+0x6afc>
  4091f8:	b	408b18 <ferror@plt+0x6418>
  4091fc:	ret
  409200:	stp	x29, x30, [sp, #-32]!
  409204:	str	x19, [sp, #16]
  409208:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40920c:	ldr	x8, [x19, #3536]
  409210:	tst	w0, #0x6
  409214:	mov	x29, sp
  409218:	b.eq	409240 <ferror@plt+0x6b40>  // b.none
  40921c:	cbz	x8, 409244 <ferror@plt+0x6b44>
  409220:	cbz	x1, 409230 <ferror@plt+0x6b30>
  409224:	mov	x0, x8
  409228:	bl	4087ac <ferror@plt+0x60ac>
  40922c:	ldr	x8, [x19, #3536]
  409230:	ldr	x19, [sp, #16]
  409234:	mov	x0, x8
  409238:	ldp	x29, x30, [sp], #32
  40923c:	b	408be0 <ferror@plt+0x64e0>
  409240:	cbnz	x8, 409264 <ferror@plt+0x6b64>
  409244:	mov	w8, #0x5                   	// #5
  409248:	tst	w0, w8
  40924c:	b.eq	409264 <ferror@plt+0x6b64>  // b.none
  409250:	ldr	x19, [sp, #16]
  409254:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409258:	add	x0, x0, #0x26f
  40925c:	ldp	x29, x30, [sp], #32
  409260:	b	402630 <printf@plt>
  409264:	ldr	x19, [sp, #16]
  409268:	ldp	x29, x30, [sp], #32
  40926c:	ret
  409270:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409274:	ldr	x8, [x8, #3536]
  409278:	tst	w0, #0x6
  40927c:	b.eq	40928c <ferror@plt+0x6b8c>  // b.none
  409280:	cbz	x8, 409290 <ferror@plt+0x6b90>
  409284:	mov	x0, x8
  409288:	b	408c4c <ferror@plt+0x654c>
  40928c:	cbnz	x8, 4092a8 <ferror@plt+0x6ba8>
  409290:	mov	w8, #0x5                   	// #5
  409294:	tst	w0, w8
  409298:	b.eq	4092a8 <ferror@plt+0x6ba8>  // b.none
  40929c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4092a0:	add	x0, x0, #0x26f
  4092a4:	b	402630 <printf@plt>
  4092a8:	ret
  4092ac:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4092b0:	ldr	x8, [x8, #3536]
  4092b4:	tst	w0, #0x6
  4092b8:	b.eq	4092d4 <ferror@plt+0x6bd4>  // b.none
  4092bc:	cbz	x8, 4092d8 <ferror@plt+0x6bd8>
  4092c0:	mov	x0, x8
  4092c4:	cbz	x2, 409300 <ferror@plt+0x6c00>
  4092c8:	mov	x1, x2
  4092cc:	mov	w2, w4
  4092d0:	b	408fd0 <ferror@plt+0x68d0>
  4092d4:	cbnz	x8, 4092fc <ferror@plt+0x6bfc>
  4092d8:	mov	w8, #0x5                   	// #5
  4092dc:	tst	w0, w8
  4092e0:	b.eq	4092fc <ferror@plt+0x6bfc>  // b.none
  4092e4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4092e8:	ldr	x8, [x8, #4016]
  4092ec:	mov	x2, x3
  4092f0:	mov	w3, w4
  4092f4:	ldr	x0, [x8]
  4092f8:	b	409b68 <ferror@plt+0x7468>
  4092fc:	ret
  409300:	mov	w1, w4
  409304:	b	408d7c <ferror@plt+0x667c>
  409308:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40930c:	ldr	x8, [x8, #3536]
  409310:	tst	w0, #0x6
  409314:	b.eq	409330 <ferror@plt+0x6c30>  // b.none
  409318:	cbz	x8, 409334 <ferror@plt+0x6c34>
  40931c:	mov	x0, x8
  409320:	cbz	x2, 40935c <ferror@plt+0x6c5c>
  409324:	mov	x1, x2
  409328:	mov	x2, x4
  40932c:	b	409004 <ferror@plt+0x6904>
  409330:	cbnz	x8, 409358 <ferror@plt+0x6c58>
  409334:	mov	w8, #0x5                   	// #5
  409338:	tst	w0, w8
  40933c:	b.eq	409358 <ferror@plt+0x6c58>  // b.none
  409340:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409344:	ldr	x8, [x8, #4016]
  409348:	mov	x2, x3
  40934c:	mov	x3, x4
  409350:	ldr	x0, [x8]
  409354:	b	409b68 <ferror@plt+0x7468>
  409358:	ret
  40935c:	mov	x1, x4
  409360:	b	408d8c <ferror@plt+0x668c>
  409364:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409368:	ldr	x8, [x8, #3536]
  40936c:	tst	w0, #0x6
  409370:	b.eq	40938c <ferror@plt+0x6c8c>  // b.none
  409374:	cbz	x8, 409390 <ferror@plt+0x6c90>
  409378:	mov	x0, x8
  40937c:	cbz	x2, 4093bc <ferror@plt+0x6cbc>
  409380:	mov	x1, x2
  409384:	mov	w2, w4
  409388:	b	408f00 <ferror@plt+0x6800>
  40938c:	cbnz	x8, 4093b8 <ferror@plt+0x6cb8>
  409390:	mov	w8, #0x5                   	// #5
  409394:	tst	w0, w8
  409398:	b.eq	4093b8 <ferror@plt+0x6cb8>  // b.none
  40939c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4093a0:	ldr	x8, [x8, #4016]
  4093a4:	mov	x2, x3
  4093a8:	ldr	x0, [x8]
  4093ac:	and	w8, w4, #0xff
  4093b0:	mov	w3, w8
  4093b4:	b	409b68 <ferror@plt+0x7468>
  4093b8:	ret
  4093bc:	mov	w1, w4
  4093c0:	b	408d0c <ferror@plt+0x660c>
  4093c4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4093c8:	ldr	x8, [x8, #3536]
  4093cc:	tst	w0, #0x6
  4093d0:	b.eq	4093ec <ferror@plt+0x6cec>  // b.none
  4093d4:	cbz	x8, 4093f0 <ferror@plt+0x6cf0>
  4093d8:	mov	x0, x8
  4093dc:	cbz	x2, 40941c <ferror@plt+0x6d1c>
  4093e0:	mov	x1, x2
  4093e4:	mov	w2, w4
  4093e8:	b	408f34 <ferror@plt+0x6834>
  4093ec:	cbnz	x8, 409418 <ferror@plt+0x6d18>
  4093f0:	mov	w8, #0x5                   	// #5
  4093f4:	tst	w0, w8
  4093f8:	b.eq	409418 <ferror@plt+0x6d18>  // b.none
  4093fc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409400:	ldr	x8, [x8, #4016]
  409404:	mov	x2, x3
  409408:	ldr	x0, [x8]
  40940c:	and	w8, w4, #0xffff
  409410:	mov	w3, w8
  409414:	b	409b68 <ferror@plt+0x7468>
  409418:	ret
  40941c:	mov	w1, w4
  409420:	b	408d1c <ferror@plt+0x661c>
  409424:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409428:	ldr	x8, [x8, #3536]
  40942c:	tst	w0, #0x6
  409430:	b.eq	40944c <ferror@plt+0x6d4c>  // b.none
  409434:	cbz	x8, 409450 <ferror@plt+0x6d50>
  409438:	mov	x0, x8
  40943c:	cbz	x2, 409478 <ferror@plt+0x6d78>
  409440:	mov	x1, x2
  409444:	mov	w2, w4
  409448:	b	408e64 <ferror@plt+0x6764>
  40944c:	cbnz	x8, 409474 <ferror@plt+0x6d74>
  409450:	mov	w8, #0x5                   	// #5
  409454:	tst	w0, w8
  409458:	b.eq	409474 <ferror@plt+0x6d74>  // b.none
  40945c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409460:	ldr	x8, [x8, #4016]
  409464:	mov	x2, x3
  409468:	mov	w3, w4
  40946c:	ldr	x0, [x8]
  409470:	b	409b68 <ferror@plt+0x7468>
  409474:	ret
  409478:	mov	w1, w4
  40947c:	b	408d2c <ferror@plt+0x662c>
  409480:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409484:	ldr	x8, [x8, #3536]
  409488:	tst	w0, #0x6
  40948c:	b.eq	4094a8 <ferror@plt+0x6da8>  // b.none
  409490:	cbz	x8, 4094ac <ferror@plt+0x6dac>
  409494:	mov	x0, x8
  409498:	cbz	x2, 4094d4 <ferror@plt+0x6dd4>
  40949c:	mov	x1, x2
  4094a0:	mov	x2, x4
  4094a4:	b	408e98 <ferror@plt+0x6798>
  4094a8:	cbnz	x8, 4094d0 <ferror@plt+0x6dd0>
  4094ac:	mov	w8, #0x5                   	// #5
  4094b0:	tst	w0, w8
  4094b4:	b.eq	4094d0 <ferror@plt+0x6dd0>  // b.none
  4094b8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4094bc:	ldr	x8, [x8, #4016]
  4094c0:	mov	x2, x3
  4094c4:	mov	x3, x4
  4094c8:	ldr	x0, [x8]
  4094cc:	b	409b68 <ferror@plt+0x7468>
  4094d0:	ret
  4094d4:	mov	x1, x4
  4094d8:	b	408d3c <ferror@plt+0x663c>
  4094dc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4094e0:	ldr	x8, [x8, #3536]
  4094e4:	tst	w0, #0x6
  4094e8:	b.eq	409504 <ferror@plt+0x6e04>  // b.none
  4094ec:	cbz	x8, 409508 <ferror@plt+0x6e08>
  4094f0:	mov	x0, x8
  4094f4:	cbz	x2, 409530 <ferror@plt+0x6e30>
  4094f8:	mov	x1, x2
  4094fc:	mov	x2, x4
  409500:	b	408f68 <ferror@plt+0x6868>
  409504:	cbnz	x8, 40952c <ferror@plt+0x6e2c>
  409508:	mov	w8, #0x5                   	// #5
  40950c:	tst	w0, w8
  409510:	b.eq	40952c <ferror@plt+0x6e2c>  // b.none
  409514:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409518:	ldr	x8, [x8, #4016]
  40951c:	mov	x2, x3
  409520:	mov	x3, x4
  409524:	ldr	x0, [x8]
  409528:	b	409b68 <ferror@plt+0x7468>
  40952c:	ret
  409530:	mov	x1, x4
  409534:	b	408d5c <ferror@plt+0x665c>
  409538:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40953c:	ldr	x8, [x8, #3536]
  409540:	tst	w0, #0x6
  409544:	b.eq	409560 <ferror@plt+0x6e60>  // b.none
  409548:	cbz	x8, 409564 <ferror@plt+0x6e64>
  40954c:	mov	x0, x8
  409550:	cbz	x2, 40958c <ferror@plt+0x6e8c>
  409554:	mov	x1, x2
  409558:	mov	x2, x4
  40955c:	b	408f9c <ferror@plt+0x689c>
  409560:	cbnz	x8, 409588 <ferror@plt+0x6e88>
  409564:	mov	w8, #0x5                   	// #5
  409568:	tst	w0, w8
  40956c:	b.eq	409588 <ferror@plt+0x6e88>  // b.none
  409570:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409574:	ldr	x8, [x8, #4016]
  409578:	mov	x2, x3
  40957c:	mov	x3, x4
  409580:	ldr	x0, [x8]
  409584:	b	409b68 <ferror@plt+0x7468>
  409588:	ret
  40958c:	mov	x1, x4
  409590:	b	408d6c <ferror@plt+0x666c>
  409594:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409598:	ldr	x8, [x8, #3536]
  40959c:	tst	w0, #0x6
  4095a0:	b.eq	4095b8 <ferror@plt+0x6eb8>  // b.none
  4095a4:	cbz	x8, 4095bc <ferror@plt+0x6ebc>
  4095a8:	mov	x0, x8
  4095ac:	cbz	x2, 4095e0 <ferror@plt+0x6ee0>
  4095b0:	mov	x1, x2
  4095b4:	b	408e28 <ferror@plt+0x6728>
  4095b8:	cbnz	x8, 4095dc <ferror@plt+0x6edc>
  4095bc:	mov	w8, #0x5                   	// #5
  4095c0:	tst	w0, w8
  4095c4:	b.eq	4095dc <ferror@plt+0x6edc>  // b.none
  4095c8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4095cc:	ldr	x8, [x8, #4016]
  4095d0:	mov	x2, x3
  4095d4:	ldr	x0, [x8]
  4095d8:	b	409b68 <ferror@plt+0x7468>
  4095dc:	ret
  4095e0:	b	408d00 <ferror@plt+0x6600>
  4095e4:	sub	sp, sp, #0x60
  4095e8:	stp	x20, x19, [sp, #80]
  4095ec:	mov	x20, x0
  4095f0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4095f4:	mov	w19, w1
  4095f8:	add	x2, x2, #0x744
  4095fc:	mov	x0, sp
  409600:	mov	w1, #0x40                  	// #64
  409604:	mov	x3, x20
  409608:	stp	x29, x30, [sp, #64]
  40960c:	add	x29, sp, #0x40
  409610:	bl	4021b0 <snprintf@plt>
  409614:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409618:	ldr	x0, [x8, #3536]
  40961c:	cbz	x0, 409634 <ferror@plt+0x6f34>
  409620:	cbz	x20, 409654 <ferror@plt+0x6f54>
  409624:	mov	x1, x20
  409628:	mov	w2, w19
  40962c:	bl	408e64 <ferror@plt+0x6764>
  409630:	b	40965c <ferror@plt+0x6f5c>
  409634:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409638:	ldr	x8, [x8, #4016]
  40963c:	mov	x2, sp
  409640:	mov	w1, #0x6                   	// #6
  409644:	mov	w3, w19
  409648:	ldr	x0, [x8]
  40964c:	bl	409b68 <ferror@plt+0x7468>
  409650:	b	40965c <ferror@plt+0x6f5c>
  409654:	mov	w1, w19
  409658:	bl	408d2c <ferror@plt+0x662c>
  40965c:	ldp	x20, x19, [sp, #80]
  409660:	ldp	x29, x30, [sp, #64]
  409664:	add	sp, sp, #0x60
  409668:	ret
  40966c:	sub	sp, sp, #0x60
  409670:	stp	x20, x19, [sp, #80]
  409674:	mov	x20, x0
  409678:	adrp	x2, 40d000 <ferror@plt+0xa900>
  40967c:	mov	x19, x1
  409680:	add	x2, x2, #0x74b
  409684:	mov	x0, sp
  409688:	mov	w1, #0x40                  	// #64
  40968c:	mov	x3, x20
  409690:	stp	x29, x30, [sp, #64]
  409694:	add	x29, sp, #0x40
  409698:	bl	4021b0 <snprintf@plt>
  40969c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4096a0:	ldr	x0, [x8, #3536]
  4096a4:	cbz	x0, 4096bc <ferror@plt+0x6fbc>
  4096a8:	cbz	x20, 4096dc <ferror@plt+0x6fdc>
  4096ac:	cbnz	x19, 4096dc <ferror@plt+0x6fdc>
  4096b0:	mov	x1, x20
  4096b4:	bl	4087ac <ferror@plt+0x60ac>
  4096b8:	b	4096fc <ferror@plt+0x6ffc>
  4096bc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4096c0:	ldr	x8, [x8, #4016]
  4096c4:	mov	x2, sp
  4096c8:	mov	w1, #0x6                   	// #6
  4096cc:	mov	x3, x19
  4096d0:	ldr	x0, [x8]
  4096d4:	bl	409b68 <ferror@plt+0x7468>
  4096d8:	b	4096fc <ferror@plt+0x6ffc>
  4096dc:	cbnz	x20, 4096f0 <ferror@plt+0x6ff0>
  4096e0:	cbz	x19, 4096f0 <ferror@plt+0x6ff0>
  4096e4:	mov	x1, x19
  4096e8:	bl	408c90 <ferror@plt+0x6590>
  4096ec:	b	4096fc <ferror@plt+0x6ffc>
  4096f0:	mov	x1, x20
  4096f4:	mov	x2, x19
  4096f8:	bl	408d9c <ferror@plt+0x669c>
  4096fc:	ldp	x20, x19, [sp, #80]
  409700:	ldp	x29, x30, [sp, #64]
  409704:	add	sp, sp, #0x60
  409708:	ret
  40970c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409710:	ldr	x8, [x8, #3536]
  409714:	tst	w0, #0x6
  409718:	b.eq	409734 <ferror@plt+0x7034>  // b.none
  40971c:	cbz	x8, 409738 <ferror@plt+0x7038>
  409720:	cbz	x2, 409760 <ferror@plt+0x7060>
  409724:	cbnz	x4, 409760 <ferror@plt+0x7060>
  409728:	mov	x0, x8
  40972c:	mov	x1, x2
  409730:	b	4087ac <ferror@plt+0x60ac>
  409734:	cbnz	x8, 40975c <ferror@plt+0x705c>
  409738:	mov	w8, #0x5                   	// #5
  40973c:	tst	w0, w8
  409740:	b.eq	40975c <ferror@plt+0x705c>  // b.none
  409744:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409748:	ldr	x8, [x8, #4016]
  40974c:	mov	x2, x3
  409750:	mov	x3, x4
  409754:	ldr	x0, [x8]
  409758:	b	409b68 <ferror@plt+0x7468>
  40975c:	ret
  409760:	cbnz	x2, 409774 <ferror@plt+0x7074>
  409764:	cbz	x4, 409774 <ferror@plt+0x7074>
  409768:	mov	x0, x8
  40976c:	mov	x1, x4
  409770:	b	408c90 <ferror@plt+0x6590>
  409774:	mov	x0, x8
  409778:	mov	x1, x2
  40977c:	mov	x2, x4
  409780:	b	408d9c <ferror@plt+0x669c>
  409784:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409788:	ldr	x8, [x8, #3536]
  40978c:	tst	w0, #0x6
  409790:	b.eq	4097b0 <ferror@plt+0x70b0>  // b.none
  409794:	cbz	x8, 4097b4 <ferror@plt+0x70b4>
  409798:	cbz	x2, 4097f4 <ferror@plt+0x70f4>
  40979c:	and	w9, w4, #0x1
  4097a0:	mov	x0, x8
  4097a4:	mov	x1, x2
  4097a8:	mov	w2, w9
  4097ac:	b	408de0 <ferror@plt+0x66e0>
  4097b0:	cbnz	x8, 4097f0 <ferror@plt+0x70f0>
  4097b4:	mov	w8, #0x5                   	// #5
  4097b8:	tst	w0, w8
  4097bc:	b.eq	4097f0 <ferror@plt+0x70f0>  // b.none
  4097c0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4097c4:	ldr	x8, [x8, #4016]
  4097c8:	adrp	x9, 40d000 <ferror@plt+0xa900>
  4097cc:	add	x9, x9, #0x6ce
  4097d0:	tst	w4, #0x1
  4097d4:	ldr	x0, [x8]
  4097d8:	adrp	x8, 40d000 <ferror@plt+0xa900>
  4097dc:	add	x8, x8, #0x6d3
  4097e0:	csel	x8, x9, x8, ne  // ne = any
  4097e4:	mov	x2, x3
  4097e8:	mov	x3, x8
  4097ec:	b	409b68 <ferror@plt+0x7468>
  4097f0:	ret
  4097f4:	and	w1, w4, #0x1
  4097f8:	mov	x0, x8
  4097fc:	b	408cd0 <ferror@plt+0x65d0>
  409800:	sub	sp, sp, #0x60
  409804:	stp	x29, x30, [sp, #64]
  409808:	stp	x20, x19, [sp, #80]
  40980c:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409810:	ldr	x8, [x20, #3536]
  409814:	tst	w0, #0x6
  409818:	add	x29, sp, #0x40
  40981c:	b.eq	40985c <ferror@plt+0x715c>  // b.none
  409820:	cbz	x8, 40985c <ferror@plt+0x715c>
  409824:	mov	x19, x2
  409828:	adrp	x2, 40d000 <ferror@plt+0xa900>
  40982c:	add	x2, x2, #0x752
  409830:	mov	x0, sp
  409834:	mov	w1, #0x40                  	// #64
  409838:	mov	x3, x4
  40983c:	bl	4021b0 <snprintf@plt>
  409840:	ldr	x0, [x20, #3536]
  409844:	cbz	x0, 409898 <ferror@plt+0x7198>
  409848:	cbz	x19, 409890 <ferror@plt+0x7190>
  40984c:	mov	x2, sp
  409850:	mov	x1, x19
  409854:	bl	408d9c <ferror@plt+0x669c>
  409858:	b	409898 <ferror@plt+0x7198>
  40985c:	mov	w9, #0x5                   	// #5
  409860:	tst	w0, w9
  409864:	b.eq	409898 <ferror@plt+0x7198>  // b.none
  409868:	cbnz	x8, 409898 <ferror@plt+0x7198>
  40986c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409870:	ldr	x8, [x8, #4016]
  409874:	ldp	x20, x19, [sp, #80]
  409878:	ldp	x29, x30, [sp, #64]
  40987c:	mov	x2, x3
  409880:	ldr	x0, [x8]
  409884:	mov	x3, x4
  409888:	add	sp, sp, #0x60
  40988c:	b	409b68 <ferror@plt+0x7468>
  409890:	mov	x1, sp
  409894:	bl	408c90 <ferror@plt+0x6590>
  409898:	ldp	x20, x19, [sp, #80]
  40989c:	ldp	x29, x30, [sp, #64]
  4098a0:	add	sp, sp, #0x60
  4098a4:	ret
  4098a8:	sub	sp, sp, #0x60
  4098ac:	stp	x29, x30, [sp, #64]
  4098b0:	stp	x20, x19, [sp, #80]
  4098b4:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4098b8:	ldr	x8, [x20, #3536]
  4098bc:	tst	w0, #0x6
  4098c0:	add	x29, sp, #0x40
  4098c4:	b.eq	409900 <ferror@plt+0x7200>  // b.none
  4098c8:	cbz	x8, 409900 <ferror@plt+0x7200>
  4098cc:	mov	x19, x2
  4098d0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4098d4:	add	x2, x2, #0x65f
  4098d8:	mov	x0, sp
  4098dc:	mov	w1, #0x40                  	// #64
  4098e0:	mov	w3, w4
  4098e4:	bl	4021b0 <snprintf@plt>
  4098e8:	ldr	x0, [x20, #3536]
  4098ec:	cbz	x19, 409934 <ferror@plt+0x7234>
  4098f0:	mov	x2, sp
  4098f4:	mov	x1, x19
  4098f8:	bl	408d9c <ferror@plt+0x669c>
  4098fc:	b	40993c <ferror@plt+0x723c>
  409900:	mov	w9, #0x5                   	// #5
  409904:	tst	w0, w9
  409908:	b.eq	40993c <ferror@plt+0x723c>  // b.none
  40990c:	cbnz	x8, 40993c <ferror@plt+0x723c>
  409910:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409914:	ldr	x8, [x8, #4016]
  409918:	ldp	x20, x19, [sp, #80]
  40991c:	ldp	x29, x30, [sp, #64]
  409920:	mov	x2, x3
  409924:	ldr	x0, [x8]
  409928:	mov	w3, w4
  40992c:	add	sp, sp, #0x60
  409930:	b	409b68 <ferror@plt+0x7468>
  409934:	mov	x1, sp
  409938:	bl	408c90 <ferror@plt+0x6590>
  40993c:	ldp	x20, x19, [sp, #80]
  409940:	ldp	x29, x30, [sp, #64]
  409944:	add	sp, sp, #0x60
  409948:	ret
  40994c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409950:	ldr	x8, [x8, #3536]
  409954:	tst	w0, #0x6
  409958:	b.eq	409970 <ferror@plt+0x7270>  // b.none
  40995c:	cbz	x8, 409974 <ferror@plt+0x7274>
  409960:	mov	x0, x8
  409964:	cbz	x2, 40999c <ferror@plt+0x729c>
  409968:	mov	x1, x2
  40996c:	b	409038 <ferror@plt+0x6938>
  409970:	cbnz	x8, 409998 <ferror@plt+0x7298>
  409974:	mov	w8, #0x5                   	// #5
  409978:	tst	w0, w8
  40997c:	b.eq	409998 <ferror@plt+0x7298>  // b.none
  409980:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409984:	ldr	x8, [x8, #4016]
  409988:	mov	x2, x3
  40998c:	mov	x3, x4
  409990:	ldr	x0, [x8]
  409994:	b	409b68 <ferror@plt+0x7468>
  409998:	ret
  40999c:	b	408cf4 <ferror@plt+0x65f4>
  4099a0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4099a4:	ldr	x8, [x8, #3536]
  4099a8:	cbz	x8, 4099b0 <ferror@plt+0x72b0>
  4099ac:	ret
  4099b0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4099b4:	ldr	x8, [x8, #4048]
  4099b8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4099bc:	add	x0, x0, #0x26f
  4099c0:	ldr	x1, [x8]
  4099c4:	b	402630 <printf@plt>
  4099c8:	stp	x29, x30, [sp, #-32]!
  4099cc:	str	x19, [sp, #16]
  4099d0:	mov	w19, wzr
  4099d4:	mov	x29, sp
  4099d8:	cbz	w0, 409a64 <ferror@plt+0x7364>
  4099dc:	cbnz	w1, 409a64 <ferror@plt+0x7364>
  4099e0:	cmp	w0, #0x2
  4099e4:	b.eq	409a00 <ferror@plt+0x7300>  // b.none
  4099e8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4099ec:	ldr	x8, [x8, #4016]
  4099f0:	ldr	x0, [x8]
  4099f4:	bl	4021c0 <fileno@plt>
  4099f8:	bl	402570 <isatty@plt>
  4099fc:	cbz	w0, 409a50 <ferror@plt+0x7350>
  409a00:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409a04:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409a08:	mov	w19, #0x1                   	// #1
  409a0c:	add	x0, x0, #0x77d
  409a10:	strb	w19, [x8, #3544]
  409a14:	bl	402660 <getenv@plt>
  409a18:	cbz	x0, 409a64 <ferror@plt+0x7364>
  409a1c:	mov	w1, #0x3b                  	// #59
  409a20:	bl	4023b0 <strrchr@plt>
  409a24:	cbz	x0, 409a60 <ferror@plt+0x7360>
  409a28:	ldrb	w8, [x0, #1]
  409a2c:	sub	w9, w8, #0x30
  409a30:	cmp	w9, #0x7
  409a34:	b.cs	409a58 <ferror@plt+0x7358>  // b.hs, b.nlast
  409a38:	ldrb	w8, [x0, #2]
  409a3c:	mov	w19, #0x1                   	// #1
  409a40:	cbnz	w8, 409a64 <ferror@plt+0x7364>
  409a44:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409a48:	strb	w19, [x8, #3548]
  409a4c:	b	409a64 <ferror@plt+0x7364>
  409a50:	mov	w19, wzr
  409a54:	b	409a64 <ferror@plt+0x7364>
  409a58:	cmp	w8, #0x38
  409a5c:	b.eq	409a38 <ferror@plt+0x7338>  // b.none
  409a60:	mov	w19, #0x1                   	// #1
  409a64:	mov	w0, w19
  409a68:	ldr	x19, [sp, #16]
  409a6c:	ldp	x29, x30, [sp], #32
  409a70:	ret
  409a74:	stp	x29, x30, [sp, #-48]!
  409a78:	str	x21, [sp, #16]
  409a7c:	stp	x20, x19, [sp, #32]
  409a80:	mov	x29, sp
  409a84:	cbz	x1, 409ae8 <ferror@plt+0x73e8>
  409a88:	mov	x19, x1
  409a8c:	mov	x20, x0
  409a90:	bl	4020a0 <strlen@plt>
  409a94:	add	x9, x0, #0x10
  409a98:	mov	x8, sp
  409a9c:	and	x9, x9, #0xfffffffffffffff0
  409aa0:	sub	x21, x8, x9
  409aa4:	add	x2, x0, #0x1
  409aa8:	mov	sp, x21
  409aac:	mov	x0, x21
  409ab0:	mov	x1, x20
  409ab4:	bl	402070 <memcpy@plt>
  409ab8:	mov	w1, #0x3d                  	// #61
  409abc:	mov	x0, x21
  409ac0:	bl	4025d0 <strchrnul@plt>
  409ac4:	ldrb	w8, [x0]
  409ac8:	mov	x20, x0
  409acc:	cbz	w8, 409ad4 <ferror@plt+0x73d4>
  409ad0:	strb	wzr, [x20], #1
  409ad4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409ad8:	add	x1, x1, #0x764
  409adc:	mov	x0, x21
  409ae0:	bl	406004 <ferror@plt+0x3904>
  409ae4:	tbz	w0, #0, 409af0 <ferror@plt+0x73f0>
  409ae8:	mov	w0, wzr
  409aec:	b	409b48 <ferror@plt+0x7448>
  409af0:	ldrb	w8, [x20]
  409af4:	cbz	w8, 409b3c <ferror@plt+0x743c>
  409af8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409afc:	add	x1, x1, #0x76b
  409b00:	mov	x0, x20
  409b04:	bl	402410 <strcmp@plt>
  409b08:	cbz	w0, 409b3c <ferror@plt+0x743c>
  409b0c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409b10:	add	x1, x1, #0x772
  409b14:	mov	x0, x20
  409b18:	bl	402410 <strcmp@plt>
  409b1c:	cbz	w0, 409b5c <ferror@plt+0x745c>
  409b20:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409b24:	add	x1, x1, #0x777
  409b28:	mov	x0, x20
  409b2c:	bl	402410 <strcmp@plt>
  409b30:	cbnz	w0, 409ae8 <ferror@plt+0x73e8>
  409b34:	str	wzr, [x19]
  409b38:	b	409b44 <ferror@plt+0x7444>
  409b3c:	mov	w8, #0x2                   	// #2
  409b40:	str	w8, [x19]
  409b44:	mov	w0, #0x1                   	// #1
  409b48:	mov	sp, x29
  409b4c:	ldp	x20, x19, [sp, #32]
  409b50:	ldr	x21, [sp, #16]
  409b54:	ldp	x29, x30, [sp], #48
  409b58:	ret
  409b5c:	mov	w0, #0x1                   	// #1
  409b60:	str	w0, [x19]
  409b64:	b	409b48 <ferror@plt+0x7448>
  409b68:	sub	sp, sp, #0x130
  409b6c:	stp	x29, x30, [sp, #240]
  409b70:	add	x29, sp, #0xf0
  409b74:	mov	x8, #0xffffffffffffffd8    	// #-40
  409b78:	mov	x9, sp
  409b7c:	sub	x10, x29, #0x68
  409b80:	stp	x20, x19, [sp, #288]
  409b84:	mov	x20, x2
  409b88:	mov	x19, x0
  409b8c:	movk	x8, #0xff80, lsl #32
  409b90:	add	x11, x29, #0x40
  409b94:	cmp	w1, #0x6
  409b98:	add	x9, x9, #0x80
  409b9c:	add	x10, x10, #0x28
  409ba0:	str	x28, [sp, #256]
  409ba4:	stp	x22, x21, [sp, #272]
  409ba8:	stp	x3, x4, [x29, #-104]
  409bac:	stp	x5, x6, [x29, #-88]
  409bb0:	stur	x7, [x29, #-72]
  409bb4:	stp	q1, q2, [sp, #16]
  409bb8:	stp	q3, q4, [sp, #48]
  409bbc:	str	q0, [sp]
  409bc0:	stp	q5, q6, [sp, #80]
  409bc4:	str	q7, [sp, #112]
  409bc8:	stp	x9, x8, [x29, #-16]
  409bcc:	stp	x11, x10, [x29, #-32]
  409bd0:	b.eq	409c60 <ferror@plt+0x7560>  // b.none
  409bd4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409bd8:	ldrb	w8, [x8, #3544]
  409bdc:	cbz	w8, 409c60 <ferror@plt+0x7560>
  409be0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409be4:	ldrb	w8, [x8, #3548]
  409be8:	adrp	x9, 40d000 <ferror@plt+0xa900>
  409bec:	adrp	x10, 40d000 <ferror@plt+0xa900>
  409bf0:	add	x9, x9, #0x80c
  409bf4:	add	x10, x10, #0x7f0
  409bf8:	cmp	w8, #0x0
  409bfc:	csel	x8, x10, x9, ne  // ne = any
  409c00:	ldr	w8, [x8, w1, uxtw #2]
  409c04:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  409c08:	add	x9, x9, #0xd10
  409c0c:	adrp	x21, 40d000 <ferror@plt+0xa900>
  409c10:	ldr	x2, [x9, x8, lsl #3]
  409c14:	add	x21, x21, #0x26f
  409c18:	mov	x0, x19
  409c1c:	mov	x1, x21
  409c20:	bl	4026c0 <fprintf@plt>
  409c24:	ldp	q0, q1, [x29, #-32]
  409c28:	mov	w22, w0
  409c2c:	sub	x2, x29, #0x40
  409c30:	mov	x0, x19
  409c34:	mov	x1, x20
  409c38:	stp	q0, q1, [x29, #-64]
  409c3c:	bl	402620 <vfprintf@plt>
  409c40:	adrp	x2, 40d000 <ferror@plt+0xa900>
  409c44:	add	w20, w0, w22
  409c48:	add	x2, x2, #0x7e9
  409c4c:	mov	x0, x19
  409c50:	mov	x1, x21
  409c54:	bl	4026c0 <fprintf@plt>
  409c58:	add	w0, w20, w0
  409c5c:	b	409c78 <ferror@plt+0x7578>
  409c60:	ldp	q0, q1, [x29, #-32]
  409c64:	sub	x2, x29, #0x40
  409c68:	mov	x0, x19
  409c6c:	mov	x1, x20
  409c70:	stp	q0, q1, [x29, #-64]
  409c74:	bl	402620 <vfprintf@plt>
  409c78:	ldp	x20, x19, [sp, #288]
  409c7c:	ldp	x22, x21, [sp, #272]
  409c80:	ldr	x28, [sp, #256]
  409c84:	ldp	x29, x30, [sp, #240]
  409c88:	add	sp, sp, #0x130
  409c8c:	ret
  409c90:	and	w8, w0, #0xff
  409c94:	mov	w9, #0x6                   	// #6
  409c98:	mov	w10, #0x3                   	// #3
  409c9c:	cmp	w8, #0xa
  409ca0:	csel	w9, w10, w9, eq  // eq = none
  409ca4:	cmp	w8, #0x2
  409ca8:	csel	w0, w8, w9, eq  // eq = none
  409cac:	ret
  409cb0:	and	w8, w0, #0xff
  409cb4:	mov	w9, #0x5                   	// #5
  409cb8:	cmp	w8, #0x2
  409cbc:	cinc	w9, w9, ne  // ne = any
  409cc0:	cmp	w8, #0x6
  409cc4:	mov	w8, #0x4                   	// #4
  409cc8:	csel	w0, w8, w9, eq  // eq = none
  409ccc:	ret
  409cd0:	stp	x29, x30, [sp, #-80]!
  409cd4:	stp	x26, x25, [sp, #16]
  409cd8:	stp	x24, x23, [sp, #32]
  409cdc:	stp	x22, x21, [sp, #48]
  409ce0:	stp	x20, x19, [sp, #64]
  409ce4:	mov	x29, sp
  409ce8:	mov	x21, x3
  409cec:	mov	x19, x2
  409cf0:	mov	x22, x1
  409cf4:	mov	w20, w0
  409cf8:	bl	402650 <__errno_location@plt>
  409cfc:	cmp	w20, #0x1c
  409d00:	mov	x20, x0
  409d04:	b.ne	409d98 <ferror@plt+0x7698>  // b.any
  409d08:	str	wzr, [x20]
  409d0c:	ldr	w8, [x22]
  409d10:	adrp	x2, 40d000 <ferror@plt+0xa900>
  409d14:	add	x2, x2, #0x748
  409d18:	mov	x0, x19
  409d1c:	rev	w26, w8
  409d20:	lsr	w3, w26, #12
  409d24:	mov	x1, x21
  409d28:	bl	4021b0 <snprintf@plt>
  409d2c:	sxtw	x8, w0
  409d30:	cmp	x8, x21
  409d34:	b.cs	409da0 <ferror@plt+0x76a0>  // b.hs, b.nlast
  409d38:	add	x24, x22, #0x4
  409d3c:	adrp	x22, 40d000 <ferror@plt+0xa900>
  409d40:	add	x22, x22, #0x748
  409d44:	mov	w25, #0x2f                  	// #47
  409d48:	mov	x23, x19
  409d4c:	b	409d7c <ferror@plt+0x767c>
  409d50:	mov	x21, xzr
  409d54:	ldr	w8, [x24], #4
  409d58:	mov	x0, x23
  409d5c:	mov	x1, x21
  409d60:	mov	x2, x22
  409d64:	rev	w26, w8
  409d68:	lsr	w3, w26, #12
  409d6c:	bl	4021b0 <snprintf@plt>
  409d70:	sxtw	x8, w0
  409d74:	cmp	x21, x8
  409d78:	b.ls	409da0 <ferror@plt+0x76a0>  // b.plast
  409d7c:	tbnz	w26, #8, 409dac <ferror@plt+0x76ac>
  409d80:	subs	x9, x21, x8
  409d84:	add	x23, x23, x8
  409d88:	b.eq	409d50 <ferror@plt+0x7650>  // b.none
  409d8c:	strb	w25, [x23], #1
  409d90:	sub	x21, x9, #0x1
  409d94:	b	409d54 <ferror@plt+0x7654>
  409d98:	mov	w8, #0x61                  	// #97
  409d9c:	b	409da4 <ferror@plt+0x76a4>
  409da0:	mov	w8, #0xfffffff9            	// #-7
  409da4:	mov	x19, xzr
  409da8:	str	w8, [x20]
  409dac:	mov	x0, x19
  409db0:	ldp	x20, x19, [sp, #64]
  409db4:	ldp	x22, x21, [sp, #48]
  409db8:	ldp	x24, x23, [sp, #32]
  409dbc:	ldp	x26, x25, [sp, #16]
  409dc0:	ldp	x29, x30, [sp], #80
  409dc4:	ret
  409dc8:	sub	sp, sp, #0x40
  409dcc:	stp	x29, x30, [sp, #16]
  409dd0:	stp	x22, x21, [sp, #32]
  409dd4:	stp	x20, x19, [sp, #48]
  409dd8:	add	x29, sp, #0x10
  409ddc:	mov	x21, x3
  409de0:	mov	x19, x2
  409de4:	mov	x20, x1
  409de8:	mov	w22, w0
  409dec:	bl	402650 <__errno_location@plt>
  409df0:	cmp	w22, #0x1c
  409df4:	b.ne	409e80 <ferror@plt+0x7780>  // b.any
  409df8:	lsr	x21, x21, #2
  409dfc:	str	wzr, [x0]
  409e00:	cbz	w21, 409e58 <ferror@plt+0x7758>
  409e04:	add	x1, sp, #0x8
  409e08:	mov	x0, x20
  409e0c:	mov	w2, wzr
  409e10:	bl	402090 <strtoul@plt>
  409e14:	mov	x8, x0
  409e18:	lsr	x9, x0, #20
  409e1c:	mov	w0, wzr
  409e20:	cbnz	x9, 409e8c <ferror@plt+0x778c>
  409e24:	ldr	x9, [sp, #8]
  409e28:	cmp	x9, x20
  409e2c:	b.eq	409e8c <ferror@plt+0x778c>  // b.none
  409e30:	lsl	w8, w8, #12
  409e34:	rev	w8, w8
  409e38:	str	w8, [x19]
  409e3c:	ldrb	w10, [x9]
  409e40:	cmp	w10, #0x2f
  409e44:	b.ne	409ea0 <ferror@plt+0x77a0>  // b.any
  409e48:	add	x20, x9, #0x1
  409e4c:	subs	w21, w21, #0x1
  409e50:	add	x19, x19, #0x4
  409e54:	b.ne	409e04 <ferror@plt+0x7704>  // b.any
  409e58:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409e5c:	ldr	x8, [x8, #3992]
  409e60:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409e64:	add	x0, x0, #0x828
  409e68:	mov	w1, #0x18                  	// #24
  409e6c:	ldr	x3, [x8]
  409e70:	mov	w2, #0x1                   	// #1
  409e74:	bl	4024f0 <fwrite@plt>
  409e78:	mov	w0, wzr
  409e7c:	b	409e8c <ferror@plt+0x778c>
  409e80:	mov	w8, #0x61                  	// #97
  409e84:	str	w8, [x0]
  409e88:	mov	w0, #0xffffffff            	// #-1
  409e8c:	ldp	x20, x19, [sp, #48]
  409e90:	ldp	x22, x21, [sp, #32]
  409e94:	ldp	x29, x30, [sp, #16]
  409e98:	add	sp, sp, #0x40
  409e9c:	ret
  409ea0:	cbnz	w10, 409e78 <ferror@plt+0x7778>
  409ea4:	orr	w8, w8, #0x10000
  409ea8:	str	w8, [x19]
  409eac:	mov	w0, #0x1                   	// #1
  409eb0:	b	409e8c <ferror@plt+0x778c>
  409eb4:	mov	w0, wzr
  409eb8:	ret
  409ebc:	mov	w0, wzr
  409ec0:	ret
  409ec4:	stp	x29, x30, [sp, #-32]!
  409ec8:	mov	x29, sp
  409ecc:	mov	w8, #0x1                   	// #1
  409ed0:	str	w8, [x29, #28]
  409ed4:	str	x19, [sp, #16]
  409ed8:	mov	x19, x0
  409edc:	ldr	w0, [x0]
  409ee0:	add	x3, x29, #0x1c
  409ee4:	mov	w1, #0x10e                 	// #270
  409ee8:	mov	w2, #0xc                   	// #12
  409eec:	mov	w4, #0x4                   	// #4
  409ef0:	bl	402240 <setsockopt@plt>
  409ef4:	tbnz	w0, #31, 409f04 <ferror@plt+0x7804>
  409ef8:	ldr	w8, [x19, #48]
  409efc:	orr	w8, w8, #0x4
  409f00:	str	w8, [x19, #48]
  409f04:	ldr	x19, [sp, #16]
  409f08:	ldp	x29, x30, [sp], #32
  409f0c:	ret
  409f10:	sub	sp, sp, #0x20
  409f14:	stp	x29, x30, [sp, #16]
  409f18:	add	x29, sp, #0x10
  409f1c:	stur	w1, [x29, #-4]
  409f20:	ldr	w0, [x0]
  409f24:	sub	x3, x29, #0x4
  409f28:	mov	w1, #0x10e                 	// #270
  409f2c:	mov	w2, #0x1                   	// #1
  409f30:	mov	w4, #0x4                   	// #4
  409f34:	bl	402240 <setsockopt@plt>
  409f38:	ldp	x29, x30, [sp, #16]
  409f3c:	add	sp, sp, #0x20
  409f40:	ret
  409f44:	stp	x29, x30, [sp, #-32]!
  409f48:	str	x19, [sp, #16]
  409f4c:	mov	x19, x0
  409f50:	ldr	w0, [x0]
  409f54:	mov	x29, sp
  409f58:	tbnz	w0, #31, 409f68 <ferror@plt+0x7868>
  409f5c:	bl	4023a0 <close@plt>
  409f60:	mov	w8, #0xffffffff            	// #-1
  409f64:	str	w8, [x19]
  409f68:	ldr	x19, [sp, #16]
  409f6c:	ldp	x29, x30, [sp], #32
  409f70:	ret
  409f74:	sub	sp, sp, #0x40
  409f78:	stp	x29, x30, [sp, #16]
  409f7c:	stp	x20, x19, [sp, #48]
  409f80:	add	x29, sp, #0x10
  409f84:	mov	w20, w1
  409f88:	mov	w8, #0x8000                	// #32768
  409f8c:	mov	w9, #0x1                   	// #1
  409f90:	movi	v0.2d, #0x0
  409f94:	mov	w1, #0x3                   	// #3
  409f98:	str	x21, [sp, #32]
  409f9c:	mov	x19, x0
  409fa0:	str	w8, [x29, #24]
  409fa4:	stur	w9, [x29, #-4]
  409fa8:	stp	q0, q0, [x0, #16]
  409fac:	str	xzr, [x0, #48]
  409fb0:	str	q0, [x0]
  409fb4:	str	w2, [x0, #36]
  409fb8:	mov	w0, #0x10                  	// #16
  409fbc:	movk	w1, #0x8, lsl #16
  409fc0:	bl	402510 <socket@plt>
  409fc4:	str	w0, [x19]
  409fc8:	tbnz	w0, #31, 40a090 <ferror@plt+0x7990>
  409fcc:	add	x3, x29, #0x18
  409fd0:	mov	w1, #0x1                   	// #1
  409fd4:	mov	w2, #0x7                   	// #7
  409fd8:	mov	w4, #0x4                   	// #4
  409fdc:	bl	402240 <setsockopt@plt>
  409fe0:	tbnz	w0, #31, 40a09c <ferror@plt+0x799c>
  409fe4:	adrp	x3, 41d000 <ferror@plt+0x1a900>
  409fe8:	ldr	w0, [x19]
  409fec:	ldr	x3, [x3, #4024]
  409ff0:	mov	w1, #0x1                   	// #1
  409ff4:	mov	w2, #0x8                   	// #8
  409ff8:	mov	w4, #0x4                   	// #4
  409ffc:	bl	402240 <setsockopt@plt>
  40a000:	tbnz	w0, #31, 40a0a8 <ferror@plt+0x79a8>
  40a004:	ldr	w0, [x19]
  40a008:	sub	x3, x29, #0x4
  40a00c:	mov	w1, #0x10e                 	// #270
  40a010:	mov	w2, #0xb                   	// #11
  40a014:	mov	w4, #0x4                   	// #4
  40a018:	bl	402240 <setsockopt@plt>
  40a01c:	mov	x21, x19
  40a020:	str	xzr, [x21, #4]!
  40a024:	mov	w8, #0x10                  	// #16
  40a028:	strh	w8, [x21]
  40a02c:	ldr	w0, [x19]
  40a030:	mov	w2, #0xc                   	// #12
  40a034:	mov	x1, x21
  40a038:	str	w20, [x19, #12]
  40a03c:	mov	w20, #0xc                   	// #12
  40a040:	bl	402130 <bind@plt>
  40a044:	tbnz	w0, #31, 40a0b4 <ferror@plt+0x79b4>
  40a048:	str	w20, [x29, #28]
  40a04c:	ldr	w0, [x19]
  40a050:	add	x2, x29, #0x1c
  40a054:	mov	x1, x21
  40a058:	bl	402690 <getsockname@plt>
  40a05c:	tbnz	w0, #31, 40a0c0 <ferror@plt+0x79c0>
  40a060:	ldr	w2, [x29, #28]
  40a064:	cmp	w2, #0xc
  40a068:	b.ne	40a0d0 <ferror@plt+0x79d0>  // b.any
  40a06c:	ldrh	w2, [x21]
  40a070:	cmp	w2, #0x10
  40a074:	b.ne	40a0e4 <ferror@plt+0x79e4>  // b.any
  40a078:	mov	x0, xzr
  40a07c:	bl	402220 <time@plt>
  40a080:	mov	x8, x0
  40a084:	mov	w0, wzr
  40a088:	str	w8, [x19, #28]
  40a08c:	b	40a100 <ferror@plt+0x7a00>
  40a090:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a094:	add	x0, x0, #0x841
  40a098:	b	40a0c8 <ferror@plt+0x79c8>
  40a09c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a0a0:	add	x0, x0, #0x85c
  40a0a4:	b	40a0c8 <ferror@plt+0x79c8>
  40a0a8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a0ac:	add	x0, x0, #0x866
  40a0b0:	b	40a0c8 <ferror@plt+0x79c8>
  40a0b4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a0b8:	add	x0, x0, #0x870
  40a0bc:	b	40a0c8 <ferror@plt+0x79c8>
  40a0c0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a0c4:	add	x0, x0, #0x88b
  40a0c8:	bl	4020c0 <perror@plt>
  40a0cc:	b	40a0fc <ferror@plt+0x79fc>
  40a0d0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a0d4:	ldr	x8, [x8, #3992]
  40a0d8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40a0dc:	add	x1, x1, #0x89e
  40a0e0:	b	40a0f4 <ferror@plt+0x79f4>
  40a0e4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a0e8:	ldr	x8, [x8, #3992]
  40a0ec:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40a0f0:	add	x1, x1, #0x8b7
  40a0f4:	ldr	x0, [x8]
  40a0f8:	bl	4026c0 <fprintf@plt>
  40a0fc:	mov	w0, #0xffffffff            	// #-1
  40a100:	ldp	x20, x19, [sp, #48]
  40a104:	ldr	x21, [sp, #32]
  40a108:	ldp	x29, x30, [sp, #16]
  40a10c:	add	sp, sp, #0x40
  40a110:	ret
  40a114:	mov	w2, wzr
  40a118:	b	409f74 <ferror@plt+0x7874>
  40a11c:	sub	sp, sp, #0xc0
  40a120:	mov	x8, #0x18                  	// #24
  40a124:	movk	x8, #0x6a, lsl #32
  40a128:	movi	v0.2d, #0x0
  40a12c:	movk	x8, #0x301, lsl #48
  40a130:	stp	x29, x30, [sp, #160]
  40a134:	stur	q0, [sp, #144]
  40a138:	stur	q0, [sp, #132]
  40a13c:	stur	q0, [sp, #116]
  40a140:	stur	q0, [sp, #100]
  40a144:	stur	q0, [sp, #84]
  40a148:	stur	q0, [sp, #68]
  40a14c:	stur	q0, [sp, #52]
  40a150:	stur	q0, [sp, #36]
  40a154:	stur	q0, [sp, #20]
  40a158:	str	x8, [sp, #8]
  40a15c:	ldr	w8, [x0, #28]
  40a160:	str	x19, [sp, #176]
  40a164:	mov	x19, x0
  40a168:	add	x29, sp, #0xa0
  40a16c:	add	w8, w8, #0x1
  40a170:	stp	w8, w8, [x0, #28]
  40a174:	str	w8, [sp, #16]
  40a178:	strb	w1, [sp, #24]
  40a17c:	cbz	x2, 40a190 <ferror@plt+0x7a90>
  40a180:	add	x0, sp, #0x8
  40a184:	mov	w1, #0x98                  	// #152
  40a188:	blr	x2
  40a18c:	cbnz	w0, 40a1a4 <ferror@plt+0x7aa4>
  40a190:	ldr	w0, [x19]
  40a194:	add	x1, sp, #0x8
  40a198:	mov	w2, #0x98                  	// #152
  40a19c:	mov	w3, wzr
  40a1a0:	bl	4024a0 <send@plt>
  40a1a4:	ldr	x19, [sp, #176]
  40a1a8:	ldp	x29, x30, [sp, #160]
  40a1ac:	add	sp, sp, #0xc0
  40a1b0:	ret
  40a1b4:	sub	sp, sp, #0xc0
  40a1b8:	mov	x8, #0x18                  	// #24
  40a1bc:	movk	x8, #0x16, lsl #32
  40a1c0:	movi	v0.2d, #0x0
  40a1c4:	movk	x8, #0x301, lsl #48
  40a1c8:	stp	x29, x30, [sp, #160]
  40a1cc:	stur	q0, [sp, #144]
  40a1d0:	stur	q0, [sp, #132]
  40a1d4:	stur	q0, [sp, #116]
  40a1d8:	stur	q0, [sp, #100]
  40a1dc:	stur	q0, [sp, #84]
  40a1e0:	stur	q0, [sp, #68]
  40a1e4:	stur	q0, [sp, #52]
  40a1e8:	stur	q0, [sp, #36]
  40a1ec:	stur	q0, [sp, #20]
  40a1f0:	str	x8, [sp, #8]
  40a1f4:	ldr	w8, [x0, #28]
  40a1f8:	str	x19, [sp, #176]
  40a1fc:	mov	x19, x0
  40a200:	add	x29, sp, #0xa0
  40a204:	add	w8, w8, #0x1
  40a208:	stp	w8, w8, [x0, #28]
  40a20c:	str	w8, [sp, #16]
  40a210:	strb	w1, [sp, #24]
  40a214:	cbz	x2, 40a228 <ferror@plt+0x7b28>
  40a218:	add	x0, sp, #0x8
  40a21c:	mov	w1, #0x98                  	// #152
  40a220:	blr	x2
  40a224:	cbnz	w0, 40a23c <ferror@plt+0x7b3c>
  40a228:	ldr	w0, [x19]
  40a22c:	add	x1, sp, #0x8
  40a230:	mov	w2, #0x98                  	// #152
  40a234:	mov	w3, wzr
  40a238:	bl	4024a0 <send@plt>
  40a23c:	ldr	x19, [sp, #176]
  40a240:	ldp	x29, x30, [sp, #160]
  40a244:	add	sp, sp, #0xc0
  40a248:	ret
  40a24c:	sub	sp, sp, #0x30
  40a250:	mov	x8, #0x1c                  	// #28
  40a254:	movk	x8, #0x4a, lsl #32
  40a258:	movk	x8, #0x301, lsl #48
  40a25c:	stp	x29, x30, [sp, #32]
  40a260:	str	x8, [sp]
  40a264:	ldr	w8, [x0, #28]
  40a268:	mov	w2, #0x1c                  	// #28
  40a26c:	mov	w3, wzr
  40a270:	add	x29, sp, #0x20
  40a274:	add	w8, w8, #0x1
  40a278:	stp	w8, w8, [x0, #28]
  40a27c:	stp	w8, wzr, [sp, #8]
  40a280:	strb	w1, [sp, #16]
  40a284:	stur	xzr, [sp, #17]
  40a288:	str	wzr, [sp, #24]
  40a28c:	ldr	w0, [x0]
  40a290:	mov	x1, sp
  40a294:	bl	4024a0 <send@plt>
  40a298:	ldp	x29, x30, [sp, #32]
  40a29c:	add	sp, sp, #0x30
  40a2a0:	ret
  40a2a4:	sub	sp, sp, #0xc0
  40a2a8:	mov	x8, #0x1c                  	// #28
  40a2ac:	movk	x8, #0x1a, lsl #32
  40a2b0:	movi	v0.2d, #0x0
  40a2b4:	movk	x8, #0x301, lsl #48
  40a2b8:	stp	x29, x30, [sp, #160]
  40a2bc:	stur	q0, [sp, #140]
  40a2c0:	stur	q0, [sp, #124]
  40a2c4:	stur	q0, [sp, #108]
  40a2c8:	stur	q0, [sp, #92]
  40a2cc:	stur	q0, [sp, #76]
  40a2d0:	stur	q0, [sp, #60]
  40a2d4:	stur	q0, [sp, #44]
  40a2d8:	stur	q0, [sp, #28]
  40a2dc:	stur	q0, [sp, #12]
  40a2e0:	str	x8, [sp]
  40a2e4:	ldr	w8, [x0, #28]
  40a2e8:	str	x19, [sp, #176]
  40a2ec:	mov	x19, x0
  40a2f0:	add	x29, sp, #0xa0
  40a2f4:	add	w8, w8, #0x1
  40a2f8:	stp	w8, w8, [x0, #28]
  40a2fc:	str	w8, [sp, #8]
  40a300:	strb	w1, [sp, #16]
  40a304:	cbz	x2, 40a318 <ferror@plt+0x7c18>
  40a308:	mov	x0, sp
  40a30c:	mov	w1, #0x9c                  	// #156
  40a310:	blr	x2
  40a314:	cbnz	w0, 40a32c <ferror@plt+0x7c2c>
  40a318:	ldr	w0, [x19]
  40a31c:	mov	x1, sp
  40a320:	mov	w2, #0x9c                  	// #156
  40a324:	mov	w3, wzr
  40a328:	bl	4024a0 <send@plt>
  40a32c:	ldr	x19, [sp, #176]
  40a330:	ldp	x29, x30, [sp, #160]
  40a334:	add	sp, sp, #0xc0
  40a338:	ret
  40a33c:	sub	sp, sp, #0x30
  40a340:	mov	x8, #0x1c                  	// #28
  40a344:	movk	x8, #0x22, lsl #32
  40a348:	movk	x8, #0x301, lsl #48
  40a34c:	stp	x29, x30, [sp, #32]
  40a350:	str	x8, [sp]
  40a354:	ldr	w8, [x0, #28]
  40a358:	mov	w2, #0x1c                  	// #28
  40a35c:	mov	w3, wzr
  40a360:	add	x29, sp, #0x20
  40a364:	add	w8, w8, #0x1
  40a368:	stp	w8, w8, [x0, #28]
  40a36c:	stp	w8, wzr, [sp, #8]
  40a370:	strb	w1, [sp, #16]
  40a374:	stur	xzr, [sp, #17]
  40a378:	str	wzr, [sp, #24]
  40a37c:	ldr	w0, [x0]
  40a380:	mov	x1, sp
  40a384:	bl	4024a0 <send@plt>
  40a388:	ldp	x29, x30, [sp, #32]
  40a38c:	add	sp, sp, #0x30
  40a390:	ret
  40a394:	sub	sp, sp, #0x140
  40a398:	mov	x9, #0x1c                  	// #28
  40a39c:	mov	x8, sp
  40a3a0:	movi	v0.2d, #0x0
  40a3a4:	movk	x9, #0x1e, lsl #32
  40a3a8:	movk	x9, #0x301, lsl #48
  40a3ac:	stur	q0, [x8, #252]
  40a3b0:	stur	q0, [x8, #236]
  40a3b4:	stur	q0, [x8, #220]
  40a3b8:	stur	q0, [x8, #204]
  40a3bc:	stur	q0, [x8, #188]
  40a3c0:	stur	q0, [x8, #172]
  40a3c4:	stur	q0, [x8, #156]
  40a3c8:	stur	q0, [x8, #140]
  40a3cc:	add	x8, x8, #0xc
  40a3d0:	stp	x29, x30, [sp, #288]
  40a3d4:	stp	x28, x19, [sp, #304]
  40a3d8:	stur	q0, [sp, #124]
  40a3dc:	stur	q0, [sp, #108]
  40a3e0:	stur	q0, [sp, #92]
  40a3e4:	stur	q0, [sp, #76]
  40a3e8:	stur	q0, [sp, #60]
  40a3ec:	stur	q0, [sp, #44]
  40a3f0:	stur	q0, [sp, #28]
  40a3f4:	stur	q0, [sp, #12]
  40a3f8:	str	q0, [x8, #256]
  40a3fc:	str	x9, [sp]
  40a400:	ldr	w8, [x0, #28]
  40a404:	mov	x19, x0
  40a408:	add	x29, sp, #0x120
  40a40c:	add	w8, w8, #0x1
  40a410:	stp	w8, w8, [x0, #28]
  40a414:	str	w8, [sp, #8]
  40a418:	strb	w1, [sp, #16]
  40a41c:	cbz	x2, 40a430 <ferror@plt+0x7d30>
  40a420:	mov	x0, sp
  40a424:	mov	w1, #0x11c                 	// #284
  40a428:	blr	x2
  40a42c:	cbnz	w0, 40a444 <ferror@plt+0x7d44>
  40a430:	ldr	w0, [x19]
  40a434:	mov	x1, sp
  40a438:	mov	w2, #0x11c                 	// #284
  40a43c:	mov	w3, wzr
  40a440:	bl	4024a0 <send@plt>
  40a444:	ldp	x28, x19, [sp, #304]
  40a448:	ldp	x29, x30, [sp, #288]
  40a44c:	add	sp, sp, #0x140
  40a450:	ret
  40a454:	sub	sp, sp, #0x30
  40a458:	mov	x8, #0x14                  	// #20
  40a45c:	movk	x8, #0x42, lsl #32
  40a460:	movk	x8, #0x301, lsl #48
  40a464:	stp	x29, x30, [sp, #32]
  40a468:	str	x8, [sp, #8]
  40a46c:	ldr	w8, [x0, #28]
  40a470:	mov	w2, #0x14                  	// #20
  40a474:	mov	w3, wzr
  40a478:	add	x29, sp, #0x20
  40a47c:	add	w8, w8, #0x1
  40a480:	stp	w8, w8, [x0, #28]
  40a484:	stp	w8, wzr, [sp, #16]
  40a488:	strb	w1, [sp, #24]
  40a48c:	strb	wzr, [sp, #25]
  40a490:	strh	wzr, [sp, #26]
  40a494:	ldr	w0, [x0]
  40a498:	add	x1, sp, #0x8
  40a49c:	bl	4024a0 <send@plt>
  40a4a0:	ldp	x29, x30, [sp, #32]
  40a4a4:	add	sp, sp, #0x30
  40a4a8:	ret
  40a4ac:	sub	sp, sp, #0x30
  40a4b0:	mov	x8, #0x18                  	// #24
  40a4b4:	movk	x8, #0x56, lsl #32
  40a4b8:	movk	x8, #0x301, lsl #48
  40a4bc:	stp	x29, x30, [sp, #32]
  40a4c0:	str	x8, [sp, #8]
  40a4c4:	ldr	w8, [x0, #28]
  40a4c8:	mov	w2, #0x18                  	// #24
  40a4cc:	mov	w3, wzr
  40a4d0:	add	x29, sp, #0x20
  40a4d4:	add	w8, w8, #0x1
  40a4d8:	stp	w8, w8, [x0, #28]
  40a4dc:	stp	w8, wzr, [sp, #16]
  40a4e0:	strb	w1, [sp, #24]
  40a4e4:	str	wzr, [sp, #28]
  40a4e8:	ldr	w0, [x0]
  40a4ec:	add	x1, sp, #0x8
  40a4f0:	bl	4024a0 <send@plt>
  40a4f4:	ldp	x29, x30, [sp, #32]
  40a4f8:	add	sp, sp, #0x30
  40a4fc:	ret
  40a500:	sub	sp, sp, #0x30
  40a504:	mov	x8, #0x14                  	// #20
  40a508:	movk	x8, #0x52, lsl #32
  40a50c:	movk	x8, #0x301, lsl #48
  40a510:	stp	x29, x30, [sp, #32]
  40a514:	str	x8, [sp, #8]
  40a518:	ldr	w8, [x0, #28]
  40a51c:	mov	w2, #0x14                  	// #20
  40a520:	mov	w3, wzr
  40a524:	add	x29, sp, #0x20
  40a528:	add	w8, w8, #0x1
  40a52c:	stp	w8, w8, [x0, #28]
  40a530:	stp	w8, wzr, [sp, #16]
  40a534:	strb	w1, [sp, #24]
  40a538:	ldr	w0, [x0]
  40a53c:	add	x1, sp, #0x8
  40a540:	bl	4024a0 <send@plt>
  40a544:	ldp	x29, x30, [sp, #32]
  40a548:	add	sp, sp, #0x30
  40a54c:	ret
  40a550:	stp	x29, x30, [sp, #-48]!
  40a554:	stp	x28, x21, [sp, #16]
  40a558:	stp	x20, x19, [sp, #32]
  40a55c:	mov	x29, sp
  40a560:	sub	sp, sp, #0x420
  40a564:	add	x8, sp, #0x8
  40a568:	mov	x20, x2
  40a56c:	mov	w21, w1
  40a570:	mov	x19, x0
  40a574:	add	x0, x8, #0xc
  40a578:	mov	w2, #0x408                 	// #1032
  40a57c:	mov	w1, wzr
  40a580:	bl	4022c0 <memset@plt>
  40a584:	mov	x8, #0x14                  	// #20
  40a588:	movk	x8, #0x5a, lsl #32
  40a58c:	movk	x8, #0x301, lsl #48
  40a590:	str	x8, [sp, #8]
  40a594:	ldr	w8, [x19, #28]
  40a598:	add	w8, w8, #0x1
  40a59c:	stp	w8, w8, [x19, #28]
  40a5a0:	str	w8, [sp, #16]
  40a5a4:	strb	w21, [sp, #24]
  40a5a8:	cbz	x20, 40a5d4 <ferror@plt+0x7ed4>
  40a5ac:	add	x0, sp, #0x8
  40a5b0:	mov	w1, #0x414                 	// #1044
  40a5b4:	blr	x20
  40a5b8:	cbnz	w0, 40a5d8 <ferror@plt+0x7ed8>
  40a5bc:	ldr	w0, [x19]
  40a5c0:	ldr	w2, [sp, #8]
  40a5c4:	add	x1, sp, #0x8
  40a5c8:	mov	w3, wzr
  40a5cc:	bl	4024a0 <send@plt>
  40a5d0:	b	40a5d8 <ferror@plt+0x7ed8>
  40a5d4:	mov	w0, #0xffffffea            	// #-22
  40a5d8:	add	sp, sp, #0x420
  40a5dc:	ldp	x20, x19, [sp, #32]
  40a5e0:	ldp	x28, x21, [sp, #16]
  40a5e4:	ldp	x29, x30, [sp], #48
  40a5e8:	ret
  40a5ec:	sub	sp, sp, #0x40
  40a5f0:	stp	x29, x30, [sp, #48]
  40a5f4:	add	x29, sp, #0x30
  40a5f8:	cbz	w1, 40a638 <ferror@plt+0x7f38>
  40a5fc:	mov	x8, #0x20                  	// #32
  40a600:	movk	x8, #0x12, lsl #32
  40a604:	movk	x8, #0x301, lsl #48
  40a608:	str	x8, [sp, #8]
  40a60c:	ldr	w8, [x0, #28]
  40a610:	mov	w2, #0x20                  	// #32
  40a614:	add	w8, w8, #0x1
  40a618:	stp	w8, w8, [x0, #28]
  40a61c:	stp	w8, wzr, [sp, #16]
  40a620:	strb	w1, [sp, #24]
  40a624:	stur	xzr, [sp, #25]
  40a628:	str	xzr, [sp, #32]
  40a62c:	ldr	w0, [x0]
  40a630:	add	x1, sp, #0x8
  40a634:	b	40a680 <ferror@plt+0x7f80>
  40a638:	mov	x8, #0x28                  	// #40
  40a63c:	movk	x8, #0x12, lsl #32
  40a640:	movk	x8, #0x301, lsl #48
  40a644:	str	x8, [sp, #8]
  40a648:	ldr	w8, [x0, #28]
  40a64c:	mov	x9, #0x8                   	// #8
  40a650:	movk	x9, #0x1d, lsl #16
  40a654:	movk	x9, #0x1, lsl #32
  40a658:	add	w8, w8, #0x1
  40a65c:	stp	w8, w8, [x0, #28]
  40a660:	str	w8, [sp, #16]
  40a664:	stur	xzr, [sp, #28]
  40a668:	stur	xzr, [sp, #20]
  40a66c:	str	wzr, [sp, #36]
  40a670:	str	x9, [sp, #40]
  40a674:	ldr	w0, [x0]
  40a678:	add	x1, sp, #0x8
  40a67c:	mov	w2, #0x28                  	// #40
  40a680:	mov	w3, wzr
  40a684:	bl	4024a0 <send@plt>
  40a688:	ldp	x29, x30, [sp, #48]
  40a68c:	add	sp, sp, #0x40
  40a690:	ret
  40a694:	sub	sp, sp, #0x40
  40a698:	cmp	w1, #0x7
  40a69c:	stp	x29, x30, [sp, #48]
  40a6a0:	add	x29, sp, #0x30
  40a6a4:	b.eq	40a6ac <ferror@plt+0x7fac>  // b.none
  40a6a8:	cbnz	w1, 40a6f4 <ferror@plt+0x7ff4>
  40a6ac:	mov	x8, #0x28                  	// #40
  40a6b0:	movk	x8, #0x12, lsl #32
  40a6b4:	movk	x8, #0x301, lsl #48
  40a6b8:	str	x8, [sp, #8]
  40a6bc:	ldr	w8, [x0, #28]
  40a6c0:	mov	w9, #0x8                   	// #8
  40a6c4:	movk	w9, #0x1d, lsl #16
  40a6c8:	add	w8, w8, #0x1
  40a6cc:	stp	w8, w8, [x0, #28]
  40a6d0:	stp	w8, wzr, [sp, #16]
  40a6d4:	strb	w1, [sp, #24]
  40a6d8:	stur	xzr, [sp, #25]
  40a6dc:	str	xzr, [sp, #32]
  40a6e0:	stp	w9, w2, [sp, #40]
  40a6e4:	ldr	w0, [x0]
  40a6e8:	add	x1, sp, #0x8
  40a6ec:	mov	w2, #0x28                  	// #40
  40a6f0:	b	40a72c <ferror@plt+0x802c>
  40a6f4:	mov	x8, #0x20                  	// #32
  40a6f8:	movk	x8, #0x12, lsl #32
  40a6fc:	movk	x8, #0x301, lsl #48
  40a700:	str	x8, [sp, #8]
  40a704:	ldr	w8, [x0, #28]
  40a708:	mov	w2, #0x20                  	// #32
  40a70c:	add	w8, w8, #0x1
  40a710:	stp	w8, w8, [x0, #28]
  40a714:	stp	w8, wzr, [sp, #16]
  40a718:	strb	w1, [sp, #24]
  40a71c:	stur	xzr, [sp, #25]
  40a720:	str	xzr, [sp, #32]
  40a724:	ldr	w0, [x0]
  40a728:	add	x1, sp, #0x8
  40a72c:	mov	w3, wzr
  40a730:	bl	4024a0 <send@plt>
  40a734:	ldp	x29, x30, [sp, #48]
  40a738:	add	sp, sp, #0x40
  40a73c:	ret
  40a740:	stp	x29, x30, [sp, #-48]!
  40a744:	stp	x28, x21, [sp, #16]
  40a748:	stp	x20, x19, [sp, #32]
  40a74c:	mov	x29, sp
  40a750:	sub	sp, sp, #0x420
  40a754:	mov	x21, x2
  40a758:	mov	w20, w1
  40a75c:	cmp	w1, #0x11
  40a760:	mov	x19, x0
  40a764:	b.eq	40a76c <ferror@plt+0x806c>  // b.none
  40a768:	cbnz	w20, 40a7c8 <ferror@plt+0x80c8>
  40a76c:	mov	x8, sp
  40a770:	add	x0, x8, #0xc
  40a774:	mov	w2, #0x414                 	// #1044
  40a778:	mov	w1, wzr
  40a77c:	bl	4022c0 <memset@plt>
  40a780:	mov	x8, #0x20                  	// #32
  40a784:	movk	x8, #0x12, lsl #32
  40a788:	movk	x8, #0x301, lsl #48
  40a78c:	str	x8, [sp]
  40a790:	ldr	w8, [x19, #28]
  40a794:	add	w8, w8, #0x1
  40a798:	stp	w8, w8, [x19, #28]
  40a79c:	str	w8, [sp, #8]
  40a7a0:	strb	w20, [sp, #16]
  40a7a4:	cbz	x21, 40a80c <ferror@plt+0x810c>
  40a7a8:	mov	x0, sp
  40a7ac:	mov	w1, #0x420                 	// #1056
  40a7b0:	blr	x21
  40a7b4:	cbnz	w0, 40a810 <ferror@plt+0x8110>
  40a7b8:	ldr	w0, [x19]
  40a7bc:	ldr	w2, [sp]
  40a7c0:	mov	x1, sp
  40a7c4:	b	40a800 <ferror@plt+0x8100>
  40a7c8:	mov	x8, #0x20                  	// #32
  40a7cc:	movk	x8, #0x12, lsl #32
  40a7d0:	movk	x8, #0x301, lsl #48
  40a7d4:	str	x8, [sp]
  40a7d8:	ldr	w8, [x19, #28]
  40a7dc:	mov	x1, sp
  40a7e0:	mov	w2, #0x20                  	// #32
  40a7e4:	add	w8, w8, #0x1
  40a7e8:	stp	w8, w8, [x19, #28]
  40a7ec:	stp	w8, wzr, [sp, #8]
  40a7f0:	strb	w20, [sp, #16]
  40a7f4:	stur	xzr, [sp, #17]
  40a7f8:	str	xzr, [sp, #24]
  40a7fc:	ldr	w0, [x19]
  40a800:	mov	w3, wzr
  40a804:	bl	4024a0 <send@plt>
  40a808:	b	40a810 <ferror@plt+0x8110>
  40a80c:	mov	w0, #0xffffffea            	// #-22
  40a810:	add	sp, sp, #0x420
  40a814:	ldp	x20, x19, [sp, #32]
  40a818:	ldp	x28, x21, [sp, #16]
  40a81c:	ldp	x29, x30, [sp], #48
  40a820:	ret
  40a824:	sub	sp, sp, #0xc0
  40a828:	mov	x9, #0x20                  	// #32
  40a82c:	movk	x9, #0x1e, lsl #32
  40a830:	movi	v0.2d, #0x0
  40a834:	movk	x9, #0x301, lsl #48
  40a838:	stp	x29, x30, [sp, #160]
  40a83c:	str	wzr, [sp, #156]
  40a840:	stur	q0, [sp, #140]
  40a844:	stur	q0, [sp, #124]
  40a848:	stur	q0, [sp, #108]
  40a84c:	stur	q0, [sp, #92]
  40a850:	stur	q0, [sp, #76]
  40a854:	stur	q0, [sp, #60]
  40a858:	stur	q0, [sp, #44]
  40a85c:	stur	q0, [sp, #28]
  40a860:	stur	q0, [sp, #12]
  40a864:	str	x9, [sp]
  40a868:	ldr	w9, [x0, #28]
  40a86c:	str	x19, [sp, #176]
  40a870:	mov	x8, x1
  40a874:	mov	x19, x0
  40a878:	add	w9, w9, #0x1
  40a87c:	stp	w9, w9, [x0, #28]
  40a880:	str	w9, [sp, #8]
  40a884:	mov	w9, #0x7                   	// #7
  40a888:	mov	x0, sp
  40a88c:	mov	w1, #0xa0                  	// #160
  40a890:	add	x29, sp, #0xa0
  40a894:	strb	w9, [sp, #16]
  40a898:	blr	x8
  40a89c:	cbnz	w0, 40a8b4 <ferror@plt+0x81b4>
  40a8a0:	ldr	w0, [x19]
  40a8a4:	mov	x1, sp
  40a8a8:	mov	w2, #0xa0                  	// #160
  40a8ac:	mov	w3, wzr
  40a8b0:	bl	4024a0 <send@plt>
  40a8b4:	ldr	x19, [sp, #176]
  40a8b8:	ldp	x29, x30, [sp, #160]
  40a8bc:	add	sp, sp, #0xc0
  40a8c0:	ret
  40a8c4:	sub	sp, sp, #0x30
  40a8c8:	mov	x8, #0x1c                  	// #28
  40a8cc:	movk	x8, #0x5e, lsl #32
  40a8d0:	movk	x8, #0x301, lsl #48
  40a8d4:	stp	x29, x30, [sp, #32]
  40a8d8:	stp	xzr, xzr, [sp, #8]
  40a8dc:	str	x8, [sp]
  40a8e0:	ldr	w8, [x0, #28]
  40a8e4:	mov	w3, wzr
  40a8e8:	add	x29, sp, #0x20
  40a8ec:	add	w8, w8, #0x1
  40a8f0:	stp	w8, w8, [x0, #28]
  40a8f4:	stp	w8, wzr, [sp, #8]
  40a8f8:	strb	w1, [sp, #16]
  40a8fc:	str	w2, [sp, #24]
  40a900:	ldr	w0, [x0]
  40a904:	mov	x1, sp
  40a908:	mov	w2, #0x1c                  	// #28
  40a90c:	bl	4024a0 <send@plt>
  40a910:	ldp	x29, x30, [sp, #32]
  40a914:	add	sp, sp, #0x30
  40a918:	ret
  40a91c:	stp	x29, x30, [sp, #-16]!
  40a920:	ldr	w0, [x0]
  40a924:	mov	w3, wzr
  40a928:	sxtw	x2, w2
  40a92c:	mov	x29, sp
  40a930:	bl	4024a0 <send@plt>
  40a934:	ldp	x29, x30, [sp], #16
  40a938:	ret
  40a93c:	stp	x29, x30, [sp, #-32]!
  40a940:	stp	x28, x19, [sp, #16]
  40a944:	mov	x29, sp
  40a948:	sub	sp, sp, #0x400
  40a94c:	mov	x19, x0
  40a950:	ldr	w0, [x0]
  40a954:	mov	w3, wzr
  40a958:	sxtw	x2, w2
  40a95c:	bl	4024a0 <send@plt>
  40a960:	mov	x8, x0
  40a964:	tbnz	w8, #31, 40aa00 <ferror@plt+0x8300>
  40a968:	ldr	w0, [x19]
  40a96c:	mov	x1, sp
  40a970:	mov	w2, #0x400                 	// #1024
  40a974:	mov	w3, #0x42                  	// #66
  40a978:	bl	4023c0 <recv@plt>
  40a97c:	tbnz	w0, #31, 40a9d0 <ferror@plt+0x82d0>
  40a980:	cmp	w0, #0x10
  40a984:	b.lt	40a9c8 <ferror@plt+0x82c8>  // b.tstop
  40a988:	mov	x9, sp
  40a98c:	ldr	w10, [x9]
  40a990:	mov	w8, wzr
  40a994:	cmp	w10, #0x10
  40a998:	b.cc	40aa00 <ferror@plt+0x8300>  // b.lo, b.ul, b.last
  40a99c:	cmp	w10, w0
  40a9a0:	b.hi	40aa00 <ferror@plt+0x8300>  // b.pmore
  40a9a4:	ldrh	w8, [x9, #4]
  40a9a8:	cmp	w8, #0x2
  40a9ac:	b.eq	40a9e4 <ferror@plt+0x82e4>  // b.none
  40a9b0:	add	w8, w10, #0x3
  40a9b4:	and	w8, w8, #0xfffffffc
  40a9b8:	sub	w0, w0, w8
  40a9bc:	cmp	w0, #0xf
  40a9c0:	add	x9, x9, x8
  40a9c4:	b.gt	40a98c <ferror@plt+0x828c>
  40a9c8:	mov	w8, wzr
  40a9cc:	b	40aa00 <ferror@plt+0x8300>
  40a9d0:	bl	402650 <__errno_location@plt>
  40a9d4:	ldr	w8, [x0]
  40a9d8:	cmp	w8, #0xb
  40a9dc:	csetm	w8, ne  // ne = any
  40a9e0:	b	40aa00 <ferror@plt+0x8300>
  40a9e4:	cmp	w10, #0x23
  40a9e8:	b.ls	40aa14 <ferror@plt+0x8314>  // b.plast
  40a9ec:	ldr	w8, [x9, #16]
  40a9f0:	neg	w19, w8
  40a9f4:	bl	402650 <__errno_location@plt>
  40a9f8:	str	w19, [x0]
  40a9fc:	mov	w8, #0xffffffff            	// #-1
  40aa00:	mov	w0, w8
  40aa04:	add	sp, sp, #0x400
  40aa08:	ldp	x28, x19, [sp, #16]
  40aa0c:	ldp	x29, x30, [sp], #32
  40aa10:	ret
  40aa14:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40aa18:	ldr	x8, [x8, #3992]
  40aa1c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40aa20:	add	x0, x0, #0x8d0
  40aa24:	mov	w1, #0x10                  	// #16
  40aa28:	ldr	x3, [x8]
  40aa2c:	mov	w2, #0x1                   	// #1
  40aa30:	bl	4024f0 <fwrite@plt>
  40aa34:	b	40a9fc <ferror@plt+0x82fc>
  40aa38:	sub	sp, sp, #0x90
  40aa3c:	stp	x29, x30, [sp, #128]
  40aa40:	add	x29, sp, #0x80
  40aa44:	add	w8, w3, #0x10
  40aa48:	mov	w9, #0x301                 	// #769
  40aa4c:	sturh	w1, [x29, #-12]
  40aa50:	adrp	x10, 40d000 <ferror@plt+0xa900>
  40aa54:	stur	w8, [x29, #-16]
  40aa58:	sturh	w9, [x29, #-10]
  40aa5c:	add	x10, x10, #0xbd8
  40aa60:	ldr	w8, [x0, #28]
  40aa64:	ldr	x13, [x10]
  40aa68:	ldr	w10, [x10, #8]
  40aa6c:	sub	x11, x29, #0x10
  40aa70:	mov	w12, #0x10                  	// #16
  40aa74:	sxtw	x9, w3
  40aa78:	add	w8, w8, #0x1
  40aa7c:	stp	w8, w8, [x0, #28]
  40aa80:	stur	x13, [x29, #-32]
  40aa84:	sub	x13, x29, #0x20
  40aa88:	stur	w10, [x29, #-24]
  40aa8c:	mov	w10, #0xc                   	// #12
  40aa90:	stp	x11, x12, [sp, #64]
  40aa94:	add	x11, sp, #0x40
  40aa98:	stp	x2, x9, [sp, #80]
  40aa9c:	mov	w9, #0x2                   	// #2
  40aaa0:	stp	w8, wzr, [x29, #-8]
  40aaa4:	str	x13, [sp, #8]
  40aaa8:	str	w10, [sp, #16]
  40aaac:	stp	x11, x9, [sp, #24]
  40aab0:	stp	xzr, xzr, [sp, #40]
  40aab4:	str	wzr, [sp, #56]
  40aab8:	ldr	w0, [x0]
  40aabc:	add	x1, sp, #0x8
  40aac0:	mov	w2, wzr
  40aac4:	bl	402310 <sendmsg@plt>
  40aac8:	ldp	x29, x30, [sp, #128]
  40aacc:	add	sp, sp, #0x90
  40aad0:	ret
  40aad4:	sub	sp, sp, #0x70
  40aad8:	adrp	x8, 40d000 <ferror@plt+0xa900>
  40aadc:	add	x8, x8, #0xbd8
  40aae0:	ldr	x9, [x8]
  40aae4:	ldr	w8, [x8, #8]
  40aae8:	stp	x29, x30, [sp, #96]
  40aaec:	add	x29, sp, #0x60
  40aaf0:	stur	x9, [x29, #-16]
  40aaf4:	stur	w8, [x29, #-8]
  40aaf8:	ldr	w8, [x1]
  40aafc:	sub	x10, x29, #0x10
  40ab00:	mov	w9, #0xc                   	// #12
  40ab04:	str	x10, [sp, #8]
  40ab08:	sub	x10, x29, #0x20
  40ab0c:	str	w9, [sp, #16]
  40ab10:	mov	w9, #0x1                   	// #1
  40ab14:	stp	x10, x9, [sp, #24]
  40ab18:	mov	w9, #0x301                 	// #769
  40ab1c:	stp	xzr, xzr, [sp, #40]
  40ab20:	str	wzr, [sp, #56]
  40ab24:	stp	x1, x8, [x29, #-32]
  40ab28:	strh	w9, [x1, #6]
  40ab2c:	str	wzr, [x1, #12]
  40ab30:	ldr	w8, [x0, #28]
  40ab34:	mov	w2, wzr
  40ab38:	add	w8, w8, #0x1
  40ab3c:	stp	w8, w8, [x0, #28]
  40ab40:	str	w8, [x1, #8]
  40ab44:	ldr	w0, [x0]
  40ab48:	add	x1, sp, #0x8
  40ab4c:	bl	402310 <sendmsg@plt>
  40ab50:	ldp	x29, x30, [sp, #96]
  40ab54:	add	sp, sp, #0x70
  40ab58:	ret
  40ab5c:	sub	sp, sp, #0xf0
  40ab60:	stp	x29, x30, [sp, #144]
  40ab64:	add	x29, sp, #0x90
  40ab68:	sub	x8, x29, #0x10
  40ab6c:	mov	w9, #0xc                   	// #12
  40ab70:	str	x8, [sp, #56]
  40ab74:	sub	x8, x29, #0x20
  40ab78:	str	w9, [sp, #64]
  40ab7c:	mov	w9, #0x1                   	// #1
  40ab80:	stp	x28, x27, [sp, #160]
  40ab84:	stp	x26, x25, [sp, #176]
  40ab88:	stp	x24, x23, [sp, #192]
  40ab8c:	stp	x22, x21, [sp, #208]
  40ab90:	stp	x20, x19, [sp, #224]
  40ab94:	stp	x1, x2, [sp]
  40ab98:	strh	w3, [sp, #16]
  40ab9c:	stp	xzr, xzr, [sp, #32]
  40aba0:	str	xzr, [sp, #24]
  40aba4:	stp	xzr, xzr, [sp, #88]
  40aba8:	stp	x8, x9, [sp, #72]
  40abac:	str	wzr, [sp, #104]
  40abb0:	mov	x19, x0
  40abb4:	ldr	w0, [x0]
  40abb8:	mov	x20, x1
  40abbc:	add	x1, sp, #0x38
  40abc0:	add	x2, sp, #0x30
  40abc4:	bl	40c370 <ferror@plt+0x9c70>
  40abc8:	mov	w22, w0
  40abcc:	tbnz	w0, #31, 40ada4 <ferror@plt+0x86a4>
  40abd0:	adrp	x21, 40d000 <ferror@plt+0xa900>
  40abd4:	mov	w27, wzr
  40abd8:	add	x21, x21, #0x976
  40abdc:	ldr	x3, [x19, #40]
  40abe0:	cbz	x3, 40abf8 <ferror@plt+0x84f8>
  40abe4:	ldr	x0, [sp, #48]
  40abe8:	add	w8, w22, #0x3
  40abec:	and	w2, w8, #0xfffffffc
  40abf0:	mov	w1, #0x1                   	// #1
  40abf4:	bl	4024f0 <fwrite@plt>
  40abf8:	cbz	x20, 40ad14 <ferror@plt+0x8614>
  40abfc:	mov	w26, wzr
  40ac00:	mov	x28, sp
  40ac04:	b	40ac14 <ferror@plt+0x8514>
  40ac08:	mov	w23, w22
  40ac0c:	ldr	x8, [x28, #24]!
  40ac10:	cbz	x8, 40ace0 <ferror@plt+0x85e0>
  40ac14:	cmp	w22, #0x10
  40ac18:	b.lt	40ac08 <ferror@plt+0x8508>  // b.tstop
  40ac1c:	ldr	x24, [sp, #48]
  40ac20:	mov	w23, w22
  40ac24:	b	40ac40 <ferror@plt+0x8540>
  40ac28:	add	w8, w8, #0x3
  40ac2c:	and	w8, w8, #0xfffffffc
  40ac30:	sub	w23, w23, w8
  40ac34:	cmp	w23, #0xf
  40ac38:	add	x24, x24, x8
  40ac3c:	b.le	40ac0c <ferror@plt+0x850c>
  40ac40:	ldr	w8, [x24]
  40ac44:	cmp	w8, #0x10
  40ac48:	b.cc	40ac0c <ferror@plt+0x850c>  // b.lo, b.ul, b.last
  40ac4c:	cmp	w8, w23
  40ac50:	b.hi	40ac0c <ferror@plt+0x850c>  // b.pmore
  40ac54:	ldrh	w9, [x28, #16]
  40ac58:	ldrh	w10, [x24, #6]
  40ac5c:	bic	w9, w10, w9
  40ac60:	strh	w9, [x24, #6]
  40ac64:	ldur	w10, [x29, #-12]
  40ac68:	cbnz	w10, 40ac28 <ferror@plt+0x8528>
  40ac6c:	ldr	w10, [x24, #12]
  40ac70:	ldr	w11, [x19, #8]
  40ac74:	cmp	w10, w11
  40ac78:	b.ne	40ac28 <ferror@plt+0x8528>  // b.any
  40ac7c:	ldr	w10, [x24, #8]
  40ac80:	ldr	w11, [x19, #32]
  40ac84:	cmp	w10, w11
  40ac88:	b.ne	40ac28 <ferror@plt+0x8528>  // b.any
  40ac8c:	ldrh	w10, [x24, #4]
  40ac90:	tst	w9, #0x10
  40ac94:	csinc	w27, w27, wzr, eq  // eq = none
  40ac98:	cmp	w10, #0x2
  40ac9c:	b.eq	40ad48 <ferror@plt+0x8648>  // b.none
  40aca0:	cmp	w10, #0x3
  40aca4:	b.eq	40acc8 <ferror@plt+0x85c8>  // b.none
  40aca8:	ldr	x9, [x19, #40]
  40acac:	cbnz	x9, 40ac28 <ferror@plt+0x8528>
  40acb0:	ldp	x8, x1, [x28]
  40acb4:	mov	x0, x24
  40acb8:	blr	x8
  40acbc:	tbnz	w0, #31, 40ad94 <ferror@plt+0x8694>
  40acc0:	ldr	w8, [x24]
  40acc4:	b	40ac28 <ferror@plt+0x8528>
  40acc8:	cmp	w8, #0x13
  40accc:	b.ls	40add4 <ferror@plt+0x86d4>  // b.plast
  40acd0:	ldr	w24, [x24, #16]
  40acd4:	tbnz	w24, #31, 40ae10 <ferror@plt+0x8710>
  40acd8:	mov	w26, #0x1                   	// #1
  40acdc:	b	40ac0c <ferror@plt+0x850c>
  40ace0:	ldr	x0, [sp, #48]
  40ace4:	bl	402470 <free@plt>
  40ace8:	cbnz	w26, 40adc8 <ferror@plt+0x86c8>
  40acec:	ldrb	w8, [sp, #104]
  40acf0:	tbnz	w8, #5, 40ad28 <ferror@plt+0x8628>
  40acf4:	cbnz	w23, 40ae84 <ferror@plt+0x8784>
  40acf8:	ldr	w0, [x19]
  40acfc:	add	x1, sp, #0x38
  40ad00:	add	x2, sp, #0x30
  40ad04:	bl	40c370 <ferror@plt+0x9c70>
  40ad08:	mov	w22, w0
  40ad0c:	tbz	w0, #31, 40abdc <ferror@plt+0x84dc>
  40ad10:	b	40ada4 <ferror@plt+0x86a4>
  40ad14:	ldr	x0, [sp, #48]
  40ad18:	bl	402470 <free@plt>
  40ad1c:	mov	w23, wzr
  40ad20:	ldrb	w8, [sp, #104]
  40ad24:	tbz	w8, #5, 40acf4 <ferror@plt+0x85f4>
  40ad28:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ad2c:	ldr	x8, [x8, #3992]
  40ad30:	mov	w1, #0x12                  	// #18
  40ad34:	mov	w2, #0x1                   	// #1
  40ad38:	mov	x0, x21
  40ad3c:	ldr	x3, [x8]
  40ad40:	bl	4024f0 <fwrite@plt>
  40ad44:	b	40acf8 <ferror@plt+0x85f8>
  40ad48:	cmp	w8, #0x23
  40ad4c:	b.ls	40adec <ferror@plt+0x86ec>  // b.plast
  40ad50:	ldr	w8, [x24, #16]
  40ad54:	neg	w20, w8
  40ad58:	bl	402650 <__errno_location@plt>
  40ad5c:	str	w20, [x0]
  40ad60:	ldr	w8, [x19, #36]
  40ad64:	cmp	w8, #0x4
  40ad68:	b.ne	40ad7c <ferror@plt+0x867c>  // b.any
  40ad6c:	cmp	w20, #0x2
  40ad70:	b.eq	40ad84 <ferror@plt+0x8684>  // b.none
  40ad74:	cmp	w20, #0x5f
  40ad78:	b.eq	40ad84 <ferror@plt+0x8684>  // b.none
  40ad7c:	ldrb	w8, [x19, #48]
  40ad80:	tbz	w8, #1, 40ae4c <ferror@plt+0x874c>
  40ad84:	ldr	x0, [sp, #48]
  40ad88:	bl	402470 <free@plt>
  40ad8c:	mov	w22, #0xffffffff            	// #-1
  40ad90:	b	40ada4 <ferror@plt+0x86a4>
  40ad94:	mov	w25, w0
  40ad98:	ldr	x0, [sp, #48]
  40ad9c:	bl	402470 <free@plt>
  40ada0:	mov	w22, w25
  40ada4:	mov	w0, w22
  40ada8:	ldp	x20, x19, [sp, #224]
  40adac:	ldp	x22, x21, [sp, #208]
  40adb0:	ldp	x24, x23, [sp, #192]
  40adb4:	ldp	x26, x25, [sp, #176]
  40adb8:	ldp	x28, x27, [sp, #160]
  40adbc:	ldp	x29, x30, [sp, #144]
  40adc0:	add	sp, sp, #0xf0
  40adc4:	ret
  40adc8:	cbnz	w27, 40ae5c <ferror@plt+0x875c>
  40adcc:	mov	w22, wzr
  40add0:	b	40ada4 <ferror@plt+0x86a4>
  40add4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40add8:	ldr	x8, [x8, #3992]
  40addc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40ade0:	add	x0, x0, #0xb2e
  40ade4:	mov	w1, #0xf                   	// #15
  40ade8:	b	40ae00 <ferror@plt+0x8700>
  40adec:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40adf0:	ldr	x8, [x8, #3992]
  40adf4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40adf8:	add	x0, x0, #0x8d0
  40adfc:	mov	w1, #0x10                  	// #16
  40ae00:	ldr	x3, [x8]
  40ae04:	mov	w2, #0x1                   	// #1
  40ae08:	bl	4024f0 <fwrite@plt>
  40ae0c:	b	40ad84 <ferror@plt+0x8684>
  40ae10:	neg	w19, w24
  40ae14:	bl	402650 <__errno_location@plt>
  40ae18:	cmn	w24, #0x2
  40ae1c:	str	w19, [x0]
  40ae20:	b.eq	40ad84 <ferror@plt+0x8684>  // b.none
  40ae24:	cmp	w19, #0x5f
  40ae28:	b.eq	40ad84 <ferror@plt+0x8684>  // b.none
  40ae2c:	cmp	w19, #0x5a
  40ae30:	b.ne	40ae4c <ferror@plt+0x874c>  // b.any
  40ae34:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ae38:	ldr	x8, [x8, #3992]
  40ae3c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40ae40:	add	x0, x0, #0xb3e
  40ae44:	mov	w1, #0x24                  	// #36
  40ae48:	b	40ae00 <ferror@plt+0x8700>
  40ae4c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40ae50:	add	x0, x0, #0xb63
  40ae54:	bl	4020c0 <perror@plt>
  40ae58:	b	40ad84 <ferror@plt+0x8684>
  40ae5c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ae60:	ldr	x8, [x8, #3992]
  40ae64:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40ae68:	add	x0, x0, #0xade
  40ae6c:	mov	w1, #0x2e                  	// #46
  40ae70:	ldr	x3, [x8]
  40ae74:	mov	w2, #0x1                   	// #1
  40ae78:	bl	4024f0 <fwrite@plt>
  40ae7c:	mov	w22, wzr
  40ae80:	b	40ada4 <ferror@plt+0x86a4>
  40ae84:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ae88:	ldr	x8, [x8, #3992]
  40ae8c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40ae90:	add	x1, x1, #0x989
  40ae94:	mov	w2, w23
  40ae98:	ldr	x0, [x8]
  40ae9c:	bl	4026c0 <fprintf@plt>
  40aea0:	mov	w0, #0x1                   	// #1
  40aea4:	bl	4020b0 <exit@plt>
  40aea8:	sub	sp, sp, #0x20
  40aeac:	stp	x29, x30, [sp, #16]
  40aeb0:	ldr	w8, [x1]
  40aeb4:	mov	x3, x2
  40aeb8:	mov	w2, #0x1                   	// #1
  40aebc:	mov	w4, #0x1                   	// #1
  40aec0:	stp	x1, x8, [sp]
  40aec4:	mov	x1, sp
  40aec8:	add	x29, sp, #0x10
  40aecc:	bl	40aee4 <ferror@plt+0x87e4>
  40aed0:	ldp	x29, x30, [sp, #16]
  40aed4:	add	sp, sp, #0x20
  40aed8:	ret
  40aedc:	mov	w4, #0x1                   	// #1
  40aee0:	b	40aee4 <ferror@plt+0x87e4>
  40aee4:	sub	sp, sp, #0xd0
  40aee8:	stp	x29, x30, [sp, #112]
  40aeec:	add	x29, sp, #0x70
  40aef0:	adrp	x8, 40d000 <ferror@plt+0xa900>
  40aef4:	sub	x9, x29, #0x10
  40aef8:	add	x8, x8, #0xbd8
  40aefc:	str	x9, [sp, #24]
  40af00:	mov	w9, #0xc                   	// #12
  40af04:	str	w9, [sp, #32]
  40af08:	ldr	x9, [x8]
  40af0c:	ldr	w8, [x8, #8]
  40af10:	stp	x22, x21, [sp, #176]
  40af14:	stp	x20, x19, [sp, #192]
  40af18:	mov	w22, w4
  40af1c:	mov	x19, x3
  40af20:	mov	x20, x2
  40af24:	mov	x21, x0
  40af28:	stp	x28, x27, [sp, #128]
  40af2c:	stp	x26, x25, [sp, #144]
  40af30:	stp	x24, x23, [sp, #160]
  40af34:	stp	x1, x2, [sp, #40]
  40af38:	stp	xzr, xzr, [sp, #56]
  40af3c:	stur	x9, [x29, #-16]
  40af40:	stur	w8, [x29, #-8]
  40af44:	str	wzr, [sp, #72]
  40af48:	cbz	x2, 40af8c <ferror@plt+0x888c>
  40af4c:	ldr	w27, [x21, #28]
  40af50:	mov	x8, x20
  40af54:	b	40af64 <ferror@plt+0x8864>
  40af58:	subs	x8, x8, #0x1
  40af5c:	add	x1, x1, #0x10
  40af60:	b.eq	40af84 <ferror@plt+0x8884>  // b.none
  40af64:	ldr	x9, [x1]
  40af68:	add	w27, w27, #0x1
  40af6c:	str	w27, [x9, #8]
  40af70:	cbnz	x19, 40af58 <ferror@plt+0x8858>
  40af74:	ldrh	w10, [x9, #6]
  40af78:	orr	w10, w10, #0x4
  40af7c:	strh	w10, [x9, #6]
  40af80:	b	40af58 <ferror@plt+0x8858>
  40af84:	str	w27, [x21, #28]
  40af88:	b	40af90 <ferror@plt+0x8890>
  40af8c:	mov	w27, wzr
  40af90:	ldr	w0, [x21]
  40af94:	add	x1, sp, #0x18
  40af98:	mov	w2, wzr
  40af9c:	bl	402310 <sendmsg@plt>
  40afa0:	tbnz	w0, #31, 40b234 <ferror@plt+0x8b34>
  40afa4:	sub	x8, x29, #0x20
  40afa8:	mov	w9, #0x1                   	// #1
  40afac:	stp	x8, x9, [sp, #40]
  40afb0:	ldr	w0, [x21]
  40afb4:	add	x1, sp, #0x18
  40afb8:	add	x2, sp, #0x10
  40afbc:	bl	40c370 <ferror@plt+0x9c70>
  40afc0:	mov	w25, w0
  40afc4:	tbnz	w0, #31, 40b210 <ferror@plt+0x8b10>
  40afc8:	adrp	x11, 41d000 <ferror@plt+0x1a900>
  40afcc:	ldr	x11, [x11, #3992]
  40afd0:	mov	w9, w27
  40afd4:	adrp	x13, 40d000 <ferror@plt+0xa900>
  40afd8:	mov	w24, wzr
  40afdc:	eor	w12, w22, #0x1
  40afe0:	mov	w8, #0x1                   	// #1
  40afe4:	sub	x23, x9, x20
  40afe8:	add	x13, x13, #0x976
  40afec:	mov	w28, w24
  40aff0:	sxtw	x24, w8
  40aff4:	ldr	w2, [sp, #32]
  40aff8:	cmp	w2, #0xc
  40affc:	b.ne	40b278 <ferror@plt+0x8b78>  // b.any
  40b000:	cmp	w25, #0x10
  40b004:	b.cc	40b170 <ferror@plt+0x8a70>  // b.lo, b.ul, b.last
  40b008:	ldr	x22, [sp, #16]
  40b00c:	b	40b028 <ferror@plt+0x8928>
  40b010:	add	w8, w26, #0x3
  40b014:	and	x8, x8, #0xfffffffc
  40b018:	sub	w25, w25, w8
  40b01c:	cmp	w25, #0xf
  40b020:	add	x22, x22, x8
  40b024:	b.ls	40b170 <ferror@plt+0x8a70>  // b.plast
  40b028:	ldr	w26, [x22]
  40b02c:	cmp	w26, w25
  40b030:	b.gt	40b1e4 <ferror@plt+0x8ae4>
  40b034:	sub	w8, w26, #0x10
  40b038:	tbnz	w8, #31, 40b1e4 <ferror@plt+0x8ae4>
  40b03c:	ldur	w9, [x29, #-12]
  40b040:	cbnz	w9, 40b010 <ferror@plt+0x8910>
  40b044:	ldr	w9, [x22, #12]
  40b048:	ldr	w10, [x21, #8]
  40b04c:	cmp	w9, w10
  40b050:	b.ne	40b010 <ferror@plt+0x8910>  // b.any
  40b054:	ldr	w9, [x22, #8]
  40b058:	cmp	w9, w27
  40b05c:	b.hi	40b010 <ferror@plt+0x8910>  // b.pmore
  40b060:	cmp	x23, x9
  40b064:	b.hi	40b010 <ferror@plt+0x8910>  // b.pmore
  40b068:	ldrh	w9, [x22, #4]
  40b06c:	cmp	w9, #0x2
  40b070:	b.eq	40b0ac <ferror@plt+0x89ac>  // b.none
  40b074:	cbnz	x19, 40b1d4 <ferror@plt+0x8ad4>
  40b078:	ldr	x3, [x11]
  40b07c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b080:	mov	w1, #0x14                  	// #20
  40b084:	mov	w2, #0x1                   	// #1
  40b088:	add	x0, x0, #0xbab
  40b08c:	str	w12, [sp, #12]
  40b090:	bl	4024f0 <fwrite@plt>
  40b094:	adrp	x11, 41d000 <ferror@plt+0x1a900>
  40b098:	ldr	w12, [sp, #12]
  40b09c:	ldr	x11, [x11, #3992]
  40b0a0:	adrp	x13, 40d000 <ferror@plt+0xa900>
  40b0a4:	add	x13, x13, #0x976
  40b0a8:	b	40b010 <ferror@plt+0x8910>
  40b0ac:	cmp	w8, #0x13
  40b0b0:	b.ls	40b244 <ferror@plt+0x8b44>  // b.plast
  40b0b4:	ldr	w26, [x22, #16]
  40b0b8:	str	w12, [sp, #12]
  40b0bc:	cbz	w26, 40b0e4 <ferror@plt+0x89e4>
  40b0c0:	neg	w25, w26
  40b0c4:	bl	402650 <__errno_location@plt>
  40b0c8:	str	w25, [x0]
  40b0cc:	ldr	w8, [x21, #36]
  40b0d0:	ldr	w9, [sp, #12]
  40b0d4:	cmp	w8, #0x4
  40b0d8:	cset	w8, eq  // eq = none
  40b0dc:	orr	w8, w8, w9
  40b0e0:	tbz	w8, #0, 40b0f4 <ferror@plt+0x89f4>
  40b0e4:	ldr	x0, [sp, #16]
  40b0e8:	cbz	x19, 40b128 <ferror@plt+0x8a28>
  40b0ec:	str	x0, [x19]
  40b0f0:	b	40b12c <ferror@plt+0x8a2c>
  40b0f4:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b0f8:	ldr	w8, [x22, #16]
  40b0fc:	ldr	x9, [x9, #3992]
  40b100:	neg	w0, w8
  40b104:	ldr	x25, [x9]
  40b108:	bl	402390 <strerror@plt>
  40b10c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b110:	mov	x2, x0
  40b114:	mov	x0, x25
  40b118:	add	x1, x1, #0xbc0
  40b11c:	bl	4026c0 <fprintf@plt>
  40b120:	ldr	x0, [sp, #16]
  40b124:	cbnz	x19, 40b0ec <ferror@plt+0x89ec>
  40b128:	bl	402470 <free@plt>
  40b12c:	cmp	x24, x20
  40b130:	b.cs	40b258 <ferror@plt+0x8b58>  // b.hs, b.nlast
  40b134:	ldr	w0, [x21]
  40b138:	add	x1, sp, #0x18
  40b13c:	add	x2, sp, #0x10
  40b140:	bl	40c370 <ferror@plt+0x9c70>
  40b144:	adrp	x11, 41d000 <ferror@plt+0x1a900>
  40b148:	ldr	x11, [x11, #3992]
  40b14c:	ldr	w12, [sp, #12]
  40b150:	add	x8, x24, #0x1
  40b154:	adrp	x13, 40d000 <ferror@plt+0xa900>
  40b158:	mov	w25, w0
  40b15c:	mov	w28, w24
  40b160:	mov	x24, x8
  40b164:	add	x13, x13, #0x976
  40b168:	tbz	w0, #31, 40aff4 <ferror@plt+0x88f4>
  40b16c:	b	40b210 <ferror@plt+0x8b10>
  40b170:	ldr	x0, [sp, #16]
  40b174:	mov	x28, x13
  40b178:	mov	w26, w12
  40b17c:	mov	x22, x11
  40b180:	bl	402470 <free@plt>
  40b184:	ldrb	w8, [sp, #72]
  40b188:	tbnz	w8, #5, 40b1bc <ferror@plt+0x8abc>
  40b18c:	cbnz	w25, 40b264 <ferror@plt+0x8b64>
  40b190:	ldr	w0, [x21]
  40b194:	add	x1, sp, #0x18
  40b198:	add	x2, sp, #0x10
  40b19c:	bl	40c370 <ferror@plt+0x9c70>
  40b1a0:	mov	w25, w0
  40b1a4:	add	x8, x24, #0x1
  40b1a8:	mov	x11, x22
  40b1ac:	mov	w12, w26
  40b1b0:	mov	x13, x28
  40b1b4:	tbz	w0, #31, 40afec <ferror@plt+0x88ec>
  40b1b8:	b	40b210 <ferror@plt+0x8b10>
  40b1bc:	ldr	x3, [x22]
  40b1c0:	mov	w1, #0x12                  	// #18
  40b1c4:	mov	w2, #0x1                   	// #1
  40b1c8:	mov	x0, x28
  40b1cc:	bl	4024f0 <fwrite@plt>
  40b1d0:	b	40b190 <ferror@plt+0x8a90>
  40b1d4:	ldr	x8, [sp, #16]
  40b1d8:	mov	w25, wzr
  40b1dc:	str	x8, [x19]
  40b1e0:	b	40b210 <ferror@plt+0x8b10>
  40b1e4:	ldrb	w8, [sp, #72]
  40b1e8:	ldr	x3, [x11]
  40b1ec:	tbz	w8, #5, 40b288 <ferror@plt+0x8b88>
  40b1f0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b1f4:	add	x0, x0, #0x945
  40b1f8:	mov	w1, #0x12                  	// #18
  40b1fc:	mov	w2, #0x1                   	// #1
  40b200:	bl	4024f0 <fwrite@plt>
  40b204:	ldr	x0, [sp, #16]
  40b208:	bl	402470 <free@plt>
  40b20c:	mov	w25, #0xffffffff            	// #-1
  40b210:	mov	w0, w25
  40b214:	ldp	x20, x19, [sp, #192]
  40b218:	ldp	x22, x21, [sp, #176]
  40b21c:	ldp	x24, x23, [sp, #160]
  40b220:	ldp	x26, x25, [sp, #144]
  40b224:	ldp	x28, x27, [sp, #128]
  40b228:	ldp	x29, x30, [sp, #112]
  40b22c:	add	sp, sp, #0xd0
  40b230:	ret
  40b234:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b238:	add	x0, x0, #0xb75
  40b23c:	bl	4020c0 <perror@plt>
  40b240:	b	40b20c <ferror@plt+0x8b0c>
  40b244:	ldr	x3, [x11]
  40b248:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b24c:	add	x0, x0, #0x8d0
  40b250:	mov	w1, #0x10                  	// #16
  40b254:	b	40b1fc <ferror@plt+0x8afc>
  40b258:	cmp	w26, #0x0
  40b25c:	csinv	w25, wzr, w28, eq  // eq = none
  40b260:	b	40b210 <ferror@plt+0x8b10>
  40b264:	ldr	x0, [x22]
  40b268:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b26c:	add	x1, x1, #0x989
  40b270:	mov	w2, w25
  40b274:	b	40b298 <ferror@plt+0x8b98>
  40b278:	ldr	x0, [x11]
  40b27c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b280:	add	x1, x1, #0xb8e
  40b284:	b	40b298 <ferror@plt+0x8b98>
  40b288:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b28c:	add	x1, x1, #0x958
  40b290:	mov	x0, x3
  40b294:	mov	w2, w26
  40b298:	bl	4026c0 <fprintf@plt>
  40b29c:	mov	w0, #0x1                   	// #1
  40b2a0:	bl	4020b0 <exit@plt>
  40b2a4:	sub	sp, sp, #0x20
  40b2a8:	stp	x29, x30, [sp, #16]
  40b2ac:	ldr	w8, [x1]
  40b2b0:	mov	x3, x2
  40b2b4:	mov	w2, #0x1                   	// #1
  40b2b8:	mov	w4, wzr
  40b2bc:	stp	x1, x8, [sp]
  40b2c0:	mov	x1, sp
  40b2c4:	add	x29, sp, #0x10
  40b2c8:	bl	40aee4 <ferror@plt+0x87e4>
  40b2cc:	ldp	x29, x30, [sp, #16]
  40b2d0:	add	sp, sp, #0x20
  40b2d4:	ret
  40b2d8:	stp	x29, x30, [sp, #-32]!
  40b2dc:	mov	x29, sp
  40b2e0:	mov	w8, #0x1                   	// #1
  40b2e4:	str	w8, [x29, #28]
  40b2e8:	str	x19, [sp, #16]
  40b2ec:	mov	x19, x0
  40b2f0:	ldr	w0, [x0]
  40b2f4:	add	x3, x29, #0x1c
  40b2f8:	mov	w1, #0x10e                 	// #270
  40b2fc:	mov	w2, #0x8                   	// #8
  40b300:	mov	w4, #0x4                   	// #4
  40b304:	bl	402240 <setsockopt@plt>
  40b308:	tbnz	w0, #31, 40b328 <ferror@plt+0x8c28>
  40b30c:	ldr	w8, [x19, #48]
  40b310:	mov	w0, wzr
  40b314:	orr	w8, w8, #0x1
  40b318:	str	w8, [x19, #48]
  40b31c:	ldr	x19, [sp, #16]
  40b320:	ldp	x29, x30, [sp], #32
  40b324:	ret
  40b328:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b32c:	add	x0, x0, #0x8e1
  40b330:	bl	4020c0 <perror@plt>
  40b334:	mov	w0, #0xffffffff            	// #-1
  40b338:	b	40b31c <ferror@plt+0x8c1c>
  40b33c:	stp	x29, x30, [sp, #-96]!
  40b340:	stp	x28, x27, [sp, #16]
  40b344:	stp	x26, x25, [sp, #32]
  40b348:	stp	x24, x23, [sp, #48]
  40b34c:	stp	x22, x21, [sp, #64]
  40b350:	stp	x20, x19, [sp, #80]
  40b354:	mov	x29, sp
  40b358:	sub	sp, sp, #0x6, lsl #12
  40b35c:	sub	sp, sp, #0x70
  40b360:	sub	x27, x29, #0x60
  40b364:	adrp	x8, 40d000 <ferror@plt+0xa900>
  40b368:	sub	x9, x29, #0x18
  40b36c:	mov	w10, #0xc                   	// #12
  40b370:	add	x8, x8, #0xbd8
  40b374:	stur	x9, [x29, #-96]
  40b378:	sub	x9, x29, #0x28
  40b37c:	str	w10, [x27, #8]
  40b380:	mov	w10, #0x1                   	// #1
  40b384:	stp	x9, x10, [x29, #-80]
  40b388:	ldr	x9, [x8]
  40b38c:	ldr	w8, [x8, #8]
  40b390:	stp	xzr, xzr, [x29, #-64]
  40b394:	str	wzr, [x27, #48]
  40b398:	stur	x9, [x29, #-24]
  40b39c:	str	w8, [x27, #80]
  40b3a0:	ldrb	w8, [x0, #48]
  40b3a4:	mov	x19, x2
  40b3a8:	mov	x20, x0
  40b3ac:	mov	x21, x1
  40b3b0:	tbz	w8, #0, 40b3c0 <ferror@plt+0x8cc0>
  40b3b4:	add	x8, sp, #0x10
  40b3b8:	mov	w9, #0x2000                	// #8192
  40b3bc:	stp	x8, x9, [x29, #-64]
  40b3c0:	adrp	x28, 41d000 <ferror@plt+0x1a900>
  40b3c4:	ldr	x28, [x28, #3992]
  40b3c8:	add	x8, sp, #0x2, lsl #12
  40b3cc:	add	x8, x8, #0x10
  40b3d0:	mov	w22, #0x4000                	// #16384
  40b3d4:	mov	w23, #0xffffffff            	// #-1
  40b3d8:	stur	x8, [x29, #-40]
  40b3dc:	stur	x22, [x29, #-32]
  40b3e0:	ldr	w0, [x20]
  40b3e4:	sub	x1, x29, #0x60
  40b3e8:	mov	w2, wzr
  40b3ec:	bl	402080 <recvmsg@plt>
  40b3f0:	mov	x24, x0
  40b3f4:	tbnz	w24, #31, 40b470 <ferror@plt+0x8d70>
  40b3f8:	cbz	w24, 40b5b0 <ferror@plt+0x8eb0>
  40b3fc:	ldr	w2, [x27, #8]
  40b400:	cmp	w2, #0xc
  40b404:	b.ne	40b5c4 <ferror@plt+0x8ec4>  // b.any
  40b408:	ldrb	w8, [x20, #48]
  40b40c:	tbnz	w8, #0, 40b4bc <ferror@plt+0x8dbc>
  40b410:	cmp	w24, #0x10
  40b414:	b.cc	40b460 <ferror@plt+0x8d60>  // b.lo, b.ul, b.last
  40b418:	add	x25, sp, #0x2, lsl #12
  40b41c:	add	x25, x25, #0x10
  40b420:	ldr	w26, [x25]
  40b424:	cmp	w26, w24
  40b428:	b.gt	40b568 <ferror@plt+0x8e68>
  40b42c:	sub	w8, w26, #0x10
  40b430:	tbnz	w8, #31, 40b568 <ferror@plt+0x8e68>
  40b434:	add	x0, sp, #0x8
  40b438:	mov	x1, x25
  40b43c:	mov	x2, x19
  40b440:	blr	x21
  40b444:	tbnz	w0, #31, 40b58c <ferror@plt+0x8e8c>
  40b448:	add	w8, w26, #0x3
  40b44c:	and	x8, x8, #0xfffffffc
  40b450:	sub	w24, w24, w8
  40b454:	cmp	w24, #0xf
  40b458:	add	x25, x25, x8
  40b45c:	b.hi	40b420 <ferror@plt+0x8d20>  // b.pmore
  40b460:	ldrb	w8, [x27, #48]
  40b464:	tbnz	w8, #5, 40b54c <ferror@plt+0x8e4c>
  40b468:	cbz	w24, 40b3dc <ferror@plt+0x8cdc>
  40b46c:	b	40b5d4 <ferror@plt+0x8ed4>
  40b470:	bl	402650 <__errno_location@plt>
  40b474:	mov	x24, x0
  40b478:	ldr	w0, [x0]
  40b47c:	cmp	w0, #0x4
  40b480:	b.eq	40b3dc <ferror@plt+0x8cdc>  // b.none
  40b484:	cmp	w0, #0xb
  40b488:	b.eq	40b3dc <ferror@plt+0x8cdc>  // b.none
  40b48c:	ldr	x25, [x28]
  40b490:	bl	402390 <strerror@plt>
  40b494:	ldr	w3, [x24]
  40b498:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b49c:	mov	x2, x0
  40b4a0:	mov	x0, x25
  40b4a4:	add	x1, x1, #0x8f9
  40b4a8:	bl	4026c0 <fprintf@plt>
  40b4ac:	ldr	w8, [x24]
  40b4b0:	cmp	w8, #0x69
  40b4b4:	b.eq	40b3dc <ferror@plt+0x8cdc>  // b.none
  40b4b8:	b	40b588 <ferror@plt+0x8e88>
  40b4bc:	ldur	x10, [x29, #-64]
  40b4c0:	str	w23, [sp, #8]
  40b4c4:	cbz	x10, 40b410 <ferror@plt+0x8d10>
  40b4c8:	ldur	x8, [x29, #-56]
  40b4cc:	cmp	x8, #0x10
  40b4d0:	b.cc	40b410 <ferror@plt+0x8d10>  // b.lo, b.ul, b.last
  40b4d4:	add	x8, x10, x8
  40b4d8:	mov	x9, x10
  40b4dc:	ldr	w10, [x10, #8]
  40b4e0:	cmp	w10, #0x10e
  40b4e4:	b.ne	40b508 <ferror@plt+0x8e08>  // b.any
  40b4e8:	ldr	w10, [x9, #12]
  40b4ec:	cmp	w10, #0x8
  40b4f0:	b.ne	40b508 <ferror@plt+0x8e08>  // b.any
  40b4f4:	ldr	x10, [x9]
  40b4f8:	cmp	x10, #0x14
  40b4fc:	b.ne	40b508 <ferror@plt+0x8e08>  // b.any
  40b500:	ldr	w10, [x9, #16]
  40b504:	str	w10, [sp, #8]
  40b508:	ldr	x10, [x9]
  40b50c:	cmp	x10, #0x10
  40b510:	b.cc	40b410 <ferror@plt+0x8d10>  // b.lo, b.ul, b.last
  40b514:	add	x10, x10, #0x7
  40b518:	and	x10, x10, #0xfffffffffffffff8
  40b51c:	add	x10, x9, x10
  40b520:	add	x11, x10, #0x10
  40b524:	cmp	x11, x8
  40b528:	b.hi	40b410 <ferror@plt+0x8d10>  // b.pmore
  40b52c:	ldr	x11, [x10]
  40b530:	add	x11, x11, #0x7
  40b534:	and	x11, x11, #0xfffffffffffffff8
  40b538:	add	x11, x10, x11
  40b53c:	cmp	x11, x8
  40b540:	b.hi	40b410 <ferror@plt+0x8d10>  // b.pmore
  40b544:	cbnz	x9, 40b4d8 <ferror@plt+0x8dd8>
  40b548:	b	40b410 <ferror@plt+0x8d10>
  40b54c:	ldr	x3, [x28]
  40b550:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b554:	mov	w1, #0x12                  	// #18
  40b558:	mov	w2, #0x1                   	// #1
  40b55c:	add	x0, x0, #0x976
  40b560:	bl	4024f0 <fwrite@plt>
  40b564:	b	40b3dc <ferror@plt+0x8cdc>
  40b568:	ldrb	w8, [x27, #48]
  40b56c:	ldr	x3, [x28]
  40b570:	tbz	w8, #5, 40b5e8 <ferror@plt+0x8ee8>
  40b574:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b578:	add	x0, x0, #0x945
  40b57c:	mov	w1, #0x12                  	// #18
  40b580:	mov	w2, #0x1                   	// #1
  40b584:	bl	4024f0 <fwrite@plt>
  40b588:	mov	w0, #0xffffffff            	// #-1
  40b58c:	add	sp, sp, #0x6, lsl #12
  40b590:	add	sp, sp, #0x70
  40b594:	ldp	x20, x19, [sp, #80]
  40b598:	ldp	x22, x21, [sp, #64]
  40b59c:	ldp	x24, x23, [sp, #48]
  40b5a0:	ldp	x26, x25, [sp, #32]
  40b5a4:	ldp	x28, x27, [sp, #16]
  40b5a8:	ldp	x29, x30, [sp], #96
  40b5ac:	ret
  40b5b0:	ldr	x3, [x28]
  40b5b4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b5b8:	add	x0, x0, #0x918
  40b5bc:	mov	w1, #0xf                   	// #15
  40b5c0:	b	40b580 <ferror@plt+0x8e80>
  40b5c4:	ldr	x0, [x28]
  40b5c8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b5cc:	add	x1, x1, #0x928
  40b5d0:	b	40b5f8 <ferror@plt+0x8ef8>
  40b5d4:	ldr	x0, [x28]
  40b5d8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b5dc:	add	x1, x1, #0x989
  40b5e0:	mov	w2, w24
  40b5e4:	b	40b5f8 <ferror@plt+0x8ef8>
  40b5e8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b5ec:	add	x1, x1, #0x958
  40b5f0:	mov	x0, x3
  40b5f4:	mov	w2, w26
  40b5f8:	bl	4026c0 <fprintf@plt>
  40b5fc:	mov	w0, #0x1                   	// #1
  40b600:	bl	4020b0 <exit@plt>
  40b604:	stp	x29, x30, [sp, #-64]!
  40b608:	stp	x28, x23, [sp, #16]
  40b60c:	stp	x22, x21, [sp, #32]
  40b610:	stp	x20, x19, [sp, #48]
  40b614:	mov	x29, sp
  40b618:	sub	sp, sp, #0x4, lsl #12
  40b61c:	mov	x8, sp
  40b620:	mov	x20, x2
  40b624:	mov	x21, x1
  40b628:	mov	x19, x0
  40b62c:	add	x22, x8, #0x10
  40b630:	mov	x0, sp
  40b634:	mov	w1, #0x1                   	// #1
  40b638:	mov	w2, #0x10                  	// #16
  40b63c:	mov	x3, x19
  40b640:	bl	402450 <fread@plt>
  40b644:	cmp	x0, #0x10
  40b648:	b.ne	40b6cc <ferror@plt+0x8fcc>  // b.any
  40b64c:	ldr	w23, [sp]
  40b650:	cmp	w23, #0x4, lsl #12
  40b654:	b.hi	40b69c <ferror@plt+0x8f9c>  // b.pmore
  40b658:	sub	w8, w23, #0x10
  40b65c:	tbnz	w8, #31, 40b69c <ferror@plt+0x8f9c>
  40b660:	sub	w8, w23, #0xd
  40b664:	and	w23, w8, #0xfffffffc
  40b668:	mov	w1, #0x1                   	// #1
  40b66c:	mov	x0, x22
  40b670:	mov	x2, x23
  40b674:	mov	x3, x19
  40b678:	bl	402450 <fread@plt>
  40b67c:	cmp	x0, x23
  40b680:	b.ne	40b6e4 <ferror@plt+0x8fe4>  // b.any
  40b684:	mov	x1, sp
  40b688:	mov	x0, xzr
  40b68c:	mov	x2, x20
  40b690:	blr	x21
  40b694:	tbz	w0, #31, 40b630 <ferror@plt+0x8f30>
  40b698:	b	40b700 <ferror@plt+0x9000>
  40b69c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b6a0:	ldr	x8, [x8, #3992]
  40b6a4:	mov	x0, x19
  40b6a8:	ldr	x20, [x8]
  40b6ac:	bl	402140 <ftell@plt>
  40b6b0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b6b4:	mov	x3, x0
  40b6b8:	add	x1, x1, #0x9d9
  40b6bc:	mov	x0, x20
  40b6c0:	mov	w2, w23
  40b6c4:	bl	4026c0 <fprintf@plt>
  40b6c8:	b	40b6fc <ferror@plt+0x8ffc>
  40b6cc:	cbnz	x0, 40b6e4 <ferror@plt+0x8fe4>
  40b6d0:	mov	x0, x19
  40b6d4:	bl	4023f0 <feof@plt>
  40b6d8:	cbz	w0, 40b6e4 <ferror@plt+0x8fe4>
  40b6dc:	mov	w0, wzr
  40b6e0:	b	40b700 <ferror@plt+0x9000>
  40b6e4:	mov	x0, x19
  40b6e8:	bl	402700 <ferror@plt>
  40b6ec:	cbnz	w0, 40b718 <ferror@plt+0x9018>
  40b6f0:	mov	x0, x19
  40b6f4:	bl	4023f0 <feof@plt>
  40b6f8:	cbnz	w0, 40b728 <ferror@plt+0x9028>
  40b6fc:	mov	w0, #0xffffffff            	// #-1
  40b700:	add	sp, sp, #0x4, lsl #12
  40b704:	ldp	x20, x19, [sp, #48]
  40b708:	ldp	x22, x21, [sp, #32]
  40b70c:	ldp	x28, x23, [sp, #16]
  40b710:	ldp	x29, x30, [sp], #64
  40b714:	ret
  40b718:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b71c:	add	x0, x0, #0x9a0
  40b720:	bl	4020c0 <perror@plt>
  40b724:	b	40b6f0 <ferror@plt+0x8ff0>
  40b728:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b72c:	ldr	x8, [x8, #3992]
  40b730:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b734:	add	x0, x0, #0x9b6
  40b738:	mov	w1, #0x22                  	// #34
  40b73c:	ldr	x3, [x8]
  40b740:	mov	w2, #0x1                   	// #1
  40b744:	bl	4024f0 <fwrite@plt>
  40b748:	b	40b6fc <ferror@plt+0x8ffc>
  40b74c:	stp	x29, x30, [sp, #-16]!
  40b750:	ldr	w9, [x0]
  40b754:	mov	x29, sp
  40b758:	add	w9, w9, #0x3
  40b75c:	and	x10, x9, #0xfffffffc
  40b760:	add	w9, w10, #0x4
  40b764:	cmp	w9, w1
  40b768:	b.hi	40b790 <ferror@plt+0x9090>  // b.pmore
  40b76c:	mov	w8, wzr
  40b770:	add	x10, x0, x10
  40b774:	mov	w11, #0x4                   	// #4
  40b778:	strh	w2, [x10, #2]
  40b77c:	strh	w11, [x10]
  40b780:	str	w9, [x0]
  40b784:	mov	w0, w8
  40b788:	ldp	x29, x30, [sp], #16
  40b78c:	ret
  40b790:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b794:	ldr	x9, [x9, #3992]
  40b798:	mov	w8, w1
  40b79c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b7a0:	add	x1, x1, #0x9fc
  40b7a4:	ldr	x0, [x9]
  40b7a8:	mov	w2, w8
  40b7ac:	bl	4026c0 <fprintf@plt>
  40b7b0:	mov	w8, #0xffffffff            	// #-1
  40b7b4:	b	40b784 <ferror@plt+0x9084>
  40b7b8:	stp	x29, x30, [sp, #-32]!
  40b7bc:	stp	x20, x19, [sp, #16]
  40b7c0:	ldr	w9, [x0]
  40b7c4:	add	w10, w4, #0x7
  40b7c8:	and	w10, w10, #0xfffffffc
  40b7cc:	mov	x29, sp
  40b7d0:	add	w9, w9, #0x3
  40b7d4:	and	x9, x9, #0xfffffffc
  40b7d8:	add	w20, w9, w10
  40b7dc:	cmp	w20, w1
  40b7e0:	b.hi	40b820 <ferror@plt+0x9120>  // b.pmore
  40b7e4:	mov	x19, x0
  40b7e8:	add	x8, x0, x9
  40b7ec:	add	w9, w4, #0x4
  40b7f0:	strh	w2, [x8, #2]
  40b7f4:	strh	w9, [x8]
  40b7f8:	cbz	w4, 40b80c <ferror@plt+0x910c>
  40b7fc:	sxtw	x2, w4
  40b800:	add	x0, x8, #0x4
  40b804:	mov	x1, x3
  40b808:	bl	402070 <memcpy@plt>
  40b80c:	mov	w0, wzr
  40b810:	str	w20, [x19]
  40b814:	ldp	x20, x19, [sp, #16]
  40b818:	ldp	x29, x30, [sp], #32
  40b81c:	ret
  40b820:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b824:	ldr	x9, [x9, #3992]
  40b828:	mov	w8, w1
  40b82c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b830:	add	x1, x1, #0x9fc
  40b834:	ldr	x0, [x9]
  40b838:	mov	w2, w8
  40b83c:	bl	4026c0 <fprintf@plt>
  40b840:	mov	w0, #0xffffffff            	// #-1
  40b844:	b	40b814 <ferror@plt+0x9114>
  40b848:	stp	x29, x30, [sp, #-16]!
  40b84c:	ldr	w9, [x0]
  40b850:	mov	x29, sp
  40b854:	add	w9, w9, #0x3
  40b858:	and	x10, x9, #0xfffffffc
  40b85c:	add	w9, w10, #0x8
  40b860:	cmp	w9, w1
  40b864:	b.hi	40b890 <ferror@plt+0x9190>  // b.pmore
  40b868:	mov	w8, wzr
  40b86c:	add	x10, x0, x10
  40b870:	mov	w11, #0x5                   	// #5
  40b874:	strh	w2, [x10, #2]
  40b878:	strh	w11, [x10]
  40b87c:	strb	w3, [x10, #4]
  40b880:	str	w9, [x0]
  40b884:	mov	w0, w8
  40b888:	ldp	x29, x30, [sp], #16
  40b88c:	ret
  40b890:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b894:	ldr	x9, [x9, #3992]
  40b898:	mov	w8, w1
  40b89c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b8a0:	add	x1, x1, #0x9fc
  40b8a4:	ldr	x0, [x9]
  40b8a8:	mov	w2, w8
  40b8ac:	bl	4026c0 <fprintf@plt>
  40b8b0:	mov	w8, #0xffffffff            	// #-1
  40b8b4:	b	40b884 <ferror@plt+0x9184>
  40b8b8:	stp	x29, x30, [sp, #-16]!
  40b8bc:	ldr	w9, [x0]
  40b8c0:	mov	x29, sp
  40b8c4:	add	w9, w9, #0x3
  40b8c8:	and	x10, x9, #0xfffffffc
  40b8cc:	add	w9, w10, #0x8
  40b8d0:	cmp	w9, w1
  40b8d4:	b.hi	40b900 <ferror@plt+0x9200>  // b.pmore
  40b8d8:	mov	w8, wzr
  40b8dc:	add	x10, x0, x10
  40b8e0:	mov	w11, #0x6                   	// #6
  40b8e4:	strh	w2, [x10, #2]
  40b8e8:	strh	w11, [x10]
  40b8ec:	strh	w3, [x10, #4]
  40b8f0:	str	w9, [x0]
  40b8f4:	mov	w0, w8
  40b8f8:	ldp	x29, x30, [sp], #16
  40b8fc:	ret
  40b900:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b904:	ldr	x9, [x9, #3992]
  40b908:	mov	w8, w1
  40b90c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b910:	add	x1, x1, #0x9fc
  40b914:	ldr	x0, [x9]
  40b918:	mov	w2, w8
  40b91c:	bl	4026c0 <fprintf@plt>
  40b920:	mov	w8, #0xffffffff            	// #-1
  40b924:	b	40b8f4 <ferror@plt+0x91f4>
  40b928:	stp	x29, x30, [sp, #-16]!
  40b92c:	ldr	w9, [x0]
  40b930:	mov	x29, sp
  40b934:	add	w9, w9, #0x3
  40b938:	and	x10, x9, #0xfffffffc
  40b93c:	add	w9, w10, #0x8
  40b940:	cmp	w9, w1
  40b944:	b.hi	40b970 <ferror@plt+0x9270>  // b.pmore
  40b948:	mov	w8, wzr
  40b94c:	add	x10, x0, x10
  40b950:	mov	w11, #0x8                   	// #8
  40b954:	strh	w2, [x10, #2]
  40b958:	strh	w11, [x10]
  40b95c:	str	w3, [x10, #4]
  40b960:	str	w9, [x0]
  40b964:	mov	w0, w8
  40b968:	ldp	x29, x30, [sp], #16
  40b96c:	ret
  40b970:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b974:	ldr	x9, [x9, #3992]
  40b978:	mov	w8, w1
  40b97c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b980:	add	x1, x1, #0x9fc
  40b984:	ldr	x0, [x9]
  40b988:	mov	w2, w8
  40b98c:	bl	4026c0 <fprintf@plt>
  40b990:	mov	w8, #0xffffffff            	// #-1
  40b994:	b	40b964 <ferror@plt+0x9264>
  40b998:	stp	x29, x30, [sp, #-16]!
  40b99c:	ldr	w9, [x0]
  40b9a0:	mov	x29, sp
  40b9a4:	add	w9, w9, #0x3
  40b9a8:	and	x10, x9, #0xfffffffc
  40b9ac:	add	w9, w10, #0xc
  40b9b0:	cmp	w9, w1
  40b9b4:	b.hi	40b9e0 <ferror@plt+0x92e0>  // b.pmore
  40b9b8:	mov	w8, wzr
  40b9bc:	add	x10, x0, x10
  40b9c0:	mov	w11, #0xc                   	// #12
  40b9c4:	strh	w2, [x10, #2]
  40b9c8:	strh	w11, [x10]
  40b9cc:	stur	x3, [x10, #4]
  40b9d0:	str	w9, [x0]
  40b9d4:	mov	w0, w8
  40b9d8:	ldp	x29, x30, [sp], #16
  40b9dc:	ret
  40b9e0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b9e4:	ldr	x9, [x9, #3992]
  40b9e8:	mov	w8, w1
  40b9ec:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b9f0:	add	x1, x1, #0x9fc
  40b9f4:	ldr	x0, [x9]
  40b9f8:	mov	w2, w8
  40b9fc:	bl	4026c0 <fprintf@plt>
  40ba00:	mov	w8, #0xffffffff            	// #-1
  40ba04:	b	40b9d4 <ferror@plt+0x92d4>
  40ba08:	stp	x29, x30, [sp, #-64]!
  40ba0c:	stp	x20, x19, [sp, #48]
  40ba10:	mov	x19, x0
  40ba14:	mov	x0, x3
  40ba18:	str	x23, [sp, #16]
  40ba1c:	stp	x22, x21, [sp, #32]
  40ba20:	mov	x29, sp
  40ba24:	mov	x20, x3
  40ba28:	mov	w21, w2
  40ba2c:	mov	w22, w1
  40ba30:	bl	4020a0 <strlen@plt>
  40ba34:	ldr	w8, [x19]
  40ba38:	add	w9, w0, #0x8
  40ba3c:	and	w9, w9, #0xfffffffc
  40ba40:	add	w8, w8, #0x3
  40ba44:	and	x8, x8, #0xfffffffc
  40ba48:	add	w23, w8, w9
  40ba4c:	cmp	w23, w22
  40ba50:	b.hi	40ba98 <ferror@plt+0x9398>  // b.pmore
  40ba54:	add	w9, w0, #0x1
  40ba58:	sxtw	x2, w9
  40ba5c:	add	x8, x19, x8
  40ba60:	add	w9, w2, #0x4
  40ba64:	strh	w21, [x8, #2]
  40ba68:	strh	w9, [x8]
  40ba6c:	cbz	w2, 40ba7c <ferror@plt+0x937c>
  40ba70:	add	x0, x8, #0x4
  40ba74:	mov	x1, x20
  40ba78:	bl	402070 <memcpy@plt>
  40ba7c:	mov	w0, wzr
  40ba80:	str	w23, [x19]
  40ba84:	ldp	x20, x19, [sp, #48]
  40ba88:	ldp	x22, x21, [sp, #32]
  40ba8c:	ldr	x23, [sp, #16]
  40ba90:	ldp	x29, x30, [sp], #64
  40ba94:	ret
  40ba98:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ba9c:	ldr	x8, [x8, #3992]
  40baa0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40baa4:	add	x1, x1, #0x9fc
  40baa8:	mov	w2, w22
  40baac:	ldr	x0, [x8]
  40bab0:	bl	4026c0 <fprintf@plt>
  40bab4:	mov	w0, #0xffffffff            	// #-1
  40bab8:	b	40ba84 <ferror@plt+0x9384>
  40babc:	stp	x29, x30, [sp, #-48]!
  40bac0:	stp	x22, x21, [sp, #16]
  40bac4:	stp	x20, x19, [sp, #32]
  40bac8:	ldr	w9, [x0]
  40bacc:	add	w10, w3, #0x3
  40bad0:	and	w22, w10, #0xfffffffc
  40bad4:	mov	x29, sp
  40bad8:	add	w9, w9, #0x3
  40badc:	and	w9, w9, #0xfffffffc
  40bae0:	add	w10, w9, w22
  40bae4:	cmp	w10, w1
  40bae8:	b.hi	40bb50 <ferror@plt+0x9450>  // b.pmore
  40baec:	mov	w20, w3
  40baf0:	sxtw	x21, w20
  40baf4:	mov	x19, x0
  40baf8:	add	x0, x0, w9, uxtw
  40bafc:	mov	x1, x2
  40bb00:	mov	x2, x21
  40bb04:	bl	402070 <memcpy@plt>
  40bb08:	ldr	w8, [x19]
  40bb0c:	sub	w2, w22, w20
  40bb10:	mov	w1, wzr
  40bb14:	add	w8, w8, #0x3
  40bb18:	and	w8, w8, #0xfffffffc
  40bb1c:	add	x8, x19, x8
  40bb20:	add	x0, x8, x21
  40bb24:	bl	4022c0 <memset@plt>
  40bb28:	ldr	w8, [x19]
  40bb2c:	mov	w0, wzr
  40bb30:	add	w8, w8, #0x3
  40bb34:	and	w8, w8, #0xfffffffc
  40bb38:	add	w8, w8, w22
  40bb3c:	str	w8, [x19]
  40bb40:	ldp	x20, x19, [sp, #32]
  40bb44:	ldp	x22, x21, [sp, #16]
  40bb48:	ldp	x29, x30, [sp], #48
  40bb4c:	ret
  40bb50:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bb54:	ldr	x9, [x9, #3992]
  40bb58:	mov	w8, w1
  40bb5c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bb60:	add	x1, x1, #0xa2b
  40bb64:	ldr	x0, [x9]
  40bb68:	mov	w2, w8
  40bb6c:	bl	4026c0 <fprintf@plt>
  40bb70:	mov	w0, #0xffffffff            	// #-1
  40bb74:	b	40bb40 <ferror@plt+0x9440>
  40bb78:	stp	x29, x30, [sp, #-32]!
  40bb7c:	ldr	w9, [x0]
  40bb80:	str	x19, [sp, #16]
  40bb84:	mov	x29, sp
  40bb88:	add	w9, w9, #0x3
  40bb8c:	and	w10, w9, #0xfffffffc
  40bb90:	add	w9, w10, #0x4
  40bb94:	cmp	w9, w1
  40bb98:	add	x19, x0, x10
  40bb9c:	b.hi	40bbc0 <ferror@plt+0x94c0>  // b.pmore
  40bba0:	mov	w8, #0x4                   	// #4
  40bba4:	strh	w2, [x19, #2]
  40bba8:	strh	w8, [x19]
  40bbac:	str	w9, [x0]
  40bbb0:	mov	x0, x19
  40bbb4:	ldr	x19, [sp, #16]
  40bbb8:	ldp	x29, x30, [sp], #32
  40bbbc:	ret
  40bbc0:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bbc4:	ldr	x9, [x9, #3992]
  40bbc8:	mov	w8, w1
  40bbcc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bbd0:	add	x1, x1, #0x9fc
  40bbd4:	ldr	x0, [x9]
  40bbd8:	mov	w2, w8
  40bbdc:	bl	4026c0 <fprintf@plt>
  40bbe0:	b	40bbb0 <ferror@plt+0x94b0>
  40bbe4:	ldr	w8, [x0]
  40bbe8:	add	w9, w8, #0x3
  40bbec:	and	w9, w9, #0xfffc
  40bbf0:	add	w9, w0, w9
  40bbf4:	sub	w9, w9, w1
  40bbf8:	mov	w0, w8
  40bbfc:	strh	w9, [x1]
  40bc00:	ret
  40bc04:	stp	x29, x30, [sp, #-64]!
  40bc08:	stp	x22, x21, [sp, #32]
  40bc0c:	stp	x20, x19, [sp, #48]
  40bc10:	ldr	w8, [x0]
  40bc14:	add	w9, w4, #0x7
  40bc18:	and	w9, w9, #0xfffffffc
  40bc1c:	str	x23, [sp, #16]
  40bc20:	add	w8, w8, #0x3
  40bc24:	and	w8, w8, #0xfffffffc
  40bc28:	add	w23, w8, w9
  40bc2c:	mov	w20, w2
  40bc30:	mov	w22, w1
  40bc34:	mov	x21, x0
  40bc38:	cmp	w23, w1
  40bc3c:	add	x19, x0, x8
  40bc40:	mov	x29, sp
  40bc44:	b.hi	40bcac <ferror@plt+0x95ac>  // b.pmore
  40bc48:	add	w8, w4, #0x4
  40bc4c:	strh	w20, [x19, #2]
  40bc50:	strh	w8, [x19]
  40bc54:	cbz	w4, 40bc68 <ferror@plt+0x9568>
  40bc58:	sxtw	x2, w4
  40bc5c:	add	x0, x19, #0x4
  40bc60:	mov	x1, x3
  40bc64:	bl	402070 <memcpy@plt>
  40bc68:	str	w23, [x21]
  40bc6c:	add	w8, w23, #0x3
  40bc70:	and	w9, w8, #0xfffffffc
  40bc74:	add	w8, w9, #0x4
  40bc78:	cmp	w8, w22
  40bc7c:	b.hi	40bcd0 <ferror@plt+0x95d0>  // b.pmore
  40bc80:	add	x9, x21, x9
  40bc84:	mov	w10, #0x4                   	// #4
  40bc88:	strh	w20, [x9, #2]
  40bc8c:	strh	w10, [x9]
  40bc90:	str	w8, [x21]
  40bc94:	mov	x0, x19
  40bc98:	ldp	x20, x19, [sp, #48]
  40bc9c:	ldp	x22, x21, [sp, #32]
  40bca0:	ldr	x23, [sp, #16]
  40bca4:	ldp	x29, x30, [sp], #64
  40bca8:	ret
  40bcac:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40bcb0:	ldr	x8, [x8, #3992]
  40bcb4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bcb8:	add	x1, x1, #0x9fc
  40bcbc:	mov	w2, w22
  40bcc0:	ldr	x0, [x8]
  40bcc4:	bl	4026c0 <fprintf@plt>
  40bcc8:	ldr	w23, [x21]
  40bccc:	b	40bc6c <ferror@plt+0x956c>
  40bcd0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40bcd4:	ldr	x8, [x8, #3992]
  40bcd8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bcdc:	add	x1, x1, #0x9fc
  40bce0:	mov	w2, w22
  40bce4:	ldr	x0, [x8]
  40bce8:	bl	4026c0 <fprintf@plt>
  40bcec:	b	40bc94 <ferror@plt+0x9594>
  40bcf0:	ldrh	w9, [x1]
  40bcf4:	ldr	w8, [x0]
  40bcf8:	add	w9, w9, #0x3
  40bcfc:	add	w10, w8, #0x3
  40bd00:	and	x9, x9, #0x1fffc
  40bd04:	and	w10, w10, #0xfffffffc
  40bd08:	add	x9, x1, x9
  40bd0c:	add	w10, w0, w10
  40bd10:	sub	w11, w10, w1
  40bd14:	sub	w10, w10, w9
  40bd18:	mov	w0, w8
  40bd1c:	strh	w11, [x1]
  40bd20:	strh	w10, [x9]
  40bd24:	ret
  40bd28:	stp	x29, x30, [sp, #-16]!
  40bd2c:	ldrh	w9, [x0]
  40bd30:	mov	x29, sp
  40bd34:	add	w9, w9, #0x3
  40bd38:	and	x9, x9, #0x1fffc
  40bd3c:	add	w10, w9, #0x8
  40bd40:	cmp	w10, w1
  40bd44:	b.hi	40bd7c <ferror@plt+0x967c>  // b.pmore
  40bd48:	add	x9, x0, x9
  40bd4c:	mov	w10, #0x8                   	// #8
  40bd50:	strh	w2, [x9, #2]
  40bd54:	strh	w10, [x9]
  40bd58:	str	w3, [x9, #4]
  40bd5c:	ldrh	w9, [x0]
  40bd60:	mov	w8, wzr
  40bd64:	add	w9, w9, #0xb
  40bd68:	and	w9, w9, #0xfffc
  40bd6c:	strh	w9, [x0]
  40bd70:	mov	w0, w8
  40bd74:	ldp	x29, x30, [sp], #16
  40bd78:	ret
  40bd7c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bd80:	ldr	x9, [x9, #3992]
  40bd84:	mov	w8, w1
  40bd88:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bd8c:	add	x1, x1, #0xa59
  40bd90:	ldr	x0, [x9]
  40bd94:	mov	w2, w8
  40bd98:	bl	4026c0 <fprintf@plt>
  40bd9c:	mov	w8, #0xffffffff            	// #-1
  40bda0:	b	40bd70 <ferror@plt+0x9670>
  40bda4:	stp	x29, x30, [sp, #-32]!
  40bda8:	stp	x20, x19, [sp, #16]
  40bdac:	ldrh	w9, [x0]
  40bdb0:	add	w10, w4, #0x7
  40bdb4:	and	w20, w10, #0xfffffffc
  40bdb8:	mov	x29, sp
  40bdbc:	add	w9, w9, #0x3
  40bdc0:	and	x9, x9, #0x1fffc
  40bdc4:	add	w10, w9, w20
  40bdc8:	cmp	w10, w1
  40bdcc:	b.hi	40be1c <ferror@plt+0x971c>  // b.pmore
  40bdd0:	mov	x19, x0
  40bdd4:	add	x8, x0, x9
  40bdd8:	add	w9, w4, #0x4
  40bddc:	strh	w2, [x8, #2]
  40bde0:	strh	w9, [x8]
  40bde4:	cbz	w4, 40bdf8 <ferror@plt+0x96f8>
  40bde8:	sxtw	x2, w4
  40bdec:	add	x0, x8, #0x4
  40bdf0:	mov	x1, x3
  40bdf4:	bl	402070 <memcpy@plt>
  40bdf8:	ldrh	w8, [x19]
  40bdfc:	mov	w0, wzr
  40be00:	add	w8, w8, #0x3
  40be04:	and	w8, w8, #0xfffc
  40be08:	add	w8, w8, w20
  40be0c:	strh	w8, [x19]
  40be10:	ldp	x20, x19, [sp, #16]
  40be14:	ldp	x29, x30, [sp], #32
  40be18:	ret
  40be1c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40be20:	ldr	x9, [x9, #3992]
  40be24:	mov	w8, w1
  40be28:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40be2c:	add	x1, x1, #0xa8e
  40be30:	ldr	x0, [x9]
  40be34:	mov	w2, w8
  40be38:	bl	4026c0 <fprintf@plt>
  40be3c:	mov	w0, #0xffffffff            	// #-1
  40be40:	b	40be10 <ferror@plt+0x9710>
  40be44:	stp	x29, x30, [sp, #-16]!
  40be48:	ldrh	w9, [x0]
  40be4c:	mov	x29, sp
  40be50:	add	w9, w9, #0x3
  40be54:	and	x9, x9, #0x1fffc
  40be58:	add	w10, w9, #0x8
  40be5c:	cmp	w10, w1
  40be60:	b.hi	40be98 <ferror@plt+0x9798>  // b.pmore
  40be64:	add	x9, x0, x9
  40be68:	mov	w10, #0x5                   	// #5
  40be6c:	strh	w2, [x9, #2]
  40be70:	strh	w10, [x9]
  40be74:	strb	w3, [x9, #4]
  40be78:	ldrh	w9, [x0]
  40be7c:	mov	w8, wzr
  40be80:	add	w9, w9, #0xb
  40be84:	and	w9, w9, #0xfffc
  40be88:	strh	w9, [x0]
  40be8c:	mov	w0, w8
  40be90:	ldp	x29, x30, [sp], #16
  40be94:	ret
  40be98:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40be9c:	ldr	x9, [x9, #3992]
  40bea0:	mov	w8, w1
  40bea4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bea8:	add	x1, x1, #0xa8e
  40beac:	ldr	x0, [x9]
  40beb0:	mov	w2, w8
  40beb4:	bl	4026c0 <fprintf@plt>
  40beb8:	mov	w8, #0xffffffff            	// #-1
  40bebc:	b	40be8c <ferror@plt+0x978c>
  40bec0:	stp	x29, x30, [sp, #-16]!
  40bec4:	ldrh	w9, [x0]
  40bec8:	mov	x29, sp
  40becc:	add	w9, w9, #0x3
  40bed0:	and	x9, x9, #0x1fffc
  40bed4:	add	w10, w9, #0x8
  40bed8:	cmp	w10, w1
  40bedc:	b.hi	40bf14 <ferror@plt+0x9814>  // b.pmore
  40bee0:	add	x9, x0, x9
  40bee4:	mov	w10, #0x6                   	// #6
  40bee8:	strh	w2, [x9, #2]
  40beec:	strh	w10, [x9]
  40bef0:	strh	w3, [x9, #4]
  40bef4:	ldrh	w9, [x0]
  40bef8:	mov	w8, wzr
  40befc:	add	w9, w9, #0xb
  40bf00:	and	w9, w9, #0xfffc
  40bf04:	strh	w9, [x0]
  40bf08:	mov	w0, w8
  40bf0c:	ldp	x29, x30, [sp], #16
  40bf10:	ret
  40bf14:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bf18:	ldr	x9, [x9, #3992]
  40bf1c:	mov	w8, w1
  40bf20:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bf24:	add	x1, x1, #0xa8e
  40bf28:	ldr	x0, [x9]
  40bf2c:	mov	w2, w8
  40bf30:	bl	4026c0 <fprintf@plt>
  40bf34:	mov	w8, #0xffffffff            	// #-1
  40bf38:	b	40bf08 <ferror@plt+0x9808>
  40bf3c:	stp	x29, x30, [sp, #-16]!
  40bf40:	ldrh	w9, [x0]
  40bf44:	mov	x29, sp
  40bf48:	add	w9, w9, #0x3
  40bf4c:	and	x9, x9, #0x1fffc
  40bf50:	add	w10, w9, #0xc
  40bf54:	cmp	w10, w1
  40bf58:	b.hi	40bf90 <ferror@plt+0x9890>  // b.pmore
  40bf5c:	add	x9, x0, x9
  40bf60:	mov	w10, #0xc                   	// #12
  40bf64:	strh	w2, [x9, #2]
  40bf68:	strh	w10, [x9]
  40bf6c:	stur	x3, [x9, #4]
  40bf70:	ldrh	w9, [x0]
  40bf74:	mov	w8, wzr
  40bf78:	add	w9, w9, #0xf
  40bf7c:	and	w9, w9, #0xfffc
  40bf80:	strh	w9, [x0]
  40bf84:	mov	w0, w8
  40bf88:	ldp	x29, x30, [sp], #16
  40bf8c:	ret
  40bf90:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bf94:	ldr	x9, [x9, #3992]
  40bf98:	mov	w8, w1
  40bf9c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bfa0:	add	x1, x1, #0xa8e
  40bfa4:	ldr	x0, [x9]
  40bfa8:	mov	w2, w8
  40bfac:	bl	4026c0 <fprintf@plt>
  40bfb0:	mov	w8, #0xffffffff            	// #-1
  40bfb4:	b	40bf84 <ferror@plt+0x9884>
  40bfb8:	stp	x29, x30, [sp, #-32]!
  40bfbc:	ldrh	w9, [x0]
  40bfc0:	str	x19, [sp, #16]
  40bfc4:	mov	x29, sp
  40bfc8:	add	w9, w9, #0x3
  40bfcc:	and	x9, x9, #0x1fffc
  40bfd0:	add	w10, w9, #0x4
  40bfd4:	cmp	w10, w1
  40bfd8:	add	x19, x0, x9
  40bfdc:	b.hi	40c018 <ferror@plt+0x9918>  // b.pmore
  40bfe0:	mov	w8, #0x4                   	// #4
  40bfe4:	strh	w2, [x19, #2]
  40bfe8:	strh	w8, [x19]
  40bfec:	ldrh	w8, [x0]
  40bff0:	add	w8, w8, #0x7
  40bff4:	and	w8, w8, #0xfffc
  40bff8:	strh	w8, [x0]
  40bffc:	ldrh	w8, [x19, #2]
  40c000:	mov	x0, x19
  40c004:	orr	w8, w8, #0x8000
  40c008:	strh	w8, [x19, #2]
  40c00c:	ldr	x19, [sp, #16]
  40c010:	ldp	x29, x30, [sp], #32
  40c014:	ret
  40c018:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40c01c:	ldr	x9, [x9, #3992]
  40c020:	mov	w8, w1
  40c024:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c028:	add	x1, x1, #0xa8e
  40c02c:	ldr	x0, [x9]
  40c030:	mov	w2, w8
  40c034:	bl	4026c0 <fprintf@plt>
  40c038:	b	40bffc <ferror@plt+0x98fc>
  40c03c:	ldrh	w8, [x0]
  40c040:	add	w8, w8, #0x3
  40c044:	and	w8, w8, #0xfffc
  40c048:	add	w8, w0, w8
  40c04c:	sub	w8, w8, w1
  40c050:	strh	w8, [x1]
  40c054:	ldrh	w0, [x0]
  40c058:	ret
  40c05c:	stp	x29, x30, [sp, #-48]!
  40c060:	add	w8, w1, #0x1
  40c064:	stp	x22, x21, [sp, #16]
  40c068:	stp	x20, x19, [sp, #32]
  40c06c:	mov	x20, x2
  40c070:	mov	w21, w1
  40c074:	sbfiz	x2, x8, #3, #32
  40c078:	mov	w1, wzr
  40c07c:	mov	x29, sp
  40c080:	mov	w19, w3
  40c084:	mov	x22, x0
  40c088:	bl	4022c0 <memset@plt>
  40c08c:	cmp	w19, #0x4
  40c090:	b.ge	40c0e4 <ferror@plt+0x99e4>  // b.tcont
  40c094:	cbz	w19, 40c0b8 <ferror@plt+0x99b8>
  40c098:	ldrh	w3, [x20]
  40c09c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c0a0:	ldr	x8, [x8, #3992]
  40c0a4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c0a8:	add	x1, x1, #0xac3
  40c0ac:	mov	w2, w19
  40c0b0:	ldr	x0, [x8]
  40c0b4:	bl	4026c0 <fprintf@plt>
  40c0b8:	ldp	x20, x19, [sp, #32]
  40c0bc:	ldp	x22, x21, [sp, #16]
  40c0c0:	mov	w0, wzr
  40c0c4:	ldp	x29, x30, [sp], #48
  40c0c8:	ret
  40c0cc:	add	w8, w3, #0x3
  40c0d0:	and	x8, x8, #0x1fffc
  40c0d4:	sub	w19, w19, w8
  40c0d8:	cmp	w19, #0x3
  40c0dc:	add	x20, x20, x8
  40c0e0:	b.le	40c094 <ferror@plt+0x9994>
  40c0e4:	ldrh	w3, [x20]
  40c0e8:	cmp	x3, #0x4
  40c0ec:	b.cc	40c09c <ferror@plt+0x999c>  // b.lo, b.ul, b.last
  40c0f0:	cmp	w19, w3
  40c0f4:	b.lt	40c09c <ferror@plt+0x999c>  // b.tstop
  40c0f8:	ldrh	w8, [x20, #2]
  40c0fc:	cmp	w8, w21
  40c100:	b.gt	40c0cc <ferror@plt+0x99cc>
  40c104:	ldr	x9, [x22, x8, lsl #3]
  40c108:	cbnz	x9, 40c0cc <ferror@plt+0x99cc>
  40c10c:	str	x20, [x22, x8, lsl #3]
  40c110:	b	40c0cc <ferror@plt+0x99cc>
  40c114:	stp	x29, x30, [sp, #-64]!
  40c118:	add	w8, w1, #0x1
  40c11c:	stp	x22, x21, [sp, #32]
  40c120:	stp	x20, x19, [sp, #48]
  40c124:	mov	x20, x2
  40c128:	mov	w21, w1
  40c12c:	sbfiz	x2, x8, #3, #32
  40c130:	mov	w1, wzr
  40c134:	str	x23, [sp, #16]
  40c138:	mov	x29, sp
  40c13c:	mov	w23, w4
  40c140:	mov	w19, w3
  40c144:	mov	x22, x0
  40c148:	bl	4022c0 <memset@plt>
  40c14c:	cmp	w19, #0x4
  40c150:	b.lt	40c1ac <ferror@plt+0x9aac>  // b.tstop
  40c154:	mvn	w8, w23
  40c158:	b	40c174 <ferror@plt+0x9a74>
  40c15c:	add	w9, w3, #0x3
  40c160:	and	x9, x9, #0x1fffc
  40c164:	sub	w19, w19, w9
  40c168:	cmp	w19, #0x3
  40c16c:	add	x20, x20, x9
  40c170:	b.le	40c1ac <ferror@plt+0x9aac>
  40c174:	ldrh	w3, [x20]
  40c178:	cmp	x3, #0x4
  40c17c:	b.cc	40c1b4 <ferror@plt+0x9ab4>  // b.lo, b.ul, b.last
  40c180:	cmp	w19, w3
  40c184:	b.lt	40c1b4 <ferror@plt+0x9ab4>  // b.tstop
  40c188:	ldrh	w9, [x20, #2]
  40c18c:	and	w9, w9, w8
  40c190:	cmp	w21, w9, uxth
  40c194:	b.lt	40c15c <ferror@plt+0x9a5c>  // b.tstop
  40c198:	and	x9, x9, #0xffff
  40c19c:	ldr	x10, [x22, x9, lsl #3]
  40c1a0:	cbnz	x10, 40c15c <ferror@plt+0x9a5c>
  40c1a4:	str	x20, [x22, x9, lsl #3]
  40c1a8:	b	40c15c <ferror@plt+0x9a5c>
  40c1ac:	cbz	w19, 40c1d0 <ferror@plt+0x9ad0>
  40c1b0:	ldrh	w3, [x20]
  40c1b4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c1b8:	ldr	x8, [x8, #3992]
  40c1bc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c1c0:	add	x1, x1, #0xac3
  40c1c4:	mov	w2, w19
  40c1c8:	ldr	x0, [x8]
  40c1cc:	bl	4026c0 <fprintf@plt>
  40c1d0:	ldp	x20, x19, [sp, #48]
  40c1d4:	ldp	x22, x21, [sp, #32]
  40c1d8:	ldr	x23, [sp, #16]
  40c1dc:	mov	w0, wzr
  40c1e0:	ldp	x29, x30, [sp], #64
  40c1e4:	ret
  40c1e8:	stp	x29, x30, [sp, #-16]!
  40c1ec:	cmp	w2, #0x4
  40c1f0:	mov	x29, sp
  40c1f4:	b.lt	40c230 <ferror@plt+0x9b30>  // b.tstop
  40c1f8:	ldrh	w3, [x1]
  40c1fc:	cmp	x3, #0x4
  40c200:	b.cc	40c238 <ferror@plt+0x9b38>  // b.lo, b.ul, b.last
  40c204:	cmp	w2, w3
  40c208:	b.lt	40c238 <ferror@plt+0x9b38>  // b.tstop
  40c20c:	ldrh	w8, [x1, #2]
  40c210:	cmp	w8, w0
  40c214:	b.eq	40c254 <ferror@plt+0x9b54>  // b.none
  40c218:	add	w8, w3, #0x3
  40c21c:	and	x8, x8, #0x1fffc
  40c220:	sub	w2, w2, w8
  40c224:	cmp	w2, #0x3
  40c228:	add	x1, x1, x8
  40c22c:	b.gt	40c1f8 <ferror@plt+0x9af8>
  40c230:	cbz	w2, 40c250 <ferror@plt+0x9b50>
  40c234:	ldrh	w3, [x1]
  40c238:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c23c:	ldr	x8, [x8, #3992]
  40c240:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c244:	add	x1, x1, #0xac3
  40c248:	ldr	x0, [x8]
  40c24c:	bl	4026c0 <fprintf@plt>
  40c250:	mov	x1, xzr
  40c254:	mov	x0, x1
  40c258:	ldp	x29, x30, [sp], #16
  40c25c:	ret
  40c260:	stp	x29, x30, [sp, #-64]!
  40c264:	stp	x22, x21, [sp, #32]
  40c268:	stp	x20, x19, [sp, #48]
  40c26c:	ldrh	w8, [x2]
  40c270:	str	x23, [sp, #16]
  40c274:	mov	x29, sp
  40c278:	sub	x8, x8, #0x4
  40c27c:	cmp	x8, w3, sxtw
  40c280:	b.cs	40c28c <ferror@plt+0x9b8c>  // b.hs, b.nlast
  40c284:	mov	w0, #0xffffffff            	// #-1
  40c288:	b	40c314 <ferror@plt+0x9c14>
  40c28c:	add	w9, w3, #0x3
  40c290:	and	x9, x9, #0xfffffffc
  40c294:	add	x10, x9, #0x4
  40c298:	mov	w20, w1
  40c29c:	mov	x21, x0
  40c2a0:	cmp	x8, x10
  40c2a4:	b.cs	40c2c0 <ferror@plt+0x9bc0>  // b.hs, b.nlast
  40c2a8:	add	w8, w20, #0x1
  40c2ac:	sbfiz	x2, x8, #3, #32
  40c2b0:	mov	x0, x21
  40c2b4:	mov	w1, wzr
  40c2b8:	bl	4022c0 <memset@plt>
  40c2bc:	b	40c310 <ferror@plt+0x9c10>
  40c2c0:	add	x8, x2, x9
  40c2c4:	ldrh	w23, [x8, #4]
  40c2c8:	add	w9, w20, #0x1
  40c2cc:	sbfiz	x2, x9, #3, #32
  40c2d0:	mov	x0, x21
  40c2d4:	mov	w1, wzr
  40c2d8:	add	x22, x8, #0x8
  40c2dc:	sub	w19, w23, #0x4
  40c2e0:	bl	4022c0 <memset@plt>
  40c2e4:	cmp	w23, #0x8
  40c2e8:	b.cs	40c340 <ferror@plt+0x9c40>  // b.hs, b.nlast
  40c2ec:	cbz	w19, 40c310 <ferror@plt+0x9c10>
  40c2f0:	ldrh	w3, [x22]
  40c2f4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c2f8:	ldr	x8, [x8, #3992]
  40c2fc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c300:	add	x1, x1, #0xac3
  40c304:	mov	w2, w19
  40c308:	ldr	x0, [x8]
  40c30c:	bl	4026c0 <fprintf@plt>
  40c310:	mov	w0, wzr
  40c314:	ldp	x20, x19, [sp, #48]
  40c318:	ldp	x22, x21, [sp, #32]
  40c31c:	ldr	x23, [sp, #16]
  40c320:	ldp	x29, x30, [sp], #64
  40c324:	ret
  40c328:	add	w8, w3, #0x3
  40c32c:	and	x8, x8, #0x1fffc
  40c330:	sub	w19, w19, w8
  40c334:	cmp	w19, #0x3
  40c338:	add	x22, x22, x8
  40c33c:	b.le	40c2ec <ferror@plt+0x9bec>
  40c340:	ldrh	w3, [x22]
  40c344:	cmp	x3, #0x4
  40c348:	b.cc	40c2f4 <ferror@plt+0x9bf4>  // b.lo, b.ul, b.last
  40c34c:	cmp	w19, w3
  40c350:	b.lt	40c2f4 <ferror@plt+0x9bf4>  // b.tstop
  40c354:	ldrh	w8, [x22, #2]
  40c358:	cmp	w8, w20
  40c35c:	b.gt	40c328 <ferror@plt+0x9c28>
  40c360:	ldr	x9, [x21, x8, lsl #3]
  40c364:	cbnz	x9, 40c328 <ferror@plt+0x9c28>
  40c368:	str	x22, [x21, x8, lsl #3]
  40c36c:	b	40c328 <ferror@plt+0x9c28>
  40c370:	stp	x29, x30, [sp, #-64]!
  40c374:	stp	x24, x23, [sp, #16]
  40c378:	stp	x22, x21, [sp, #32]
  40c37c:	stp	x20, x19, [sp, #48]
  40c380:	ldr	x24, [x1, #16]
  40c384:	mov	x19, x2
  40c388:	mov	w2, #0x22                  	// #34
  40c38c:	mov	x29, sp
  40c390:	mov	x21, x1
  40c394:	mov	w22, w0
  40c398:	stp	xzr, xzr, [x24]
  40c39c:	bl	40c434 <ferror@plt+0x9d34>
  40c3a0:	mov	w20, w0
  40c3a4:	tbnz	w0, #31, 40c3f4 <ferror@plt+0x9cf4>
  40c3a8:	cmp	w20, #0x8, lsl #12
  40c3ac:	mov	w8, #0x8000                	// #32768
  40c3b0:	csel	w20, w20, w8, gt
  40c3b4:	mov	x0, x20
  40c3b8:	bl	402230 <malloc@plt>
  40c3bc:	cbz	x0, 40c40c <ferror@plt+0x9d0c>
  40c3c0:	mov	x23, x0
  40c3c4:	stp	x0, x20, [x24]
  40c3c8:	mov	w0, w22
  40c3cc:	mov	x1, x21
  40c3d0:	mov	w2, wzr
  40c3d4:	bl	40c434 <ferror@plt+0x9d34>
  40c3d8:	mov	w20, w0
  40c3dc:	tbnz	w0, #31, 40c3ec <ferror@plt+0x9cec>
  40c3e0:	cbz	x19, 40c3ec <ferror@plt+0x9cec>
  40c3e4:	str	x23, [x19]
  40c3e8:	b	40c3f4 <ferror@plt+0x9cf4>
  40c3ec:	mov	x0, x23
  40c3f0:	bl	402470 <free@plt>
  40c3f4:	mov	w0, w20
  40c3f8:	ldp	x20, x19, [sp, #48]
  40c3fc:	ldp	x22, x21, [sp, #32]
  40c400:	ldp	x24, x23, [sp, #16]
  40c404:	ldp	x29, x30, [sp], #64
  40c408:	ret
  40c40c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c410:	ldr	x8, [x8, #3992]
  40c414:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40c418:	add	x0, x0, #0xb0d
  40c41c:	mov	w1, #0x20                  	// #32
  40c420:	ldr	x3, [x8]
  40c424:	mov	w2, #0x1                   	// #1
  40c428:	bl	4024f0 <fwrite@plt>
  40c42c:	mov	w20, #0xfffffff4            	// #-12
  40c430:	b	40c3f4 <ferror@plt+0x9cf4>
  40c434:	stp	x29, x30, [sp, #-48]!
  40c438:	stp	x22, x21, [sp, #16]
  40c43c:	stp	x20, x19, [sp, #32]
  40c440:	mov	x29, sp
  40c444:	mov	w20, w2
  40c448:	mov	x21, x1
  40c44c:	mov	w22, w0
  40c450:	bl	402080 <recvmsg@plt>
  40c454:	tbnz	w0, #31, 40c484 <ferror@plt+0x9d84>
  40c458:	cbnz	w0, 40c4e8 <ferror@plt+0x9de8>
  40c45c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c460:	ldr	x8, [x8, #3992]
  40c464:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40c468:	add	x0, x0, #0x918
  40c46c:	mov	w1, #0xf                   	// #15
  40c470:	ldr	x3, [x8]
  40c474:	mov	w2, #0x1                   	// #1
  40c478:	bl	4024f0 <fwrite@plt>
  40c47c:	mov	w0, #0xffffffc3            	// #-61
  40c480:	b	40c4e8 <ferror@plt+0x9de8>
  40c484:	bl	402650 <__errno_location@plt>
  40c488:	mov	x19, x0
  40c48c:	b	40c4a4 <ferror@plt+0x9da4>
  40c490:	mov	w0, w22
  40c494:	mov	x1, x21
  40c498:	mov	w2, w20
  40c49c:	bl	402080 <recvmsg@plt>
  40c4a0:	tbz	w0, #31, 40c458 <ferror@plt+0x9d58>
  40c4a4:	ldr	w0, [x19]
  40c4a8:	cmp	w0, #0xb
  40c4ac:	b.eq	40c490 <ferror@plt+0x9d90>  // b.none
  40c4b0:	cmp	w0, #0x4
  40c4b4:	b.eq	40c490 <ferror@plt+0x9d90>  // b.none
  40c4b8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c4bc:	ldr	x8, [x8, #3992]
  40c4c0:	ldr	x20, [x8]
  40c4c4:	bl	402390 <strerror@plt>
  40c4c8:	ldr	w3, [x19]
  40c4cc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c4d0:	mov	x2, x0
  40c4d4:	add	x1, x1, #0x8f9
  40c4d8:	mov	x0, x20
  40c4dc:	bl	4026c0 <fprintf@plt>
  40c4e0:	ldr	w8, [x19]
  40c4e4:	neg	w0, w8
  40c4e8:	ldp	x20, x19, [sp, #32]
  40c4ec:	ldp	x22, x21, [sp, #16]
  40c4f0:	ldp	x29, x30, [sp], #48
  40c4f4:	ret
  40c4f8:	stp	x29, x30, [sp, #-64]!
  40c4fc:	mov	x29, sp
  40c500:	stp	x19, x20, [sp, #16]
  40c504:	adrp	x20, 41d000 <ferror@plt+0x1a900>
  40c508:	add	x20, x20, #0xd08
  40c50c:	stp	x21, x22, [sp, #32]
  40c510:	adrp	x21, 41d000 <ferror@plt+0x1a900>
  40c514:	add	x21, x21, #0xd00
  40c518:	sub	x20, x20, x21
  40c51c:	mov	w22, w0
  40c520:	stp	x23, x24, [sp, #48]
  40c524:	mov	x23, x1
  40c528:	mov	x24, x2
  40c52c:	bl	402038 <memcpy@plt-0x38>
  40c530:	cmp	xzr, x20, asr #3
  40c534:	b.eq	40c560 <ferror@plt+0x9e60>  // b.none
  40c538:	asr	x20, x20, #3
  40c53c:	mov	x19, #0x0                   	// #0
  40c540:	ldr	x3, [x21, x19, lsl #3]
  40c544:	mov	x2, x24
  40c548:	add	x19, x19, #0x1
  40c54c:	mov	x1, x23
  40c550:	mov	w0, w22
  40c554:	blr	x3
  40c558:	cmp	x20, x19
  40c55c:	b.ne	40c540 <ferror@plt+0x9e40>  // b.any
  40c560:	ldp	x19, x20, [sp, #16]
  40c564:	ldp	x21, x22, [sp, #32]
  40c568:	ldp	x23, x24, [sp, #48]
  40c56c:	ldp	x29, x30, [sp], #64
  40c570:	ret
  40c574:	nop
  40c578:	ret

Disassembly of section .fini:

000000000040c57c <.fini>:
  40c57c:	stp	x29, x30, [sp, #-16]!
  40c580:	mov	x29, sp
  40c584:	ldp	x29, x30, [sp], #16
  40c588:	ret
