{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763638102413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763638102413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 12:28:22 2025 " "Processing started: Thu Nov 20 12:28:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763638102413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1763638102413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDL_TP4_SUJET1 -c Simulateur_De --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDL_TP4_SUJET1 -c Simulateur_De --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1763638102413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1763638102822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1763638102822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur7s.v 1 1 " "Found 1 design units, including 1 entities, in source file afficheur7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur7s " "Found entity 1: afficheur7s" {  } { { "afficheur7s.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/afficheur7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulateur_de.v 1 1 " "Found 1 design units, including 1 entities, in source file simulateur_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulateur_de " "Found entity 1: simulateur_de" {  } { { "simulateur_de.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/quartus/HDL_TP4_SUJET1_de/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change_value.v 1 1 " "Found 1 design units, including 1 entities, in source file change_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 change_value " "Found entity 1: change_value" {  } { { "change_value.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/change_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "throw_dice.v 1 1 " "Found 1 design units, including 1 entities, in source file throw_dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 throw_dice " "Found entity 1: throw_dice" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr8.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr8 " "Found entity 1: lfsr8" {  } { { "lfsr8.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/lfsr8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur_de.v 1 1 " "Found 1 design units, including 1 entities, in source file afficheur_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur_de " "Found entity 1: afficheur_de" {  } { { "afficheur_de.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/afficheur_de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763638109614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1763638109614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulateur_de " "Elaborating entity \"simulateur_de\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1763638109632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value simulateur_de.v(20) " "Verilog HDL or VHDL warning at simulateur_de.v(20): object \"value\" assigned a value but never read" {  } { { "simulateur_de.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763638109632 "|simulateur_de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 simulateur_de.v(25) " "Verilog HDL assignment warning at simulateur_de.v(25): truncated value with size 32 to match size of target (3)" {  } { { "simulateur_de.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763638109632 "|simulateur_de"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 simulateur_de.v(13) " "Output port \"HEX6\" at simulateur_de.v(13) has no driver" {  } { { "simulateur_de.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763638109632 "|simulateur_de"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 simulateur_de.v(14) " "Output port \"HEX7\" at simulateur_de.v(14) has no driver" {  } { { "simulateur_de.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763638109632 "|simulateur_de"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_value change_value:inc_module " "Elaborating entity \"change_value\" for hierarchy \"change_value:inc_module\"" {  } { { "simulateur_de.v" "inc_module" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1763638109632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 change_value.v(13) " "Verilog HDL assignment warning at change_value.v(13): truncated value with size 32 to match size of target (3)" {  } { { "change_value.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/change_value.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|change_value:inc_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 change_value.v(15) " "Verilog HDL assignment warning at change_value.v(15): truncated value with size 32 to match size of target (3)" {  } { { "change_value.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/change_value.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|change_value:inc_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "throw_dice throw_dice:pulled_value " "Elaborating entity \"throw_dice\" for hierarchy \"throw_dice:pulled_value\"" {  } { { "simulateur_de.v" "pulled_value" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1763638109632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(29) " "Verilog HDL assignment warning at throw_dice.v(29): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(30) " "Verilog HDL assignment warning at throw_dice.v(30): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(31) " "Verilog HDL assignment warning at throw_dice.v(31): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(32) " "Verilog HDL assignment warning at throw_dice.v(32): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(33) " "Verilog HDL assignment warning at throw_dice.v(33): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(34) " "Verilog HDL assignment warning at throw_dice.v(34): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(35) " "Verilog HDL assignment warning at throw_dice.v(35): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 throw_dice.v(36) " "Verilog HDL assignment warning at throw_dice.v(36): truncated value with size 32 to match size of target (8)" {  } { { "throw_dice.v" "" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1763638109632 "|simulateur_de|throw_dice:pulled_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr8 throw_dice:pulled_value\|lfsr8:rnd_int " "Elaborating entity \"lfsr8\" for hierarchy \"throw_dice:pulled_value\|lfsr8:rnd_int\"" {  } { { "throw_dice.v" "rnd_int" { Text "C:/quartus/HDL_TP4_SUJET1_de/throw_dice.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1763638109632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur_de afficheur_de:affichage_selection " "Elaborating entity \"afficheur_de\" for hierarchy \"afficheur_de:affichage_selection\"" {  } { { "simulateur_de.v" "affichage_selection" { Text "C:/quartus/HDL_TP4_SUJET1_de/simulateur_de.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1763638109642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur7s afficheur_de:affichage_selection\|afficheur7s:hex0_inst " "Elaborating entity \"afficheur7s\" for hierarchy \"afficheur_de:affichage_selection\|afficheur7s:hex0_inst\"" {  } { { "afficheur_de.v" "hex0_inst" { Text "C:/quartus/HDL_TP4_SUJET1_de/afficheur_de.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1763638109642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1763638109683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763638109735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 12:28:29 2025 " "Processing ended: Thu Nov 20 12:28:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763638109735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763638109735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763638109735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1763638109735 ""}
