#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jan 27 17:12:05 2022
# Process ID: 12836
# Current directory: C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log controlador.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controlador.tcl
# Log file: C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/controlador.vds
# Journal file: C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source controlador.tcl -notrace
Command: synth_design -top controlador -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.727 ; gain = 74.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:56]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'interfaz_audio' of component 'audio_interface' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:315]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:36' bound to instance 'FSMD' of component 'FSMD_microphone' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element state_next_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (1#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:45]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd:27' bound to instance 'enable_generator' of component 'en_4_cycles' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:98]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (2#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd:35]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:38' bound to instance 'U_pwm' of component 'pwm' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (4#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'reloj_12meg' of component 'clk_wiz_0' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:331]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:35' bound to instance 'filtro' of component 'fir_filter' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:337]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-3491] module 'mult' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/mult.vhd:35' bound to instance 'UUT_MULT' of component 'mult' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:77]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/mult.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mult' (5#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/mult.vhd:43]
INFO: [Synth 8-3491] module 'sum' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/sum.vhd:35' bound to instance 'UUT_SUM' of component 'sum' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:81]
INFO: [Synth 8-638] synthesizing module 'sum' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/sum.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sum' (6#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/sum.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element C3_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element C4_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (7#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'RAM' of component 'blk_mem_gen_0' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:347]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'controlador' (8#1) [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 347.805 ; gain = 114.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 347.805 ; gain = 114.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/dcp5/clk_wiz_0_in_context.xdc] for cell 'reloj_12meg'
Finished Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/dcp5/clk_wiz_0_in_context.xdc] for cell 'reloj_12meg'
Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'RAM'
Finished Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'RAM'
Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'micro_lr'. [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:208]
Finished Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/controlador_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 663.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/dcp5/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-12836-LAPTOP-67MV0354/dcp5/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reloj_12meg. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "data_1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_2_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element data_1_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element data_2_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:63]
INFO: [Synth 8-5544] ROM "en_2_cycles_aux" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_4_cycles_aux" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sample_request" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_filter'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:100]
INFO: [Synth 8-5544] ROM "r_out_ready_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_out_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R2_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R1_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R0_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'controlador'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:298]
INFO: [Synth 8-5544] ROM "rewind_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rewind_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:100]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      t1 |                              001 |                              001
                      t2 |                              010 |                              010
                      t3 |                              011 |                              011
                      t4 |                              100 |                              100
                      t5 |                              101 |                              101
                      t6 |                              110 |                              110
                      t7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_filter'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:298]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  borrar |                              000 |                              010
                  reposo |                              001 |                              000
                  grabar |                              010 |                              001
                    play |                              011 |                              011
                  rewind |                              100 |                              100
                     lpf |                              101 |                              101
                     hpf |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'controlador'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:298]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     19 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controlador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 3     
+---Muxes : 
	   7 Input     19 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element filtro/r_out_ready_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:99]
INFO: [Synth 8-5545] ROM "interfaz_audio/FSMD/data_1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "interfaz_audio/FSMD/data_1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interfaz_audio/FSMD/data_2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interfaz_audio/U_pwm/sample_request" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element interfaz_audio/U_pwm/current_state_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element interfaz_audio/FSMD/count_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element interfaz_audio/FSMD/data_1_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element interfaz_audio/FSMD/data_2_reg was removed.  [C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:63]
WARNING: [Synth 8-3917] design controlador has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design controlador has port jack_sd driven by constant 1
WARNING: [Synth 8-3332] Sequential element (interfaz_audio/enable_generator/r_reg_2_reg[1]) is unused and will be removed from module controlador.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reloj_12meg/clk_out1' to pin 'reloj_12meg/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |clk_wiz_0_bbox     |     1|
|3     |CARRY4             |    85|
|4     |LUT1               |    93|
|5     |LUT2               |   176|
|6     |LUT3               |    83|
|7     |LUT4               |    93|
|8     |LUT5               |    50|
|9     |LUT6               |   163|
|10    |FDCE               |   214|
|11    |IBUF               |     7|
|12    |OBUF               |     4|
+------+-------------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   977|
|2     |  filtro             |fir_filter      |   237|
|3     |    UUT_MULT         |mult            |   123|
|4     |    UUT_SUM          |sum             |    10|
|5     |  interfaz_audio     |audio_interface |   480|
|6     |    FSMD             |FSMD_microphone |   419|
|7     |    U_pwm            |pwm             |    49|
|8     |    enable_generator |en_4_cycles     |    12|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 663.043 ; gain = 114.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.043 ; gain = 429.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

81 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 663.043 ; gain = 436.480
INFO: [Common 17-1381] The checkpoint 'C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/controlador.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 663.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 27 17:12:43 2022...
