// Seed: 1622271268
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = id_1;
  wire id_4, id_5, id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(1)
  );
endmodule
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    output wor id_14,
    input uwire module_1,
    output wor id_16,
    input supply1 id_17,
    input tri0 id_18
);
  assign id_8 = id_1;
  assign id_4 = 1'h0;
  wire id_20;
  wire id_21;
  assign id_10 = 1'b0;
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_20
  );
endmodule
