#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Oct 15 20:49:06 2024
# Process ID: 4727
# Current directory: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t
# Command line: vivado
# Log file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.log
# Journal file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.jou
# Running On: workstation, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 66502 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/media/user/20231122/DVSFilter'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/cis_dvs_project_skh/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/user/20231122/DVSFilter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'CIS_DVS.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
CIS_DVS_Spatial_Filter_Top_W_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7920.609 ; gain = 209.473 ; free physical = 57182 ; free virtual = 62627
open_bd_design {/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd}
Reading block design file </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_300M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_80M
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.1 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.1 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.3 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.1 - v_gamma_lut_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:mipi_dphy:4.3 - mipi_dphy_0
Adding component instance block -- user.org:user:mipi_rx_subsystem_top:3.3 - mipi_rx_subsystem_top_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 - Spatial_Filter_Top_W_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf
Adding component instance block -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /cis_stream/v_frmbuf_wr_0/Data_m_axi_mm_video.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /dvs_stream/axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /dvs_stream/axi_dma_0/Data_S2MM.
Successfully read diagram <CIS_DVS> from block design file </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd>
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis] [get_bd_intf_nets dvs_stream/Spatial_Filter_Top_W_0_AXIW] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
set_property  ip_repo_paths  {/home/user/download/cis_dvs_project_skh/ip /media/user/F64A-4169/DVS_3x3_V3 /media/user/20231122/DVSFilter} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/cis_dvs_project_skh/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/user/F64A-4169/DVS_3x3_V3'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/user/20231122/DVSFilter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Spatial_Filter_Top_With_Internal_Memory_v1_0_project -directory /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.tmp/Spatial_Filter_Top_With_Internal_Memory_v1_0_project /media/user/F64A-4169/DVS_3x3_V3/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/cis_dvs_project_skh/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/user/F64A-4169/DVS_3x3_V3'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/user/20231122/DVSFilter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project CIS_DVS
set_property location {3.5 1859 303} [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
delete_bd_objs [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
set_property  ip_repo_paths  {/media/user/F64A-4169/DVS_3x3_V3 /media/user/20231122/DVSFilter} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/user/F64A-4169/DVS_3x3_V3'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/user/20231122/DVSFilter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  /media/user/20231122/DVSFilter [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/user/20231122/DVSFilter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /media/user/F64A-4169/DVS_3x3_V3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/user/F64A-4169/DVS_3x3_V3'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells /] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]'
move_bd_cells [get_bd_cells /] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells /] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis] [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIR]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIW] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/Spatial_Filter_Top_W_0/clk]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
CIS_DVS_mipi_rx_subsystem_top_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd> 
Wrote  : </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ui/bd_3f4d42ef.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/synth_1/CIS_DVS_wrapper.dcp to /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 32
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_Spatial_Filter_Top_W_0_3/CIS_DVS_Spatial_Filter_Top_W_0_3.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

[Tue Oct 15 20:55:03 2024] Launched CIS_DVS_Spatial_Filter_Top_W_0_3_synth_1...
Run output will be captured here: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/CIS_DVS_Spatial_Filter_Top_W_0_3_synth_1/runme.log
[Tue Oct 15 20:55:03 2024] Launched synth_1...
Run output will be captured here: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_Spatial_Filter_Top_W_0_3/CIS_DVS_Spatial_Filter_Top_W_0_3.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

[Tue Oct 15 20:55:16 2024] Launched CIS_DVS_Spatial_Filter_Top_W_0_3_synth_1, synth_1...
Run output will be captured here:
CIS_DVS_Spatial_Filter_Top_W_0_3_synth_1: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/CIS_DVS_Spatial_Filter_Top_W_0_3_synth_1/runme.log
synth_1: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/synth_1/runme.log
[Tue Oct 15 20:55:16 2024] Launched impl_1...
Run output will be captured here: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/impl_1/runme.log
current_project Spatial_Filter_Top_With_Internal_Memory_v1_0_project
close_project
delete_bd_objs [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis] [get_bd_intf_nets dvs_stream/Spatial_Filter_Top_W_0_AXIW] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/user/F64A-4169/DVS_3x3_V3'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/user/download/DVS_3x3_V3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/DVS_3x3_V3'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIR] [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIW] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/Spatial_Filter_Top_W_0/clk]
save_bd_design
Wrote  : </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd> 
Wrote  : </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ui/bd_3f4d42ef.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_Spatial_Filter_Top_W_0_4/CIS_DVS_Spatial_Filter_Top_W_0_4.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

[Tue Oct 15 21:01:52 2024] Launched CIS_DVS_Spatial_Filter_Top_W_0_4_synth_1, synth_1...
Run output will be captured here:
CIS_DVS_Spatial_Filter_Top_W_0_4_synth_1: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/CIS_DVS_Spatial_Filter_Top_W_0_4_synth_1/runme.log
synth_1: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/synth_1/runme.log
[Tue Oct 15 21:01:52 2024] Launched impl_1...
Run output will be captured here: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /media/user/F64A-4169/DVS_3x3_V3/component.xml. It will be created.
delete_bd_objs [get_bd_intf_nets dvs_stream/Spatial_Filter_Top_W_0_AXIW] [get_bd_intf_nets dvs_stream/mipi_rx_subsystem_top_0_m00_axis] [get_bd_cells dvs_stream/Spatial_Filter_Top_W_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /media/user/F64A-4169/DVS_3x3_V3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/user/F64A-4169/DVS_3x3_V3'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/user/download/ip_temp [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/ip_temp'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/user/download/ip_temp/xilinx.com_user_Spatial_Filter_Top_With_Internal_Memory_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/ip_temp/xilinx.com_user_Spatial_Filter_Top_With_Internal_Memory_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Spatial_Filter_Top_With_Internal_Memory:1.0 dvs_stream/Spatial_Filter_Top_W_0
endgroup
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIR] [get_bd_intf_pins dvs_stream/mipi_rx_subsystem_top_0/m00_axis]
connect_bd_intf_net [get_bd_intf_pins dvs_stream/Spatial_Filter_Top_W_0/AXIW] [get_bd_intf_pins dvs_stream/axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/base_clocking/clk_wiz_0/clk_out300 (300 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvs_stream/Spatial_Filter_Top_W_0/clk]
save_bd_design
Wrote  : </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd> 
Wrote  : </home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ui/bd_3f4d42ef.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_Spatial_Filter_Top_W_0_5/CIS_DVS_Spatial_Filter_Top_W_0_5.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd

[Tue Oct 15 21:08:28 2024] Launched CIS_DVS_Spatial_Filter_Top_W_0_5_synth_1, synth_1...
Run output will be captured here:
CIS_DVS_Spatial_Filter_Top_W_0_5_synth_1: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/CIS_DVS_Spatial_Filter_Top_W_0_5_synth_1/runme.log
synth_1: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/synth_1/runme.log
[Tue Oct 15 21:08:28 2024] Launched impl_1...
Run output will be captured here: /home/user/download/cis_dvs_project_skh/vivado_project/CIS_DVS.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 21:08:52 2024...
