; > hdr:ARM600

; ********************
; *** Changes List ***
; ********************

; 13-Jan-93 TMD Created.
; 12-Mar-93 TMD Added SetCop, ReadCop and CR_foo symbols
; 10-Aug-93 SMC Added condition fields to SetCop and ReadCop
; 06-Aug-97 TMD Modified for SA1500
; 10-Dec-97 TMD Added some more coprocessor stuff

MMUC_I	*	1 :SHL: 12	; Instruction cache enable

; ARM600 coprocessor registers

CR_IFlush	CN	5	; when used with CR_CacheControl
CR_DFlush	CN	6	; ditto
CR_IDFlush	CN	7	; ditto
CR_DrainWB	CN	10	; ditto, but OPC_2 needs to be 4

CR_CacheControl CN      7       ; write-only
CR_TLBControl	CN	8	; write-only

        MACRO
        SetCop2  $reg, $cop, $cpopc, $crm
	MCR	Arm600Cop, $cpopc, $reg, $cop, $crm
        MEND

        END
