

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Sat May 31 09:38:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       3|      1|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      20|     61|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rev8_U  |fft_8pt_Pipeline_VITIS_LOOP_14_1_rev8_ROM_AUTO_1R  |        0|  3|   1|    0|     8|    3|     1|           24|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        0|  3|   1|    0|     8|    3|     1|           24|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_121_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln14_fu_115_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_1_fu_36                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_1_cast_reg_154                  |  4|   0|   64|         60|
    |i_1_cast_reg_154_pp0_iter1_reg    |  4|   0|   64|         60|
    |i_1_fu_36                         |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 17|   0|  137|        120|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_14_1|  return value|
|buffer_M_value_address0             |  out|    3|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_ce0                  |  out|    1|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_q0                   |   in|   32|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_1_address0           |  out|    3|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_ce0                |  out|    1|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_q0                 |   in|   32|   ap_memory|                  buffer_M_value_1|         array|
|reversed_buffer_M_value_address0    |  out|    3|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_ce0         |  out|    1|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_we0         |  out|    1|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_d0          |  out|   32|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_1_address0  |  out|    3|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_ce0       |  out|    1|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_we0       |  out|    1|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_d0        |  out|   32|   ap_memory|         reversed_buffer_M_value_1|         array|
+------------------------------------+-----+-----+------------+----------------------------------+--------------+

