/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/lte_rach_detector_v3_1_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap lte_rach_detector_v3_1_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/lte_rach_detector_v3_1_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work lte_rach_detector_v3_1_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/lte_rach_detector_v3_1_3/.cxl.vhdl.lte_rach_detector_v3_1_3.lte_rach_detector_v3_1_3.lin64.cmf
