// Verilog HDL and netlist files of
// "bitslice_rv32Lib cmp schematic"

// Netlisted models

// netlist file - stdcell_rv32Lib, nand2, schematic.
ihnl/cds0/netlist
// netlist file - stdcell_rv32Lib, nor2, schematic.
ihnl/cds1/netlist
// netlist file - stdcell_rv32Lib, inv, schematic.
ihnl/cds2/netlist
// netlist file - bitslice_rv32Lib, cmp, schematic.
ihnl/cds3/netlist


// End HDL models

// globals file 
hdlFilesDir/cds_globals.v

