{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670607417465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670607417472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 18:36:57 2022 " "Processing started: Fri Dec 09 18:36:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670607417472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607417472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607417472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670607418164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670607418165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/soc/synthesis/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Soc-rtl " "Found design unit 1: Soc-rtl" {  } { { "ip/Soc/synthesis/Soc.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426128 ""} { "Info" "ISGN_ENTITY_NAME" "1 Soc " "Found entity 1: Soc" {  } { { "ip/Soc/synthesis/Soc.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_irq_mapper " "Found entity 1: Soc_irq_mapper" {  } { { "ip/Soc/synthesis/submodules/Soc_irq_mapper.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0 " "Found entity 1: Soc_mm_interconnect_0" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Soc_mm_interconnect_0_avalon_st_adapter" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Soc_mm_interconnect_0_rsp_mux_001" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_rsp_mux " "Found entity 1: Soc_mm_interconnect_0_rsp_mux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_rsp_demux " "Found entity 1: Soc_mm_interconnect_0_rsp_demux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Soc_mm_interconnect_0_cmd_mux_002" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_mux " "Found entity 1: Soc_mm_interconnect_0_cmd_mux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Soc_mm_interconnect_0_cmd_demux_001" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_cmd_demux " "Found entity 1: Soc_mm_interconnect_0_cmd_demux" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_006_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426170 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_006 " "Found entity 2: Soc_mm_interconnect_0_router_006" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_004_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426173 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_004 " "Found entity 2: Soc_mm_interconnect_0_router_004" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_002_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426176 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_002 " "Found entity 2: Soc_mm_interconnect_0_router_002" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_001_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426180 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router_001 " "Found entity 2: Soc_mm_interconnect_0_router_001" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670607426182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_mm_interconnect_0_router_default_decode " "Found entity 1: Soc_mm_interconnect_0_router_default_decode" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426183 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_mm_interconnect_0_router " "Found entity 2: Soc_mm_interconnect_0_router" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file ip/soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Soc_jtag_uart_0_sim_scfifo_w" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426206 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_jtag_uart_0_scfifo_w " "Found entity 2: Soc_jtag_uart_0_scfifo_w" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426206 ""} { "Info" "ISGN_ENTITY_NAME" "3 Soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Soc_jtag_uart_0_sim_scfifo_r" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426206 ""} { "Info" "ISGN_ENTITY_NAME" "4 Soc_jtag_uart_0_scfifo_r " "Found entity 4: Soc_jtag_uart_0_scfifo_r" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426206 ""} { "Info" "ISGN_ENTITY_NAME" "5 Soc_jtag_uart_0 " "Found entity 5: Soc_jtag_uart_0" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_RAM " "Found entity 1: Soc_RAM" {  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU " "Found entity 1: Soc_CPU" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_register_bank_a_module " "Found entity 1: Soc_CPU_cpu_register_bank_a_module" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "2 Soc_CPU_cpu_register_bank_b_module " "Found entity 2: Soc_CPU_cpu_register_bank_b_module" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "3 Soc_CPU_cpu_nios2_oci_debug " "Found entity 3: Soc_CPU_cpu_nios2_oci_debug" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "4 Soc_CPU_cpu_nios2_oci_break " "Found entity 4: Soc_CPU_cpu_nios2_oci_break" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "5 Soc_CPU_cpu_nios2_oci_xbrk " "Found entity 5: Soc_CPU_cpu_nios2_oci_xbrk" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "6 Soc_CPU_cpu_nios2_oci_dbrk " "Found entity 6: Soc_CPU_cpu_nios2_oci_dbrk" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "7 Soc_CPU_cpu_nios2_oci_itrace " "Found entity 7: Soc_CPU_cpu_nios2_oci_itrace" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "8 Soc_CPU_cpu_nios2_oci_td_mode " "Found entity 8: Soc_CPU_cpu_nios2_oci_td_mode" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "9 Soc_CPU_cpu_nios2_oci_dtrace " "Found entity 9: Soc_CPU_cpu_nios2_oci_dtrace" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "10 Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "11 Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "12 Soc_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Soc_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "13 Soc_CPU_cpu_nios2_oci_fifo " "Found entity 13: Soc_CPU_cpu_nios2_oci_fifo" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "14 Soc_CPU_cpu_nios2_oci_pib " "Found entity 14: Soc_CPU_cpu_nios2_oci_pib" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "15 Soc_CPU_cpu_nios2_oci_im " "Found entity 15: Soc_CPU_cpu_nios2_oci_im" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "16 Soc_CPU_cpu_nios2_performance_monitors " "Found entity 16: Soc_CPU_cpu_nios2_performance_monitors" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "17 Soc_CPU_cpu_nios2_avalon_reg " "Found entity 17: Soc_CPU_cpu_nios2_avalon_reg" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "18 Soc_CPU_cpu_ociram_sp_ram_module " "Found entity 18: Soc_CPU_cpu_ociram_sp_ram_module" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "19 Soc_CPU_cpu_nios2_ocimem " "Found entity 19: Soc_CPU_cpu_nios2_ocimem" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "20 Soc_CPU_cpu_nios2_oci " "Found entity 20: Soc_CPU_cpu_nios2_oci" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""} { "Info" "ISGN_ENTITY_NAME" "21 Soc_CPU_cpu " "Found entity 21: Soc_CPU_cpu" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_debug_slave_sysclk " "Found entity 1: Soc_CPU_cpu_debug_slave_sysclk" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_debug_slave_tck " "Found entity 1: Soc_CPU_cpu_debug_slave_tck" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_debug_slave_wrapper " "Found entity 1: Soc_CPU_cpu_debug_slave_wrapper" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soc_CPU_cpu_test_bench " "Found entity 1: Soc_CPU_cpu_test_bench" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soc/synthesis/submodules/verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/soc/synthesis/submodules/verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Verin-Behavioral " "Found design unit 1: Verin-Behavioral" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verin " "Found entity 1: Verin" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/mcp3201/tb_gestion_mcp3201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/mcp3201/tb_gestion_mcp3201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gestion_MCP3201-Testbench " "Found design unit 1: tb_Gestion_MCP3201-Testbench" {  } { { "Verin/MCP3201/tb_Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/tb_Gestion_MCP3201.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426252 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gestion_MCP3201 " "Found entity 1: tb_Gestion_MCP3201" {  } { { "Verin/MCP3201/tb_Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/tb_Gestion_MCP3201.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/mcp3201/gestion_mcp3201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/mcp3201/gestion_mcp3201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_MCP3201-Behavioral " "Found design unit 1: Gestion_MCP3201-Behavioral" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_MCP3201 " "Found entity 1: Gestion_MCP3201" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/gestion butee/gestion_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/gestion butee/gestion_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_butee-Behavioral " "Found design unit 1: Gestion_butee-Behavioral" {  } { { "Verin/Gestion butee/Gestion_butee.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426258 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_butee " "Found entity 1: Gestion_butee" {  } { { "Verin/Gestion butee/Gestion_butee.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/gestion_pwm/src/tb_gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/gestion_pwm/src/tb_gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gestion_PWM-testbench " "Found design unit 1: tb_Gestion_PWM-testbench" {  } { { "Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426260 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gestion_PWM " "Found entity 1: tb_Gestion_PWM" {  } { { "Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/gestion_pwm/src/gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/gestion_pwm/src/gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_PWM-Behavioral " "Found design unit 1: Gestion_PWM-Behavioral" {  } { { "Verin/Gestion_PWM/src/Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_PWM " "Found entity 1: Gestion_PWM" {  } { { "Verin/Gestion_PWM/src/Gestion_PWM.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin/verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin/verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Verin-Behavioral " "Found design unit 1: Verin-Behavioral" {  } { { "Verin/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Verin.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verin " "Found entity 1: Verin" {  } { { "Verin/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-rtl " "Found design unit 1: Top-rtl" {  } { { "Top.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670607426359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc Soc:uSoc " "Elaborating entity \"Soc\" for hierarchy \"Soc:uSoc\"" {  } { { "Top.vhd" "uSoc" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verin Soc:uSoc\|Verin:avalon_verin_0 " "Elaborating entity \"Verin\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "avalon_verin_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426387 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sConfig\[31..5\] Verin.vhd(61) " "Using initial value X (don't care) for net \"sConfig\[31..5\]\" at Verin.vhd(61)" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426390 "|Top|Soc:uSoc|Verin:avalon_verin_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sAngle_barre\[31..12\] Verin.vhd(61) " "Using initial value X (don't care) for net \"sAngle_barre\[31..12\]\" at Verin.vhd(61)" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426390 "|Top|Soc:uSoc|Verin:avalon_verin_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_butee Soc:uSoc\|Verin:avalon_verin_0\|Gestion_butee:uControlButee " "Elaborating entity \"Gestion_butee\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\|Gestion_butee:uControlButee\"" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "uControlButee" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_PWM Soc:uSoc\|Verin:avalon_verin_0\|Gestion_PWM:uGestion_pwm " "Elaborating entity \"Gestion_PWM\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\|Gestion_PWM:uGestion_pwm\"" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "uGestion_pwm" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_MCP3201 Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC " "Elaborating entity \"Gestion_MCP3201\" for hierarchy \"Soc:uSoc\|Verin:avalon_verin_0\|Gestion_MCP3201:uADC\"" {  } { { "ip/Soc/synthesis/submodules/Verin.vhd" "uADC" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_clk_adc_RE Gestion_MCP3201.vhd(17) " "Verilog HDL or VHDL warning at Gestion_MCP3201.vhd(17): object \"s_clk_adc_RE\" assigned a value but never read" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670607426427 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_fronts Gestion_MCP3201.vhd(126) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(126): signal \"count_fronts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607426427 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data Gestion_MCP3201.vhd(129) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(129): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607426427 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_fronts Gestion_MCP3201.vhd(131) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(131): signal \"count_fronts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607426427 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data Gestion_MCP3201.vhd(133) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(133): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607426427 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in Gestion_MCP3201.vhd(134) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(134): signal \"Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670607426428 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "conv_state Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"conv_state\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607426428 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_fronts Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"count_fronts\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607426428 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Angle_barre Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"Angle_barre\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607426428 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data Gestion_MCP3201.vhd(119) " "VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable \"s_data\", which holds its previous value in one or more paths through the process" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670607426428 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[0\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[0\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[1\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[1\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[2\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[2\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[3\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[3\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[4\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[4\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[5\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[5\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[6\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[6\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[7\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[7\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[8\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[8\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426429 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[9\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[9\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[10\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[10\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[11\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"s_data\[11\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[0\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[0\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[1\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[1\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[2\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[2\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[3\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[3\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[4\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[4\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[5\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[5\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[6\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[6\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[7\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[7\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[8\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[8\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[9\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[9\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[10\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[10\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[11\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"Angle_barre\[11\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[0\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[0\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426430 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[1\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[1\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426431 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[2\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[2\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426431 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_fronts\[3\] Gestion_MCP3201.vhd(119) " "Inferred latch for \"count_fronts\[3\]\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426431 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_state Gestion_MCP3201.vhd(119) " "Inferred latch for \"conv_state\" at Gestion_MCP3201.vhd(119)" {  } { { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426431 "|Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU Soc:uSoc\|Soc_CPU:cpu " "Elaborating entity \"Soc_CPU\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "cpu" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu " "Elaborating entity \"Soc_CPU_cpu\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU.v" "cpu" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_test_bench Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench " "Elaborating entity \"Soc_CPU_cpu_test_bench\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_test_bench" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_register_bank_a_module Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a " "Elaborating entity \"Soc_CPU_cpu_register_bank_a_module\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_register_bank_a" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426605 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607426605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607426648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607426648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_register_bank_b_module Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b " "Elaborating entity \"Soc_CPU_cpu_register_bank_b_module\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_register_bank_b" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci " "Elaborating entity \"Soc_CPU_cpu_nios2_oci\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_debug Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_debug\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_debug" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426749 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607426749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_break Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_break\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_break" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_xbrk Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_dbrk Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_itrace Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_itrace\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_dtrace Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_td_mode Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace\|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace\|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_fifo Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_fifo\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_fifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_fifo_cnt_inc Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo\|Soc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_pib Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_pib\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_pib" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_oci_im Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im " "Elaborating entity \"Soc_CPU_cpu_nios2_oci_im\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_oci_im" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_avalon_reg Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"Soc_CPU_cpu_nios2_avalon_reg\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_avalon_reg" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_nios2_ocimem Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem " "Elaborating entity \"Soc_CPU_cpu_nios2_ocimem\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_nios2_ocimem" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_ociram_sp_ram_module Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram " "Elaborating entity \"Soc_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "Soc_CPU_cpu_ociram_sp_ram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607426987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607426988 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607426988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607427036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607427036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem\|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_debug_slave_wrapper Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"Soc_CPU_cpu_debug_slave_wrapper\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "the_Soc_CPU_cpu_debug_slave_wrapper" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_debug_slave_tck Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck " "Elaborating entity \"Soc_CPU_cpu_debug_slave_tck\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "the_Soc_CPU_cpu_debug_slave_tck" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_CPU_cpu_debug_slave_sysclk Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"Soc_CPU_cpu_debug_slave_sysclk\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "the_Soc_CPU_cpu_debug_slave_sysclk" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "Soc_CPU_cpu_debug_slave_phy" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\"" {  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427177 ""}  } { { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607427177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Soc:uSoc\|Soc_CPU:cpu\|Soc_CPU_cpu:cpu\|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci\|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_RAM Soc:uSoc\|Soc_RAM:ram " "Elaborating entity \"Soc_RAM\" for hierarchy \"Soc:uSoc\|Soc_RAM:ram\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "ram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "the_altsyncram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Soc_RAM.hex " "Parameter \"init_file\" = \"Soc_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427439 ""}  } { { "ip/Soc/synthesis/submodules/Soc_RAM.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607427439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pq12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pq12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pq12 " "Found entity 1: altsyncram_pq12" {  } { { "db/altsyncram_pq12.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_pq12.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607427535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607427535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pq12 Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_pq12:auto_generated " "Elaborating entity \"altsyncram_pq12\" for hierarchy \"Soc:uSoc\|Soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_pq12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_jtag_uart_0 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Soc_jtag_uart_0\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "jtag_uart_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_jtag_uart_0_scfifo_w Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Soc_jtag_uart_0_scfifo_w\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "the_Soc_jtag_uart_0_scfifo_w" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607427968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607427968 ""}  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607427968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607428007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607428007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607428029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607428029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607428050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607428050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607428094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607428094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607428144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607428144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607428189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607428189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_jtag_uart_0_scfifo_r Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Soc_jtag_uart_0_scfifo_r\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "the_Soc_jtag_uart_0_scfifo_r" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "Soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607428479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607428479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607428479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670607428479 ""}  } { { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670607428479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Soc:uSoc\|Soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Soc_mm_interconnect_0\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "mm_interconnect_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "avalon_verin_0_avalon_slave_0_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s2_translator\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "ram_s2_translator" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router " "Elaborating entity \"Soc_mm_interconnect_0_router\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router\|Soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router:router\|Soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_001 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Soc_mm_interconnect_0_router_001\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_001_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001\|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_001:router_001\|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_002 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Soc_mm_interconnect_0_router_002\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_002_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002\|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_002:router_002\|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_004 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Soc_mm_interconnect_0_router_004\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_004_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004\|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_004:router_004\|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_006 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Soc_mm_interconnect_0_router_006\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_router_006_default_decode Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006\|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_router_006:router_006\|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_demux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_demux_001 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_mux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_cmd_mux_002 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_rsp_demux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_rsp_mux Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607428996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_rsp_mux_001 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_avalon_st_adapter Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Soc:uSoc\|Soc_mm_interconnect_0:mm_interconnect_0\|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soc_irq_mapper Soc:uSoc\|Soc_irq_mapper:irq_mapper " "Elaborating entity \"Soc_irq_mapper\" for hierarchy \"Soc:uSoc\|Soc_irq_mapper:irq_mapper\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "irq_mapper" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Soc:uSoc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Soc:uSoc\|altera_reset_controller:rst_controller\"" {  } { { "ip/Soc/synthesis/Soc.vhd" "rst_controller" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Soc:uSoc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ip/Soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607429109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oa24 " "Found entity 1: altsyncram_oa24" {  } { { "db/altsyncram_oa24.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_oa24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607431346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607431346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607431579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607431579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607431718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607431718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607431886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607431886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607431933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607431933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607432020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607432020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607432194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607432194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607432258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607432258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607432371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607432371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607432433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607432433 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607432702 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670607432878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.09.18:37:16 Progress: Loading sld532a44b4/alt_sld_fab_wrapper_hw.tcl " "2022.12.09.18:37:16 Progress: Loading sld532a44b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607436187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607437911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607438031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607440130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607440204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607440281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607440365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607440369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607440369 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670607441061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld532a44b4/alt_sld_fab.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607441243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607441325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607441334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607441393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607441468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670607441528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607441528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670607443621 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Verin/MCP3201/Gestion_MCP3201.vhd" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd" 20 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2878 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 3500 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v" 398 -1 0 } } { "ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670607443714 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670607443714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607444213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670607445031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.map.smsg " "Generated suppressed messages file C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607445362 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 163 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1670607447675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670607447717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670607447717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3680 " "Implemented 3680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670607447995 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670607447995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3459 " "Implemented 3459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670607447995 ""} { "Info" "ICUT_CUT_TM_RAMS" "209 " "Implemented 209 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670607447995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670607447995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670607448030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 18:37:28 2022 " "Processing ended: Fri Dec 09 18:37:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670607448030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670607448030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670607448030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670607448030 ""}
