// Seed: 1621476917
module module_0 ();
  assign id_1 = id_1;
  reg id_2;
  initial begin
    if (1 >> id_2) begin
      id_2 <= id_2;
      id_2 = 1;
      id_1 = #1 id_2 == id_2;
      if (1) id_2 <= id_2;
    end else id_1 <= 1;
    id_1 <= 1;
  end
  reg id_3;
  reg id_4;
  reg id_5;
  always @(id_5 or posedge id_1)
    if ((id_2)) id_3 <= 1;
    else id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
  uwire id_5;
  assign id_5 = 1;
  wire id_6;
endmodule
