Annapolis Micro Systems, Inc. 2000. WILDSTAR Reference Manual. Annapolis Micro Systems, Inc., Annapolis, MD. www.annapmicro.com.
W. Böhm , R. Beveridge , B. Draper , C. Ross , M. Chawathe , W. Najjar, Compiling ATR Probing Codes for Execution on FPGA Hardware, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.301, September 22-24, 2002
A. P.  W. Bohm , B. Draper , W. Najjar , J. Hammes , R. Rinker , M. Chawathe , C. Ross, One-Step Compilation of Image Processing Applications to FPGAs, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.209-218, April 29-May 02, 2001[doi>10.1109/FCCM.2001.32]
W. Böhm , J. Hammes , B. Draper , M. Chawathe , C. Ross , R. Rinker , W. Najjar, Mapping a Single Assignment Programming Language to Reconfigurable Systems, The Journal of Supercomputing, v.21 n.2, p.117-130, February 2002[doi>10.1023/A:1013623303037]
Cohen, A., Daubechies, I., and Feauveau, J. 1992. Bi-orthogonal bases of compactly supported wavelets. In Commun. Pure Appl. Math. XLV, 485--560.
André DeHon, The Density Advantage of Configurable Computing, Computer, v.33 n.4, p.41-49, April 2000[doi>10.1109/2.839320]
Bruce A. Draper , A. P. Wim Böhm , Jeffrey Hammes , Walid A. Najjar , J. Ross Beveridge , Charlie Ross , Monica Chawathe , Mitesh Desai , José Bins, Compiling SA-C Programs to FPGAs: Performance Results, Proceedings of the Second International Workshop on Computer Vision Systems, p.220-235, July 07-08, 2001
Enzler, R., Jeger, T., Cottet, D., and Trster, G. 2000. High-level area and performance estimation of hardware building blocks on FPGAs. In Proceedings of the Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications. 525--534.
Hammes, J., Böhm, W., Ross, C., Chawathe, M., Draper, B., and Najjar, W. 2001a. High performance image processing on FPGAs. In Proceedings of the Los Alamos Computer Science Institute Symposium. Santa Fe, NM.
Jeffrey Hammes , A. P. Wim Böhm , Charlie Ross , Monica Chawathe , Bruce A. Draper , Bob Rinker , Walid A. Najjar, Loop fusion and temporal common subexpression elimination in window-based loops, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.142, April 23-27, 2001
Parivallal Kannan , Shankar Balachandran , Dinesh Bhatia, On metrics for comparing routability estimation methods for FPGAs, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513937]
Dhananjay Kulkarni , Walid A. Najjar , Robert Rinker , Fadi J. Kurdahi, Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable Systems, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.239, September 22-24, 2002
Walid A. Najjar , Wim Böhm , Bruce A. Draper , Jeff Hammes , Robert Rinker , J. Ross Beveridge , Monica Chawathe , Charles Ross, High-Level Language Abstraction for Reconfigurable Computing, Computer, v.36 n.8, p.63-69, August 2003[doi>10.1109/MC.2003.1220583]
Seong Y. Ohm , Fadi J. Kurdahi , Nikil Dutt, Comprehensive lower bound estimation from behavioral descriptions, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.182-187, November 06-10, 1994, San Jose, California, USA
Seong Y. Ohm , Fadi J. Kurdahi , Nikil Dutt , Min Xu, A comprehensive estimation technique for high-level synthesis, Proceedings of the 8th international symposium on System synthesis, p.122-127, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224528]
Robert Rinker , Margaret Carter , Amitkumar Patel , Monica Chawathe , Charlie Ross , Jeffrey Hammes , Walid A. Najjar , Wim Böhm, An automated process for compiling dataflow graphs into reconfigurable hardware, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.130-139, Feb. 2001[doi>10.1109/92.920828]
K. R.  Shesha Shayee , Joonseok Park , Pedro C. Diniz, Performance and Area Modeling of Complete FPGA Designs in the presence of Loop Transformations, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.296, April 09-11, 2003
Karlheinz Weiß , Carsten Oetker , Igor Katchan , Thorsten Steckstor , Wolfgang Rosenstiel, Power estimation approach for SRAM-based FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.195-202, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329207]
Xilinx Inc. 2000. Virtex 2.5V Field Progammable Gate Array. Xilinx, Inc. www.xilinx.com.
Min Xu , Fadi J. Kurdahi, Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGA's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.4, p.411-418, Dec. 1999[doi>10.1109/92.805748]
