0.7
2020.2
Nov 18 2020
09:47:47
D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_1/Lab4_Basic_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_1/Lab4_Basic_1.srcs/sources_1/new/Lab4_Basic_1.v,1698288653,verilog,,D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_1/Lab4_Basic_1.srcs/sources_1/new/Lab4_Basic_1_t.v,,Lab4_Basic_1,,,,,,,,
D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_1/Lab4_Basic_1.srcs/sources_1/new/Lab4_Basic_1_t.v,1698288468,verilog,,,,Lab4_Basic_1_t,,,,,,,,
