INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Ld_Str_Addr_Reg_Result_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Register_Data_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_A_val_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_B_val_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Immx_Data_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isBranchTaken_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_B_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA_reg
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_B_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_B_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Imm_Data_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_A_val_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_B_val_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Immx_Data_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branch_kill_flag_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS1_Fwd_Flag_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS2_Fwd_Flag_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS1_RS2_Fwd_Data_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_A_val_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operand_B_val_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Immx_Data_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isBranchTaken' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'in_Addr' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_ctrl_in' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:40]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_DE_REG
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branch_kill_flag_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stall_ctrl_in' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS1_Addr_out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS2_Addr_out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_RW_reg
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Data_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Data_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Data_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Inst_Type_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Data_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Reg_Write_flag_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Dest_Reg_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS1_Data_Out' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS1_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RS2_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Addr_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RD_Data_In' is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sim_1/new/forwarding_Test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_Test_tb
