Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 25 18:34:57 2020
| Host         : Monotonous running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bitPattern_FSM_timing_summary_routed.rpt -pb bitPattern_FSM_timing_summary_routed.pb -rpx bitPattern_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : bitPattern_FSM
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.703        0.000                      0                   27        0.211        0.000                      0                   27        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.703        0.000                      0                   27        0.211        0.000                      0                   27        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.897ns (29.601%)  route 2.133ns (70.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.722     8.673    count_reg
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[3]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDRE (Setup_fdre_C_CE)      -0.205    15.376    count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.897ns (29.601%)  route 2.133ns (70.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.722     8.673    count_reg
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[4]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDRE (Setup_fdre_C_CE)      -0.205    15.376    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.897ns (29.601%)  route 2.133ns (70.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.722     8.673    count_reg
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[5]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDRE (Setup_fdre_C_CE)      -0.205    15.376    count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.925ns (33.223%)  route 1.859ns (66.777%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.478     6.119 f  count_reg_reg[1]/Q
                         net (fo=6, routed)           0.705     6.825    count_OBUF[1]
    SLICE_X113Y46        LUT5 (Prop_lut5_I1_O)        0.295     7.120 r  count_reg[6]_i_5/O
                         net (fo=2, routed)           0.679     7.799    count_reg[6]_i_5_n_0
    SLICE_X113Y46        LUT5 (Prop_lut5_I0_O)        0.152     7.951 r  count_reg[5]_i_1/O
                         net (fo=1, routed)           0.475     8.426    count_reg[5]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[5]/C
                         clock pessimism              0.437    15.619    
                         clock uncertainty           -0.035    15.584    
    SLICE_X113Y46        FDRE (Setup_fdre_C_D)       -0.255    15.329    count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.897ns (31.573%)  route 1.944ns (68.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.532     8.483    count_reg
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y46        FDRE (Setup_fdre_C_CE)      -0.169    15.412    count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.897ns (31.573%)  route 1.944ns (68.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.532     8.483    count_reg
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[1]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y46        FDRE (Setup_fdre_C_CE)      -0.169    15.412    count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.897ns (31.573%)  route 1.944ns (68.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.532     8.483    count_reg
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[2]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y46        FDRE (Setup_fdre_C_CE)      -0.169    15.412    count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.897ns (32.099%)  route 1.897ns (67.901%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.741     6.862    state[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     7.157 r  count_reg[6]_i_4/O
                         net (fo=1, routed)           0.670     7.827    count_reg[6]_i_4_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  count_reg[6]_i_1/O
                         net (fo=7, routed)           0.486     8.437    count_reg
    SLICE_X112Y47        FDRE                                         r  count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.700    15.183    clock_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  count_reg_reg[6]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y47        FDRE (Setup_fdre_C_CE)      -0.169    15.413    count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.773ns (32.358%)  route 1.616ns (67.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 f  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.992     7.113    state[2]
    SLICE_X113Y47        LUT5 (Prop_lut5_I1_O)        0.295     7.408 r  done_reg_i_1/O
                         net (fo=1, routed)           0.624     8.031    done_reg
    SLICE_X113Y47        FDRE                                         r  done_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.700    15.183    clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  done_reg_reg/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X113Y47        FDRE (Setup_fdre_C_CE)      -0.205    15.377    done_reg_reg
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pattern_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.799ns (37.583%)  route 1.327ns (62.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.478     6.120 r  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.992     7.113    state[2]
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.321     7.434 r  pattern[3]_i_1/O
                         net (fo=4, routed)           0.335     7.768    pattern
    SLICE_X113Y48        FDRE                                         r  pattern_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.700    15.183    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[0]/C
                         clock pessimism              0.437    15.620    
                         clock uncertainty           -0.035    15.585    
    SLICE_X113Y48        FDRE (Setup_fdre_C_CE)      -0.413    15.172    pattern_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.446%)  route 0.118ns (35.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.118     1.869    state[1]
    SLICE_X113Y48        LUT4 (Prop_lut4_I1_O)        0.049     1.918 r  pattern[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    pattern[1]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[1]/C
                         clock pessimism             -0.505     1.601    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.107     1.708    pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  count_reg_reg[4]/Q
                         net (fo=3, routed)           0.124     1.852    count_OBUF[4]
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    count_reg[4]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[4]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.091     1.678    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pattern_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.164     1.752 f  FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.118     1.869    state[1]
    SLICE_X113Y48        LUT4 (Prop_lut4_I2_O)        0.045     1.914 r  pattern[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    pattern[0]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[0]/C
                         clock pessimism             -0.505     1.601    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.092     1.693    pattern_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.148     1.735 r  count_reg_reg[1]/Q
                         net (fo=6, routed)           0.101     1.836    count_OBUF[1]
    SLICE_X112Y46        LUT6 (Prop_lut6_I3_O)        0.098     1.934 r  count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    count_reg[2]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[2]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.121     1.708    count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.128     1.716 r  pattern_reg[1]/Q
                         net (fo=2, routed)           0.100     1.816    pattern_reg_n_0_[1]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.098     1.914 r  pattern[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    pattern[2]_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[2]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.092     1.680    pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  count_reg_reg[6]/Q
                         net (fo=2, routed)           0.175     1.927    count_OBUF[6]
    SLICE_X112Y47        LUT6 (Prop_lut6_I5_O)        0.045     1.972 r  count_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.972    count_reg[6]_i_2_n_0
    SLICE_X112Y47        FDRE                                         r  count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  count_reg_reg[6]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.120     1.708    count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  count_reg_reg[3]/Q
                         net (fo=4, routed)           0.177     1.905    count_OBUF[3]
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.045     1.950 r  count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.950    count_reg[3]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  count_reg_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.092     1.679    count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.207ns (48.510%)  route 0.220ns (51.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  count_reg_reg[0]/Q
                         net (fo=7, routed)           0.220     1.971    count_OBUF[0]
    SLICE_X112Y46        LUT5 (Prop_lut5_I3_O)        0.043     2.014 r  count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    count_reg[1]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  count_reg_reg[1]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.131     1.718    count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.246ns (60.755%)  route 0.159ns (39.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.148     1.736 r  FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.159     1.895    state[2]
    SLICE_X113Y47        LUT5 (Prop_lut5_I4_O)        0.098     1.993 r  done_reg_i_2/O
                         net (fo=1, routed)           0.000     1.993    done_reg_i_2_n_0
    SLICE_X113Y47        FDRE                                         r  done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  done_reg_reg/C
                         clock pessimism             -0.502     1.604    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.091     1.695    done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.315%)  route 0.231ns (55.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  pattern_reg[2]/Q
                         net (fo=2, routed)           0.231     1.960    pattern_reg_n_0_[2]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.043     2.003 r  pattern[3]_i_2/O
                         net (fo=1, routed)           0.000     2.003    pattern[3]_i_2_n_0
    SLICE_X113Y48        FDRE                                         r  pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  pattern_reg[3]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.107     1.695    pattern_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y46  count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y46  count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y46  count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y47  count_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y47  count_reg_reg[6]/C



