<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <style rel="stylesheet">
    body{
      font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, Helvetica, Arial, sans-serif;
      margin:40px auto;
      max-width:750px;
      font-size:18px;
      padding:0 10px;
      color: #333;
    }
    pre {
      background: #f4f4f4;
      border: 1px solid #ddd;
      border-left: 3px solid #000;
      color: #777;
      page-break-inside: avoid;
      font-family: monospace;
      font-size: 15px;
      max-width: 100%;
      overflow: auto;
      padding: 1em 1.5em;
      display: block;
      word-wrap: break-word;
    }
    a {
      color: #1976d2;
      text-decoration: none;
      border-bottom: 1px solid;
    }
    img {
      max-width: 100%;
    }
    h1 {
      text-align: left;
    }
    blockquote {
      margin: 1em 0 1em 1.7em;
      padding-left: 1em;
      border-left: 2px solid #e6e6e6;
      color: #606060;
    }
    li {
      margin-bottom: 10px;
    }
    :not(pre) > code {
      background-color: #f4f4f4;
      padding-right: 0.2em;
      padding-left: 0.2em;
      border-radius: 3px;
    }
  </style>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<p>2024-04-18</p>
<h1>Introduction</h1>
<p>This list does not include all of the instructions, only the ones I have used
most frequently.</p>
<p>The main list of instructions can be seen in the AVR manual:
<a href="http://web.archive.org/web/20240205161134/http://ww1.microchip.com/downloads/en/devicedoc/atmel-0856-avr-instruction-set-manual.pdf">source</a></p>
<h2>Instructions</h2>
<h3>ADD</h3>
<p>Adds two registers without the C Flag and places the result in the destination
register Rd.</p>
<pre><code class="language-asm">add r1,r2 ; Add r2 to r1 (r1=r1+r2)
add r28,r28 ; Add r28 to itself (r28=r28+r28)
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1</p>
<h3>ANDI</h3>
<p>(And with immediate)</p>
<p>Performs the logical AND between the contents of register Rd and a constant,
and places the result in the destination register Rd</p>
<pre><code class="language-asm">andi r17,$0F ; Clear upper nibble of r17
andi r18,$10 ; Isolate bit 4 in r18
andi r19,$AA ; Clear odd bits of r19
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1</p>
<h3>BRNE</h3>
<p>Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to
PC if Z is cleared. If the instruction is executed immediately after any of the
instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if, the
unsigned or signed binary number represented in Rd was not equal to the
unsigned or signed binary number represented in Rr. This instruction branches
relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64).
Parameter k is the offset from PC and is represented in two’s complement form.
(Equivalent to instruction BRBC 1,k.)</p>
<p>This instruction is very useful for loop decrements.</p>
<pre><code class="language-asm">    eor r27,r27 ; Clear r27
loop:
    inc r27 ; Increase r27
    ...
    cpi r27,5 ; Compare r27 to 5
    brne loop ; Branch if r27&lt;&gt;5
    nop ; Loop exit (do nothing)
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1 if condition is false
2 if condition is true</p>
<h3>CALL</h3>
<p>Long call to a sub-routine.</p>
<p>Calls to a subroutine within the entire Program memory. The return address (to
the instruction after the CALL) will be stored onto the Stack. (See also
RCALL). The Stack Pointer uses a post-decrement
scheme during CALL.</p>
<p>This instruction is not available in all devices.</p>
<ul>
<li><p>Use RCALL when you want to optimize for code size, have memory constraints,
and the target subroutine is located nearby.</p>
</li>
<li><p>Use CALL when you need the flexibility to call subroutines located anywhere
in the program memory or working with a larger codebase where readability and
maintenance are important.</p>
</li>
</ul>
<pre><code class="language-asm">    mov r16,r0 ; Copy r0 to r16
    call check ; Call subroutine
    nop ; Continue (do nothing)
    ...
check:
    cpi r16,$42 ; Check if r16 has a special value
    breq error ; Branch if equal
    ret ; Return from subroutine
...
error:
    rjmp error ; Infinite loop
</code></pre>
<p>Words 2 (4 bytes)
Cycles 4 devices with 16-bit PC</p>
<h3>DEC</h3>
<p>Subtracts one -1- from the contents of register Rd and places the result in the
destination register Rd. The C Flag in SREG is not affected by the operation,
thus allowing the DEC instruction to be used on a loop counter in
multiple-precision computations.</p>
<p>When operating on unsigned values, only BREQ and BRNE branches can be expected
to perform consistently. When operating on two’s complement values, all signed
branches are available.</p>
<pre><code class="language-asm">ldi r17, $10 ; Load constant in r17
loop:
    add r1,r2 ; Add r2 to r1
    dec r17 ; Decrement r17
    brne loop ; Branch if r17&lt;&gt;0
    nop ; Continue (do nothing
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1</p>
<h3>EOR</h3>
<p>Exclusive OR, a.k.a XOR.</p>
<p>Performs the logical EOR between the contents of register Rd and register Rr
and places the result in the destination register Rd.</p>
<pre><code class="language-asm">eor r4, r4 ; Clear r4
eor r0, r22 ; Bitwise exclusive or between r0 and r22
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1</p>
<h3>LDI</h3>
<p>Loads an 8-bit constant (immediate) directly to register 16 to 31.
Constant values can only be loaded into the last 16 registers in AVR.</p>
<pre><code class="language-asm">clr r31 ; Clear Z high byte
ldi r30,$F0 ; Set Z low byte to $F0
lpm ; Load constant from Program
; memory pointed to by Z
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1</p>
<h3>NOP</h3>
<p>This instruction performs a single cycle No Operation.</p>
<pre><code class="language-asm">nop
</code></pre>
<p>Words 1 (2 bytes)
Cycles 1</p>
<h3>OUT</h3>
<p>Stores data from register Rr in the Register File to I/O Space (Ports, Timers,
Configuration Registers, etc.)</p>
<pre><code class="language-asm">clr r16 ; Clear r16
ser r17 ; Set r17
out $18,r16 ; Write zeros to Port B
nop ; Wait (do nothing)
out $18,r17 ; Write ones to Port B

; out _SFR_IO_ADDR (PORB), r16 ; write out the value of R16 to port B
</code></pre>
<h3>RET</h3>
<p>Returns from subroutine. The return address is loaded from the STACK. The Stack
Pointer uses a pre- increment scheme during RET.</p>
<pre><code class="language-asm">call routine
...
routine:
    push r14 ; Save r14 on the Stack
    pop r14 ; Restore r14
    ret ; Return from subroutine
</code></pre>
<p>Words 1 (2 bytes)
Cycles 4 devices with 16-bit PC
5 devices with 22-bit PC</p>
<h3>RCALL</h3>
<p>Relative call to an address within Program Counter (PC) - 2K + 1 and PC + 2K
(words). The return address (the instruction after the RCALL) is stored onto
the Stack. See also CALL. For AVR microcontrollers with Program memory not
exceeding 4K words (8KB) this instruction can address the entire memory from
every address location. The Stack Pointer uses a post-decrement scheme during
RCALL.</p>
<p>The RCALL instruction uses relative addressing, which means the target address
is calculated relative to the current instruction pointer. This allows for more
compact code, as you only need to specify the offset to the target subroutine.</p>
<p>This is particularly useful when the subroutine is located nearby in memory.</p>
<ul>
<li><p>Use RCALL when you want to optimize for code size, have memory constraints,
and the target subroutine is located nearby.</p>
</li>
<li><p>Use CALL when you need the flexibility to call subroutines located anywhere
in the program memory or working with a larger codebase where readability and
maintenance are important.</p>
</li>
</ul>
<pre><code class="language-asm">    rcall routine ; Call subroutine
...
routine:
    push r14 ; Save r14 on the Stack
    ...
    pop r14 ; Restore r14
    ret ; Return from subroutine
</code></pre>
<p>Words 1 (2 bytes)
Cycles</p>
<ul>
<li>3 devices with 16-bit PC</li>
<li>4 devices with 22-bit PC</li>
<li>Cycles XMEGA 2 devices with 16-bit PC</li>
<li>3 devices with 22-bit PC</li>
</ul>
<p>Compare with CALL:
Words 2 (4 bytes)
Cycles 4 devices with 16-bit PC</p>
<h3>RJMP</h3>
<p>Relative Jump.</p>
<p>For AVR microcontrollers with Program memory not exceeding 4K words (8KB) this
instruction can address the entire memory from every address location</p>
<p>The JMP instruction accepts absolute addresses but it is also two times as slow.
JMP also takes twice the space, and is only required when the jump offset is
greater than 2K.</p>
<p>For small loops, RJMP is perfect.</p>
<pre><code class="language-asm">cpi r16,$42 ; Compare r16 to $42
brne error ; Branch if r16 &lt;&gt; $42
rjmp ok ; Unconditional branch
error:
    add r16,r17 ; Add r17 to r16
    inc r16 ; Increment r16
ok:
    nop ; Destination for rjmp (do nothing)
</code></pre>
<p>Words 1 (2 bytes)
Cycles 2</p>
<h3>SBI</h3>
<p>Sets a specified bit in an I/O Register. This instruction operates on the lower
32 I/O Registers – addresses 0-31</p>
<pre><code class="language-asm">out $1E,r0 ; Write EEPROM address
sbi $1C,0 ; Set read bit in EECR
in r1,$1D ; Read EEPROM data

sbi _SFR_IO_ADDR (DDRB), 1 ; put pin 1 on port b in output mode
</code></pre>
<p>Words 1 (2 bytes)
Cycles 2
Cycles XMEGA 1
Cycles Reduced Core tinyAVR 1</p>
<script async src="https://scripts.simpleanalyticscdn.com/latest.js"></script>
</body>
</html>
