module seg7(
	input  [3:0]i,
	output reg [6:0]seg
);
always @(i)
case (i)
   4'd0:seg=7'b1111110;
	4'd1:seg=7'b0110000;
	4'd2:seg=7'b1101101;
	4'd3:seg=7'b1111001;
	4'd4:seg=7'b0110011;
	4'd5:seg=7'b1011011;
	4'd6:seg=7'b1011111;
	4'd7:seg=7'b1110000;
	4'd8:seg=7'b1111111;
	4'd9:seg=7'b1111011;
	4'ha:seg=7'b1110111;
	4'hb:seg=7'b0011111;
	4'hc:seg=7'b1001110;
	4'hd:seg=7'b0111101;
	4'he:seg=7'b1001111;
	4'hF:seg=7'b1000111;
endcase 
endmodule 