verilog-mode-abbrev-table is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>[## 0 task 0 0 0 0 0 input 0 0 0 if 0 initial 0 0 0 module 0 primitive 0 specify 0 0 0 while begin 0 0 0 0 0 function fork 0 for 0 wire 0 else\ if casex output casez 0 generate reg inout assign 0 0 0 0 0 0 0 0 class 0]<br/><br/><br/>Documentation:<br/>Abbrev table in use in Verilog-mode buffers.