RISCV XLr_po_R_addr_XLr_PodRR_DpAddrdR_Fre_Fence_rw_rwdWW_Rfe
 {0:x6=x; 0:x8=y; 0:x11=z; 1:x6=z; 1:x8=x; }
       P0        |      P1       ;
lr.w x5, 0(x6)   | ori x5, x0, 1 ;
lw x7, 0(x8)     | sw x5, 0(x6)  ;
xor x9, x7, x7   | fence rw, rw  ;
add x12, x11, x9 | ori x7, x0, 1 ;
lr.w x10, 0(x12) | sw x7, 0(x8)  ;

exists (0:x5=1/\0:x10=0)
