Throughput (in cycles per iteration): 60.75
Bottleneck: Dependencies

M - Macro-fused with previous instruction

┌───────────────────────┬────────┬───────┬─────────────────────────────────────────────────────────────────────────────────────────┬───────┐
│ MITE   MS   DSB   LSD │ Issued │ Exec. │ Port 0   Port 1   Port 2   Port 3   Port 4   Port 5   Port 6   Port 7   Port 8   Port 9 │ Notes │
├───────────────────────┼────────┼───────┼─────────────────────────────────────────────────────────────────────────────────────────┼───────┤
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rax, qword ptr [rsp+0x98]]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/LEA_B_I_R64.htmllea rcx, ptr [rax+r13*1]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rdx, qword ptr [rsp+0x90]]8;;
│              1        │   1    │   1   │           0.8                                          0.2                              │       │ ]8;;https://www.uops.info/html-instr/LEA_B_I_R64.htmllea rax, ptr [rdx+rcx*1]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQA_XMM_M128.htmlvmovdqa xmm0, xmmword ptr [rdx+rcx*1]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPSUBUSB_XMM_XMM_XMM.htmlvpsubusb xmm1, xmm0, xmm6]8;;
│              1        │   1    │   1   │  0.8      0.2                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPADDUSB_XMM_XMM_XMM.htmlvpaddusb xmm0, xmm6, xmm0]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rcx, qword ptr [rsp+0x70]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQA_XMM_M128.htmlvmovdqa xmm2, xmmword ptr [rcx+rax*1]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rcx, qword ptr [rsp+0x68]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQA_XMM_M128.htmlvmovdqa xmm3, xmmword ptr [rcx+rax*1]]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ecx, xmm4]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb edx, xmm2]8;;
│              1        │   1    │   1   │  0.8                                                   0.2                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl edx, 0x10]8;;
│              1        │   1    │   1   │  0.4      0.4                                          0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor edx, ecx]8;;
│              1        │   1    │   1   │           0.4                                 0.2      0.4                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot edx]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.8      0.2                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ecx, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm3, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm3, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm2]8;;
│              1        │   1    │   1   │  0.4                                                   0.6                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl ebp, 0x10]8;;
│              1        │   1    │   1   │           0.2                                 0.4      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebp, ecx]8;;
│              1        │   1    │   1   │           0.2                                 0.6      0.2                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot ebp]8;;
│              1        │   1    │   1   │           0.6                                 0.4                                       │       │ ]8;;https://www.uops.info/html-instr/MOV_89_R32_R32.htmlmov ecx, ebp]8;;
│              1        │   1    │   1   │  0.2                                          0.2      0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ecx, edx]8;;
│              1        │   1    │   1   │  0.2                                                   0.8                              │       │ ]8;;https://www.uops.info/html-instr/JZ_Rel8.htmljz 0xffffffffffffff85]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rcx, qword ptr [rsp+0x58]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rax+rcx*1-0x2]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rcx, qword ptr [rsp+0x60]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm3, xmmword ptr [rax+rcx*1+0x2]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ecx, xmm4]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb r9d, xmm2]8;;
│              1        │   1    │   1   │  0.2                                                   0.8                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl r9d, 0x10]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r9d, ecx]8;;
│              1        │   1    │   1   │            1                                                                            │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ecx, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm3, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm3, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb r11d, xmm2]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl r11d, 0x10]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r11d, ecx]8;;
│              1        │   1    │   1   │           0.2                                 0.8                                       │       │ ]8;;https://www.uops.info/html-instr/ANDN_R32_R32_R32.htmlandn ecx, r9d, edx]8;;
│              1        │   1    │   1   │           0.2                                 0.8                                       │       │ ]8;;https://www.uops.info/html-instr/ANDN_R32_R32_R32.htmlandn r8d, r11d, ebp]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ecx, r8d]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xffffffffffffff22]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/LEA_B_D8_R64.htmllea rbx, ptr [rax-0x2]]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/LEA_B_D8_R64.htmllea rsi, ptr [rax+0x2]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rdi, qword ptr [rsp+0x60]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rbx+rdi*1]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rbx, qword ptr [rsp+0x58]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm3, xmmword ptr [rsi+rbx*1]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebx, xmm4]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │            1                                                                            │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb r10d, xmm2]8;;
│              1        │   1    │   1   │  0.2                                                   0.8                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl r10d, 0x10]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r10d, ebx]8;;
│              1        │   1    │   1   │           0.4                                 0.6                                       │       │ ]8;;https://www.uops.info/html-instr/ANDN_R32_R32_R32.htmlandn r12d, r10d, ebp]8;;
│              1        │   1    │   1   │           0.2                                 0.4      0.4                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot r10d]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm3, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm3, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebx, xmm2]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl ebx, 0x10]8;;
│              1        │   1    │   1   │                                               0.2      0.8                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebx, ebp]8;;
│              1        │   1    │   1   │                                                1                                        │       │ ]8;;https://www.uops.info/html-instr/ANDN_R32_R32_R32.htmlandn ebp, ebx, edx]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot ebx]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebp, r10d]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/MOV_89_R32_R32.htmlmov esi, r12d]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor esi, ebx]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland esi, ecx]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland esi, ebp]8;;
│                       │        │       │                                                                                         │   M   │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xfffffffffffffea9]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot r9d]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot r11d]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm3, xmmword ptr [rax-0x3]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rax+0x3]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ecx, xmm4]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm3, xmm0]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm3, xmm3, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm3]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl ebp, 0x10]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebp, ecx]8;;
│              1        │   1    │   1   │           0.2                                          0.8                              │       │ ]8;;https://www.uops.info/html-instr/MOV_89_R32_R32.htmlmov ecx, r10d]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ecx, r9d]8;;
│              1        │   1    │   1   │                                                1                                        │       │ ]8;;https://www.uops.info/html-instr/ANDN_R32_R32_R32.htmlandn ecx, ebp, ecx]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/MOV_89_R32_R32.htmlmov edi, ebp]8;;
│              1        │   1    │   1   │           0.2                                 0.2      0.6                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot edi]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm3, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm3, xmm1, xmm3]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm3]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm3, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm3]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb r15d, xmm2]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl r15d, 0x10]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r15d, ebp]8;;
│              1        │   1    │   1   │           0.2                                 0.8                                       │       │ ]8;;https://www.uops.info/html-instr/ANDN_R32_R32_R32.htmlandn ebp, r15d, ebx]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot r15d]8;;
│              1        │   1    │   2   │                                       1                          1                      │       │ ]8;;https://www.uops.info/html-instr/MOV_M32_R32.htmlmov dword ptr [rsp+0x3c], ebp]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ebp, r11d]8;;
│              1        │   1    │   2   │                                                                           1        1    │       │ ]8;;https://www.uops.info/html-instr/MOV_M32_R32.htmlmov dword ptr [rsp+0x38], edi]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebp, edi]8;;
│              1        │   1    │   1   │           0.2                                 0.2      0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ecx, r15d]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ecx, esi]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ecx, ebp]8;;
│                       │        │       │                                                                                         │   M   │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xfffffffffffffe2c]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rbp, qword ptr [rsp+0x70]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rax+rbp*1-0x1]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rsi, qword ptr [rsp+0x80]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm3, xmmword ptr [rax+rsi*1]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb esi, xmm4]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb edi, xmm2]8;;
│              1        │   1    │   1   │  0.2                                                   0.8                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl edi, 0x10]8;;
│              1        │   1    │   1   │           0.4                                          0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor edi, esi]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot edi]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb esi, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm3, xmm0]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm3, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb r14d, xmm2]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl r14d, 0x10]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r14d, esi]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot r14d]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r8d, edi]8;;
│              1        │   1    │   1   │           0.2                                 0.4      0.4                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r8d, ecx]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r12d, r14d]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r12d, r8d]8;;
│                       │        │       │                                                                                         │   M   │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xfffffffffffffdc1]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rcx, qword ptr [rsp+0x68]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rax+rcx*1-0x1]]8;;
│              1        │   1    │   1   │           0.2                                 0.8                                       │       │ ]8;;https://www.uops.info/html-instr/VPSRLDQ_XMM_XMM_I8.htmlvpsrldq xmm3, xmm2, 0x2]8;;
│              2        │   2    │   2   │                              1                 1                                        │       │ ]8;;https://www.uops.info/html-instr/VPINSRW_XMM_XMM_M16_I8.htmlvpinsrw xmm3, xmm3, word ptr [rax+rcx*1+0xf], 0x7]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm4]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ecx, xmm2]8;;
│              1        │   1    │   1   │  0.2                                                   0.8                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl ecx, 0x10]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ecx, ebp]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot ecx]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb esi, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMAXUB_XMM_XMM_XMM.htmlvpmaxub xmm2, xmm0, xmm3]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm0, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb r8d, xmm2]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl r8d, 0x10]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r8d, esi]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot r8d]8;;
│              1        │   1    │   1   │           0.2                                 0.6      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edx, edi]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edx, r14d]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ebx, edx]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebx, ecx]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ebx, r12d]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edx, r9d]8;;
│              1        │   1    │   1   │                                               0.4      0.6                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor edx, r8d]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edx, ebx]8;;
│                       │        │       │                                                                                         │   M   │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xfffffffffffffd4f]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/LEA_B_D8_R64.htmllea rsi, ptr [rax-0x3]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rbx, qword ptr [rsp+0x48]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rsi+rbx*1]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rbx, qword ptr [rsp+0x50]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm3, xmmword ptr [rsi+rbx*1]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebx, xmm4]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb esi, xmm2]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl esi, 0x10]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor esi, ebx]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot esi]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm2]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm3, xmm0]8;;
│              1        │   1    │   1   │            1                                                                            │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm3, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebx, xmm2]8;;
│              1        │   1    │   1   │  0.2                                                   0.8                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl ebx, 0x10]8;;
│              1        │   1    │   1   │                                                1                                        │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebx, ebp]8;;
│              1        │   1    │   1   │           0.2                                 0.6      0.2                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot ebx]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r15d, r11d]8;;
│              1        │   1    │   1   │                                                1                                        │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r15d, r8d]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r15d, esi]8;;
│              1        │   1    │   1   │           0.2                                 0.8                                       │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r15d, edx]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/MOV_R32_M32.htmlmov r8d, dword ptr [rsp+0x3c]]8;;
│              1        │   1    │   1   │                                                1                                        │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r8d, r14d]8;;
│              1        │   1    │   1   │                                               0.6      0.4                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor r8d, ebx]8;;
│              1        │   1    │   1   │                                                         1                               │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland r8d, r15d]8;;
│                       │        │       │                                                                                         │   M   │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xfffffffffffffcd9]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/ADD_R64_I8.htmladd rax, 0x3]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rdx, qword ptr [rsp+0x48]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm2, xmmword ptr [rax+rdx*1]]8;;
│              1        │   1    │   1   │                              1                                                          │       │ ]8;;https://www.uops.info/html-instr/MOV_R64_M64.htmlmov rdx, qword ptr [rsp+0x50]]8;;
│              1        │   1    │   1   │                     1                                                                   │       │ ]8;;https://www.uops.info/html-instr/VMOVDQU_XMM_M128.htmlvmovdqu xmm3, xmmword ptr [rax+rdx*1]]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm1, xmm2]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm4, xmm1, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb eax, xmm4]8;;
│              1        │   1    │   1   │            1                                                                            │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm4, xmm2, xmm0]8;;
│              1        │   1    │   1   │  0.4      0.6                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm2, xmm2, xmm4]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb edx, xmm2]8;;
│              1        │   1    │   1   │  0.4                                                   0.6                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl edx, 0x10]8;;
│              1        │   1    │   1   │           0.6                                 0.2      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor edx, eax]8;;
│              1        │   1    │   1   │  0.2      0.4                                 0.4                                       │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot edx]8;;
│              1        │   1    │   1   │            1                                                                            │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm2, xmm1, xmm3]8;;
│              1        │   1    │   1   │  0.6      0.4                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm1, xmm1, xmm2]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb eax, xmm1]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPMINUB_XMM_XMM_XMM.htmlvpminub xmm0, xmm3, xmm0]8;;
│              1        │   1    │   1   │  0.2      0.8                                                                           │       │ ]8;;https://www.uops.info/html-instr/VPCMPEQB_XMM_XMM_XMM.htmlvpcmpeqb xmm0, xmm3, xmm0]8;;
│              1        │   1    │   1   │   1                                                                                     │       │ ]8;;https://www.uops.info/html-instr/VPMOVMSKB_R32_XMM.htmlvpmovmskb ebp, xmm0]8;;
│              1        │   1    │   1   │  0.4                                                   0.6                              │       │ ]8;;https://www.uops.info/html-instr/SHL_R32_I8.htmlshl ebp, 0x10]8;;
│              1        │   1    │   1   │           0.6                                 0.4                                       │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ebp, eax]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/NOT_R32.htmlnot ebp]8;;
│              1        │   1    │   2   │           0.2                1                0.4      0.4                              │       │ ]8;;https://www.uops.info/html-instr/AND_R32_M32.htmland esi, dword ptr [rsp+0x38]]8;;
│              1        │   1    │   1   │           0.4                                 0.6                                       │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland esi, ebx]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ecx, r10d]8;;
│              1        │   1    │   1   │           0.4                                 0.6                                       │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ecx, esi]8;;
│              1        │   1    │   1   │           0.4                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor ecx, edx]8;;
│              1        │   1    │   1   │  0.2      0.2                                 0.4      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland ecx, r8d]8;;
│              1        │   1    │   1   │                                               0.8      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edi, r9d]8;;
│              1        │   1    │   1   │           0.2                                 0.6      0.2                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edi, esi]8;;
│              1        │   1    │   1   │  0.2      0.6                                 0.2                                       │       │ ]8;;https://www.uops.info/html-instr/OR_09_R32_R32.htmlor edi, ebp]8;;
│              1        │   1    │   1   │  0.4                                                   0.6                              │       │ ]8;;https://www.uops.info/html-instr/AND_21_R32_R32.htmland edi, ecx]8;;
│                       │        │       │                                                                                         │   M   │ ]8;;https://www.uops.info/html-instr/JZ_Rel32.htmljz 0xfffffffffffffc64]8;;
├───────────────────────┼────────┼───────┼─────────────────────────────────────────────────────────────────────────────────────────┼───────┤
│             242       │  242   │  245  │  57.8     57.2      17       17       1        46       46       1        1        1    │       │ Total
└───────────────────────┴────────┴───────┴─────────────────────────────────────────────────────────────────────────────────────────┴───────┘
