
proc get_design_libraries {} {
  set libraries [dict create]
  dict set libraries altera_common_sv_packages              1
  dict set libraries altera_avalon_clock_source_191         1
  dict set libraries ed_sim_async_clk_source                1
  dict set libraries emif_ph2_axil_driver_100               1
  dict set libraries ed_sim_axil_driver_0                   1
  dict set libraries altera_jtag_dc_streaming_191           1
  dict set libraries timing_adapter_1950                    1
  dict set libraries altera_avalon_sc_fifo_1932             1
  dict set libraries altera_avalon_st_bytes_to_packets_1922 1
  dict set libraries altera_avalon_st_packets_to_bytes_1922 1
  dict set libraries altera_avalon_packets_to_master_1922   1
  dict set libraries channel_adapter_1922                   1
  dict set libraries altera_reset_controller_1924           1
  dict set libraries alt_mem_if_jtag_master_191             1
  dict set libraries emif_io96b_cal_200                     1
  dict set libraries emif_io96b_lpddr4_200                  1
  dict set libraries ed_sim_emif_io96b_lpddr4_0             1
  dict set libraries emif_io96b_mem_model_lpddr4_100        1
  dict set libraries ed_sim_mem                             1
  dict set libraries ed_sim_ref_clk_source_0                1
  dict set libraries mem_reset_handler_100                  1
  dict set libraries ed_sim_reset_handler                   1
  dict set libraries altera_s10_user_rst_clkgate_1947       1
  dict set libraries ed_sim_rrip                            1
  dict set libraries hydra_software_100                     1
  dict set libraries hydra_rtl_library_100                  1
  dict set libraries altera_jtag_avalon_master_191          1
  dict set libraries hydra_global_csr_100                   1
  dict set libraries altera_axi_bridge_1992                 1
  dict set libraries hydra_driver_mem_axi4_100              1
  dict set libraries altera_merlin_apb_translator_1920      1
  dict set libraries altera_merlin_axi_master_ni_19100      1
  dict set libraries altera_merlin_apb_slave_agent_1940     1
  dict set libraries altera_merlin_router_1921              1
  dict set libraries altera_merlin_demultiplexer_1921       1
  dict set libraries altera_merlin_multiplexer_1922         1
  dict set libraries altera_mm_interconnect_1920            1
  dict set libraries altera_merlin_master_translator_192    1
  dict set libraries altera_merlin_master_agent_1930        1
  dict set libraries altera_merlin_axi_slave_ni_19112       1
  dict set libraries altera_avalon_st_pipeline_stage_1930   1
  dict set libraries altera_merlin_traffic_limiter_1921     1
  dict set libraries hydra_200                              1
  dict set libraries ed_sim_traffic_generator               1
  dict set libraries altera_iopll_2000                      1
  dict set libraries ed_sim_user_pll                        1
  dict set libraries altera_merlin_axi_translator_1972      1
  dict set libraries ed_sim                                 1
  return $libraries
}

proc get_memory_files {QSYS_SIMDIR} {
  set memory_files [list]
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/iossm_cal_boot.hex"]"
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/iossm_cal.hex"]"
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_mc_wide_seq_pt_sim.hex"]"
  return $memory_files
}

proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "altera_common_sv_packages::avalon_vip_verbosity_pkg"  "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_async_clk_source/altera_avalon_clock_source_191/sim/verbosity_pkg.sv"]\"  -work altera_common_sv_packages"        
  dict set design_files "altera_common_sv_packages::hydra_rtl_library_pkg"     "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_pkg.sv"]\"  -work altera_common_sv_packages"        
  dict set design_files "altera_common_sv_packages::hydra_mem_axi4_driver_pkg" "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_pkg.sv"]\"  -work altera_common_sv_packages"
  return $design_files
}

proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [list]
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_async_clk_source/altera_avalon_clock_source_191/sim/altera_avalon_clock_source.sv"]\" -l altera_common_sv_packages -work altera_avalon_clock_source_191"                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_async_clk_source/sim/ed_sim_async_clk_source.v"]\"  -work ed_sim_async_clk_source"                                                                                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_axil_driver_0/emif_ph2_axil_driver_100/sim/ed_sim_axil_driver_0_emif_ph2_axil_driver_100_qakapty.sv"]\"  -work emif_ph2_axil_driver_100"                                                                                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_axil_driver_0/emif_ph2_axil_driver_100/sim/ed_sim_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_top.sv"]\"  -work emif_ph2_axil_driver_100"                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_axil_driver_0/sim/ed_sim_axil_driver_0.v"]\"  -work ed_sim_axil_driver_0"                                                                                                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_reset_synchronizer.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/timing_adapter_1950/sim/ed_sim_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq.sv"]\"  -work timing_adapter_1950"                                                                                                                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/sim/ed_sim_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v"]\"  -work altera_avalon_sc_fifo_1932"                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_avalon_st_bytes_to_packets_1922/sim/altera_avalon_st_bytes_to_packets.v"]\"  -work altera_avalon_st_bytes_to_packets_1922"                                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_avalon_st_packets_to_bytes_1922/sim/altera_avalon_st_packets_to_bytes.v"]\"  -work altera_avalon_st_packets_to_bytes_1922"                                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_avalon_packets_to_master_1922/sim/altera_avalon_packets_to_master.v"]\"  -work altera_avalon_packets_to_master_1922"                                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/channel_adapter_1922/sim/ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv"]\"  -work channel_adapter_1922"                                                                                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/channel_adapter_1922/sim/ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a.sv"]\"  -work channel_adapter_1922"                                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_reset_controller_1924/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1924"                                                                                                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/altera_reset_controller_1924/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1924"                                                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/alt_mem_if_jtag_master_191/sim/ed_sim_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi.v"]\"  -work alt_mem_if_jtag_master_191"                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy.v"]\"  -work emif_io96b_cal_200"                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_fa_c2p_ssm.sv"]\"  -work emif_io96b_cal_200"                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_fa_p2c_ssm.sv"]\"  -work emif_io96b_cal_200"                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_iossm.sv"]\"  -work emif_io96b_cal_200"                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_seq.sv"]\"  -work emif_io96b_cal_200"                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv"]\"  -work emif_io96b_cal_200"                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv"]\"  -work emif_io96b_cal_200"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv"]\"  -work emif_io96b_cal_200"                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_iossm.sv"]\"  -work emif_io96b_cal_200"                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_seq.sv"]\"  -work emif_io96b_cal_200"                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_fa.sv"]\"  -work emif_io96b_cal_200"                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_comp.sv"]\"  -work emif_io96b_cal_200"                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/altera_emif_cal_gearbox.sv"]\"  -work emif_io96b_cal_200"                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/altera_emif_cal_gearbox_bidir.sv"]\"  -work emif_io96b_cal_200"                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv"]\"  -work emif_io96b_cal_200"                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_reset_controller.v"]\"  -work emif_io96b_cal_200"                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_avalon_st_bytes_to_packets.v"]\"  -work emif_io96b_cal_200"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_avalon_packets_to_master.v"]\"  -work emif_io96b_cal_200"                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_master_ni_1962_2kryw2a.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_reorder_memory.sv"]\"  -work emif_io96b_cal_200"                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_7ekoqry.v"]\"  -work emif_io96b_cal_200"            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv"]\"  -work emif_io96b_cal_200"                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_channel_adapter_1921_fkajlia.sv"]\"  -work emif_io96b_cal_200"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_jy53pgi.sv"]\"  -work emif_io96b_cal_200"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_ctb2miq.sv"]\"  -work emif_io96b_cal_200"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_7b7u3ni.sv"]\"  -work emif_io96b_cal_200"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_252f2xa.sv"]\"  -work emif_io96b_cal_200"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_arbitrator.sv"]\"  -work emif_io96b_cal_200"                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_pri_mux_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_comp_sel_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_channel_adapter_1921_5wnzrci.sv"]\"  -work emif_io96b_cal_200"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"]\"  -work emif_io96b_cal_200"                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_avalon_st_packets_to_bytes.v"]\"  -work emif_io96b_cal_200"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_sipo_plus_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_response_mem_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_comp_sel_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_response_mem_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_sipo_plus_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_comp_sel_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_sipo_plus_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_sipo_plus_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vnonqiy.v"]\"  -work emif_io96b_cal_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_alj3kza.v"]\"  -work emif_io96b_cal_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_ysgnmwa.v"]\"  -work emif_io96b_cal_200"               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/compare_eq.sv"]\"  -work emif_io96b_cal_200"                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_response_mem_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_response_mem_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_pri_mux_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/rd_comp_sel_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_o34766q.v"]\"  -work emif_io96b_cal_200"               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_pri_mux_kt2puei.sv"]\"  -work emif_io96b_cal_200"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/wr_pri_mux_cwyib4q.sv"]\"  -work emif_io96b_cal_200"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_h6wexfa.v"]\"  -work emif_io96b_cal_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_cgpn6xq.v"]\"  -work emif_io96b_cal_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy.v"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_uncompressor.sv"]\"  -work emif_io96b_cal_200"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_master_agent_1921_2inlndi.sv"]\"  -work emif_io96b_cal_200"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_address_alignment.sv"]\"  -work emif_io96b_cal_200"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_sqfzewq.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_glj62si.v"]\"  -work emif_io96b_cal_200"    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_adapter_uncmpr.sv"]\"  -work emif_io96b_cal_200"                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_adapter_new.sv"]\"  -work emif_io96b_cal_200"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_burst_adapter_1931_hbsisni.sv"]\"  -work emif_io96b_cal_200"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_wrap_burst_converter.sv"]\"  -work emif_io96b_cal_200"                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_adapter_13_1.sv"]\"  -work emif_io96b_cal_200"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_incr_burst_converter.sv"]\"  -work emif_io96b_cal_200"                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_default_burst_converter.sv"]\"  -work emif_io96b_cal_200"                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_timing_adapter_1940_5ju4ddy.sv"]\"  -work emif_io96b_cal_200"                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/intel_axi4lite_injector_dcfifo_s.sv"]\"  -work emif_io96b_cal_200"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/intel_axi4lite_injector_util.sv"]\"  -work emif_io96b_cal_200"                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/intel_axi4lite_injector_ph2.sv"]\"  -work emif_io96b_cal_200"                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_intel_axi4lite_injector_100_2yowc3a.sv"]\"  -work emif_io96b_cal_200"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_hs_clk_xer_1940_hvja46q.v"]\"  -work emif_io96b_cal_200"                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_hs_clk_xer_1940_4s7hdhy.v"]\"  -work emif_io96b_cal_200"                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_mm_interconnect_1920_jmzr6ly.v"]\"  -work emif_io96b_cal_200"                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_mm_interconnect_1920_5sovoyi.v"]\"  -work emif_io96b_cal_200"                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv"]\"  -work emif_io96b_cal_200"                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_std_synchronizer_nocut.v"]\"  -work emif_io96b_cal_200"                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_reset_synchronizer.v"]\"  -work emif_io96b_cal_200"                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_avalon_st_pipeline_base.v"]\"  -work emif_io96b_cal_200"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/altera_avalon_st_clock_crosser.v"]\"  -work emif_io96b_cal_200"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_vbaxzva.sv"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_nxsnrbi.sv"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_irryw4q.sv"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_wqohhgi.sv"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_4ytgf2y.sv"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_2jqun3q.sv"]\"  -work emif_io96b_cal_200"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq.v"]\"  -work emif_io96b_lpddr4_200"                                                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv"]\"  -work emif_io96b_lpddr4_200"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/altera_std_synchronizer_nocut.v"]\"  -work emif_io96b_lpddr4_200"                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/emif_io96b_lib.sv"]\"  -work emif_io96b_lpddr4_200"                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/emif_io96b_clk_div.sv"]\"  -work emif_io96b_lpddr4_200"                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_jedec_params.sv"]\"  -work emif_io96b_lpddr4_200"                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pin_locations.sv"]\"  -work emif_io96b_lpddr4_200"
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_byte.sv"]\"  -work emif_io96b_lpddr4_200"         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_byte_ctrl.sv"]\"  -work emif_io96b_lpddr4_200"    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_cpa.sv"]\"  -work emif_io96b_lpddr4_200"          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_c2p_hmc.sv"]\"  -work emif_io96b_lpddr4_200"   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_p2c_hmc.sv"]\"  -work emif_io96b_lpddr4_200"   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_c2p_lane.sv"]\"  -work emif_io96b_lpddr4_200"  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_p2c_lane.sv"]\"  -work emif_io96b_lpddr4_200"  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_noc.sv"]\"  -work emif_io96b_lpddr4_200"       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_hmc_wide.sv"]\"  -work emif_io96b_lpddr4_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_hmc_slim.sv"]\"  -work emif_io96b_lpddr4_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pa.sv"]\"  -work emif_io96b_lpddr4_200"           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pll.sv"]\"  -work emif_io96b_lpddr4_200"          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_bufs_mem.sv"]\"  -work emif_io96b_lpddr4_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_bufs_mem.sv"]\"  -work emif_io96b_lpddr4_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_byte.sv"]\"  -work emif_io96b_lpddr4_200"         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_byte_ctrl.sv"]\"  -work emif_io96b_lpddr4_200"    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_cpa.sv"]\"  -work emif_io96b_lpddr4_200"          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_noc.sv"]\"  -work emif_io96b_lpddr4_200"       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_wide.sv"]\"  -work emif_io96b_lpddr4_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_slim.sv"]\"  -work emif_io96b_lpddr4_200"     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pa.sv"]\"  -work emif_io96b_lpddr4_200"           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv"]\"  -work emif_io96b_lpddr4_200"          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_reftree.sv"]\"  -work emif_io96b_lpddr4_200"      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv"]\"  -work emif_io96b_lpddr4_200"       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv"]\"  -work emif_io96b_lpddr4_200"      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_fbr_axi_adapter_wide.sv"]\"  -work emif_io96b_lpddr4_200"   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_fbr_axi_adapter_slim.sv"]\"  -work emif_io96b_lpddr4_200"   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {\"+incdir+[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/"]\"} \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv"]\"  -work emif_io96b_lpddr4_200"              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ed_sim_emif_io96b_lpddr4_0.v"]\"  -work ed_sim_emif_io96b_lpddr4_0"                                                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_mem/emif_io96b_mem_model_lpddr4_100/sim/altera_emif_lpddr4_model_dram_component.sv"]\"  -work emif_io96b_mem_model_lpddr4_100"                                                                                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_mem/emif_io96b_mem_model_lpddr4_100/sim/altera_emif_lpddr4_model_channel.sv"]\"  -work emif_io96b_mem_model_lpddr4_100"                                                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_mem/emif_io96b_mem_model_lpddr4_100/sim/altera_emif_lpddr4_model_rank.sv"]\"  -work emif_io96b_mem_model_lpddr4_100"                                                                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_mem/emif_io96b_mem_model_lpddr4_100/sim/altera_emif_lpddr4_model_top.sv"]\"  -work emif_io96b_mem_model_lpddr4_100"                                                                                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_mem/sim/ed_sim_mem.v"]\"  -work ed_sim_mem"                                                                                                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_ref_clk_source_0/altera_avalon_clock_source_191/sim/altera_avalon_clock_source.sv"]\" -l altera_common_sv_packages -work altera_avalon_clock_source_191"                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_ref_clk_source_0/sim/ed_sim_ref_clk_source_0.v"]\"  -work ed_sim_ref_clk_source_0"                                                                                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_reset_handler/mem_reset_handler_100/sim/ed_sim_reset_handler_mem_reset_handler_100_tz6himy.sv"]\"  -work mem_reset_handler_100"                                                                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_reset_handler/mem_reset_handler_100/sim/mem_reset_handler.sv"]\"  -work mem_reset_handler_100"                                                                                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_reset_handler/sim/ed_sim_reset_handler.v"]\"  -work ed_sim_reset_handler"                                                                                                                                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_rrip/altera_s10_user_rst_clkgate_1947/sim/altera_s10_user_rst_clkgate.sv"]\"  -work altera_s10_user_rst_clkgate_1947"                                                                                                                                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_rrip/sim/ed_sim_rrip.v"]\"  -work ed_sim_rrip"                                                                                                                                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_software_100/sim/hydra_software_dummy_top.sv"]\" -l altera_common_sv_packages -work hydra_software_100"                                                                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_id_checker.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_local_reset_tree.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_orchestrator.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_dummy_top.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_alu_generator.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_mem_addr_alu.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_mem_dq_alu.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_main_control.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_ooo_worker_head_control.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_ooo_worker_list_control.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_worker_control.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_binary_to_gray.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_dcfifo_s.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_dcfifo_s_normal.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_dcfifo_s_showahead.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_generic_mlab_dc.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_gray_to_binary.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_synchronizer_ff_r2.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_synchronizer_mlab.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_add_a_b_s0_s1.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_generic_mlab_sc.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_scfifo_s.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_scfifo_s_normal.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_scfifo_s_showahead.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_contxt_ram.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_instr_ram.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_log_ram.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_user_to_ram_adapter.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_skid_buffer.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_ready_valid_fork_merge.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_stream_multiplier.sv"]\" -l altera_common_sv_packages -work hydra_rtl_library_100"                                                                                                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_reset_synchronizer.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v"]\"  -work altera_jtag_dc_streaming_191"                                                                                                                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv"]\" -l altera_common_sv_packages -work altera_jtag_dc_streaming_191"                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/timing_adapter_1950/sim/ed_sim_traffic_generator_timing_adapter_1950_obb3kfy.sv"]\" -l altera_common_sv_packages -work timing_adapter_1950"                                                                                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_avalon_sc_fifo_1932/sim/ed_sim_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v"]\"  -work altera_avalon_sc_fifo_1932"                                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_avalon_st_bytes_to_packets_1922/sim/altera_avalon_st_bytes_to_packets.v"]\"  -work altera_avalon_st_bytes_to_packets_1922"                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_avalon_st_packets_to_bytes_1922/sim/altera_avalon_st_packets_to_bytes.v"]\"  -work altera_avalon_st_packets_to_bytes_1922"                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_avalon_packets_to_master_1922/sim/altera_avalon_packets_to_master.v"]\"  -work altera_avalon_packets_to_master_1922"                                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/channel_adapter_1922/sim/ed_sim_traffic_generator_channel_adapter_1922_rd56ufy.sv"]\" -l altera_common_sv_packages -work channel_adapter_1922"                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/channel_adapter_1922/sim/ed_sim_traffic_generator_channel_adapter_1922_5vp3d5a.sv"]\" -l altera_common_sv_packages -work channel_adapter_1922"                                                                                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_reset_controller_1924/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1924"                                                                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_reset_controller_1924/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1924"                                                                                                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_jtag_avalon_master_191/sim/ed_sim_traffic_generator_altera_jtag_avalon_master_191_unfwqdy.v"]\"  -work altera_jtag_avalon_master_191"                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_global_csr_100/sim/ed_sim_traffic_generator_hydra_global_csr_100_7ggcjai_hydra_global_csr_top.sv"]\" -l altera_common_sv_packages -work hydra_global_csr_100"                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_global_csr_100/sim/hydra_global_csr_impl.sv"]\" -l altera_common_sv_packages -work hydra_global_csr_100"                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_global_csr_100/sim/hydra_global_csr_sync.sv"]\" -l altera_common_sv_packages -work hydra_global_csr_100"                                                                                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_global_csr_100/sim/hydra_global_csr_registers.sv"]\" -l altera_common_sv_packages -work hydra_global_csr_100"                                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_axi_bridge_1992/sim/ed_sim_traffic_generator_altera_axi_bridge_1992_kxv226q.sv"]\" -l altera_common_sv_packages -work altera_axi_bridge_1992"                                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_axi_bridge_1992/sim/altera_avalon_st_pipeline_base.v"]\" -l altera_common_sv_packages -work altera_axi_bridge_1992"                                                                                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_csr_interface.sv"]\" -l altera_common_sv_packages -work hydra_driver_mem_axi4_100"                                                                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_csr_bank.sv"]\" -l altera_common_sv_packages -work hydra_driver_mem_axi4_100"                                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_top.sv"]\" -l altera_common_sv_packages -work hydra_driver_mem_axi4_100"                                                                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_channel_path.sv"]\" -l altera_common_sv_packages -work hydra_driver_mem_axi4_100"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_gen_path.sv"]\" -l altera_common_sv_packages -work hydra_driver_mem_axi4_100"                                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_narrow_xstrb.sv"]\" -l altera_common_sv_packages -work hydra_driver_mem_axi4_100"                                                                                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/altera_std_synchronizer_nocut.v"]\"  -work hydra_driver_mem_axi4_100"                                                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_apb_translator_1920/sim/ed_sim_traffic_generator_altera_merlin_apb_translator_1920_6aahr2a.sv"]\" -l altera_common_sv_packages -work altera_merlin_apb_translator_1920"                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_master_ni_19100/sim/altera_merlin_address_alignment.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_master_ni_19100"                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_master_ni_19100/sim/ed_sim_traffic_generator_altera_merlin_axi_master_ni_19100_y3ctica.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_master_ni_19100"                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_apb_slave_agent_1940/sim/ed_sim_traffic_generator_altera_merlin_apb_slave_agent_1940_4j3b5gq.sv"]\" -l altera_common_sv_packages -work altera_merlin_apb_slave_agent_1940"                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_router_1921/sim/ed_sim_traffic_generator_altera_merlin_router_1921_iegcfmq.sv"]\" -l altera_common_sv_packages -work altera_merlin_router_1921"                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_router_1921/sim/ed_sim_traffic_generator_altera_merlin_router_1921_ah5veci.sv"]\" -l altera_common_sv_packages -work altera_merlin_router_1921"                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_demultiplexer_1921/sim/ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i.sv"]\" -l altera_common_sv_packages -work altera_merlin_demultiplexer_1921"                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/ed_sim_traffic_generator_altera_merlin_multiplexer_1922_faztmpq.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_demultiplexer_1921/sim/ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv"]\" -l altera_common_sv_packages -work altera_merlin_demultiplexer_1921"                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/ed_sim_traffic_generator_altera_merlin_multiplexer_1922_wwowo6i.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_mm_interconnect_1920/sim/ed_sim_traffic_generator_altera_mm_interconnect_1920_rqcbspq.v"]\"  -work altera_mm_interconnect_1920"                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_master_translator_192/sim/ed_sim_traffic_generator_altera_merlin_master_translator_192_54w642y.sv"]\" -l altera_common_sv_packages -work altera_merlin_master_translator_192"                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_master_agent_1930/sim/ed_sim_traffic_generator_altera_merlin_master_agent_1930_l64uqry.sv"]\" -l altera_common_sv_packages -work altera_merlin_master_agent_1930"                                                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_qo57tlq.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_avalon_st_pipeline_stage_1930/sim/ed_sim_traffic_generator_altera_avalon_st_pipeline_stage_1930_oiupeiq.sv"]\" -l altera_common_sv_packages -work altera_avalon_st_pipeline_stage_1930"                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"]\" -l altera_common_sv_packages -work altera_avalon_st_pipeline_stage_1930"                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/altera_merlin_burst_uncompressor.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/altera_merlin_address_alignment.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/compare_eq.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_response_mem_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_comp_sel_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_pri_mux_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_sipo_plus_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_response_mem_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_comp_sel_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_pri_mux_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_sipo_plus_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_19112_ykxseta.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_3oiloga.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja.v"]\"  -work altera_merlin_axi_slave_ni_19112"                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/altera_merlin_burst_uncompressor.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/altera_merlin_address_alignment.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/compare_eq.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_response_mem_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_comp_sel_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_pri_mux_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/rd_sipo_plus_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_response_mem_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_comp_sel_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_pri_mux_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/wr_sipo_plus_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_axi_slave_ni_19112/sim/ed_sim_traffic_generator_altera_merlin_axi_slave_ni_19112_5emdibi.sv"]\" -l altera_common_sv_packages -work altera_merlin_axi_slave_ni_19112"                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_router_1921/sim/ed_sim_traffic_generator_altera_merlin_router_1921_lras3ty.sv"]\" -l altera_common_sv_packages -work altera_merlin_router_1921"                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_router_1921/sim/ed_sim_traffic_generator_altera_merlin_router_1921_cq4uqsy.sv"]\" -l altera_common_sv_packages -work altera_merlin_router_1921"                                                                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_traffic_limiter_1921/sim/ed_sim_traffic_generator_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ihngjoq.v"]\"  -work altera_merlin_traffic_limiter_1921"                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"]\" -l altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"]\" -l altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_traffic_limiter_1921/sim/ed_sim_traffic_generator_altera_merlin_traffic_limiter_1921_6hyjguq.sv"]\" -l altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_demultiplexer_1921/sim/ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv"]\" -l altera_common_sv_packages -work altera_merlin_demultiplexer_1921"                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/ed_sim_traffic_generator_altera_merlin_multiplexer_1922_avyhzyy.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_demultiplexer_1921/sim/ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq.sv"]\" -l altera_common_sv_packages -work altera_merlin_demultiplexer_1921"                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/ed_sim_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -l altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                                                                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/altera_mm_interconnect_1920/sim/ed_sim_traffic_generator_altera_mm_interconnect_1920_vtrezla.v"]\"  -work altera_mm_interconnect_1920"                                                                                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/hydra_200/sim/ed_sim_traffic_generator_hydra_200_gcz73hi.v"]\"  -work hydra_200"                                                                                                                                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_traffic_generator/sim/ed_sim_traffic_generator.v"]\"  -work ed_sim_traffic_generator"                                                                                                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_user_pll/altera_iopll_2000/sim/ed_sim_user_pll_altera_iopll_2000_y2t5sty.vo"]\"  -work altera_iopll_2000"                                                                                                                                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/ed_sim/ed_sim_user_pll/sim/ed_sim_user_pll.v"]\"  -work ed_sim_user_pll"                                                                                                                                                                                                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/altera_merlin_axi_translator_1972/sim/ed_sim_altera_merlin_axi_translator_1972_npbsrda.sv"]\"  -work altera_merlin_axi_translator_1972"                                                                                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/altera_mm_interconnect_1920/sim/ed_sim_altera_mm_interconnect_1920_h43vqey.v"]\"  -work altera_mm_interconnect_1920"                                                                                                                                                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/altera_reset_controller_1924/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1924"                                                                                                                                                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/altera_reset_controller_1924/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1924"                                                                                                                                                                                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/sim/ed_sim.v"]\"  -work ed_sim"                                                                                                                                                                                                                                                                               
  return $design_files
}

proc get_non_duplicate_elab_option {ELAB_OPTIONS NEW_ELAB_OPTION} {
  set IS_DUPLICATE [string first $NEW_ELAB_OPTION $ELAB_OPTIONS]
  if {$IS_DUPLICATE == -1} {
    return $NEW_ELAB_OPTION
  } else {
    return ""
  }
}


proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
  set ELAB_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ELAB_OPTIONS
}


proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
  set SIM_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $SIM_OPTIONS
}


proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
  set ENV_VARIABLES [dict create]
  set LD_LIBRARY_PATH [dict create]
  dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ENV_VARIABLES
}


proc normalize_path {FILEPATH} {
    if {[catch { package require fileutil } err]} { 
        return $FILEPATH 
    } 
    set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
    if {[file pathtype $FILEPATH] eq "relative"} { 
        set path [fileutil::relative [pwd] $path] 
    } 
    return $path 
} 
proc get_dpi_libraries {QSYS_SIMDIR} {
  set libraries [dict create]
  
  return $libraries
}

