.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CapSense_CSD_CompCH0_ctComp */
.set CapSense_CSD_CompCH0_ctComp__CLK, CYREG_CMP1_CLK
.set CapSense_CSD_CompCH0_ctComp__CMP_MASK, 0x02
.set CapSense_CSD_CompCH0_ctComp__CMP_NUMBER, 1
.set CapSense_CSD_CompCH0_ctComp__CR, CYREG_CMP1_CR
.set CapSense_CSD_CompCH0_ctComp__LUT__CR, CYREG_LUT1_CR
.set CapSense_CSD_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CSD_CompCH0_ctComp__LUT__MSK_MASK, 0x02
.set CapSense_CSD_CompCH0_ctComp__LUT__MSK_SHIFT, 1
.set CapSense_CSD_CompCH0_ctComp__LUT__MX, CYREG_LUT1_MX
.set CapSense_CSD_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CSD_CompCH0_ctComp__LUT__SR_MASK, 0x02
.set CapSense_CSD_CompCH0_ctComp__LUT__SR_SHIFT, 1
.set CapSense_CSD_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CSD_CompCH0_ctComp__PM_ACT_MSK, 0x02
.set CapSense_CSD_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CSD_CompCH0_ctComp__PM_STBY_MSK, 0x02
.set CapSense_CSD_CompCH0_ctComp__SW0, CYREG_CMP1_SW0
.set CapSense_CSD_CompCH0_ctComp__SW2, CYREG_CMP1_SW2
.set CapSense_CSD_CompCH0_ctComp__SW3, CYREG_CMP1_SW3
.set CapSense_CSD_CompCH0_ctComp__SW4, CYREG_CMP1_SW4
.set CapSense_CSD_CompCH0_ctComp__SW6, CYREG_CMP1_SW6
.set CapSense_CSD_CompCH0_ctComp__TR0, CYREG_CMP1_TR0
.set CapSense_CSD_CompCH0_ctComp__TR1, CYREG_CMP1_TR1
.set CapSense_CSD_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set CapSense_CSD_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set CapSense_CSD_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set CapSense_CSD_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set CapSense_CSD_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CSD_CompCH0_ctComp__WRK_MASK, 0x02
.set CapSense_CSD_CompCH0_ctComp__WRK_SHIFT, 1

/* CapSense_CSD_IdacCH0_viDAC8 */
.set CapSense_CSD_IdacCH0_viDAC8__CR0, CYREG_DAC3_CR0
.set CapSense_CSD_IdacCH0_viDAC8__CR1, CYREG_DAC3_CR1
.set CapSense_CSD_IdacCH0_viDAC8__D, CYREG_DAC3_D
.set CapSense_CSD_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_CSD_IdacCH0_viDAC8__PM_ACT_MSK, 0x08
.set CapSense_CSD_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_CSD_IdacCH0_viDAC8__PM_STBY_MSK, 0x08
.set CapSense_CSD_IdacCH0_viDAC8__STROBE, CYREG_DAC3_STROBE
.set CapSense_CSD_IdacCH0_viDAC8__SW0, CYREG_DAC3_SW0
.set CapSense_CSD_IdacCH0_viDAC8__SW2, CYREG_DAC3_SW2
.set CapSense_CSD_IdacCH0_viDAC8__SW3, CYREG_DAC3_SW3
.set CapSense_CSD_IdacCH0_viDAC8__SW4, CYREG_DAC3_SW4
.set CapSense_CSD_IdacCH0_viDAC8__TR, CYREG_DAC3_TR
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set CapSense_CSD_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set CapSense_CSD_IdacCH0_viDAC8__TST, CYREG_DAC3_TST

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x02
.set UART_RXInternalInterrupt__INTC_NUMBER, 1
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense_CSD_MeasureCH0 */
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB03_A0
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB03_A1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB03_D0
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB03_D1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB03_F0
.set CapSense_CSD_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB03_F1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B1_UDB07_A0
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B1_UDB07_A1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B1_UDB07_D0
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B1_UDB07_D1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B1_UDB07_F0
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B1_UDB07_F1
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set CapSense_CSD_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* CapSense_CSD_ClockGen */
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set CapSense_CSD_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set CapSense_CSD_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B1_UDB06_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__COUNT_REG, CYREG_B1_UDB06_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set CapSense_CSD_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set CapSense_CSD_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B1_UDB06_MSK
.set CapSense_CSD_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK, 0x07
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B1_UDB06_A0
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B1_UDB06_A1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B1_UDB06_D0
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B1_UDB06_D1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B1_UDB06_F0
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B1_UDB06_F1
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* CapSense_CSD_IntClock */
.set CapSense_CSD_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_CSD_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_CSD_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_CSD_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_CSD_IntClock__INDEX, 0x00
.set CapSense_CSD_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_CSD_IntClock__PM_ACT_MSK, 0x01
.set CapSense_CSD_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_CSD_IntClock__PM_STBY_MSK, 0x01

/* CapSense_CSD_CmodCH0 */
.set CapSense_CSD_CmodCH0__0__MASK, 0x20
.set CapSense_CSD_CmodCH0__0__PC, CYREG_IO_PC_PRT15_PC5
.set CapSense_CSD_CmodCH0__0__PORT, 15
.set CapSense_CSD_CmodCH0__0__SHIFT, 5
.set CapSense_CSD_CmodCH0__AG, CYREG_PRT15_AG
.set CapSense_CSD_CmodCH0__AMUX, CYREG_PRT15_AMUX
.set CapSense_CSD_CmodCH0__BIE, CYREG_PRT15_BIE
.set CapSense_CSD_CmodCH0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_CSD_CmodCH0__BYP, CYREG_PRT15_BYP
.set CapSense_CSD_CmodCH0__CTL, CYREG_PRT15_CTL
.set CapSense_CSD_CmodCH0__Cmod_CH0__MASK, 0x20
.set CapSense_CSD_CmodCH0__Cmod_CH0__PC, CYREG_IO_PC_PRT15_PC5
.set CapSense_CSD_CmodCH0__Cmod_CH0__PORT, 15
.set CapSense_CSD_CmodCH0__Cmod_CH0__SHIFT, 5
.set CapSense_CSD_CmodCH0__DM0, CYREG_PRT15_DM0
.set CapSense_CSD_CmodCH0__DM1, CYREG_PRT15_DM1
.set CapSense_CSD_CmodCH0__DM2, CYREG_PRT15_DM2
.set CapSense_CSD_CmodCH0__DR, CYREG_PRT15_DR
.set CapSense_CSD_CmodCH0__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_CSD_CmodCH0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_CSD_CmodCH0__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_CSD_CmodCH0__MASK, 0x20
.set CapSense_CSD_CmodCH0__PORT, 15
.set CapSense_CSD_CmodCH0__PRT, CYREG_PRT15_PRT
.set CapSense_CSD_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_CSD_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_CSD_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_CSD_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_CSD_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_CSD_CmodCH0__PS, CYREG_PRT15_PS
.set CapSense_CSD_CmodCH0__SHIFT, 5
.set CapSense_CSD_CmodCH0__SLW, CYREG_PRT15_SLW

/* CapSense_CSD_PortCH0 */
.set CapSense_CSD_PortCH0__0__MASK, 0x40
.set CapSense_CSD_PortCH0__0__PC, CYREG_PRT5_PC6
.set CapSense_CSD_PortCH0__0__PORT, 5
.set CapSense_CSD_PortCH0__0__SHIFT, 6
.set CapSense_CSD_PortCH0__1__MASK, 0x20
.set CapSense_CSD_PortCH0__1__PC, CYREG_PRT5_PC5
.set CapSense_CSD_PortCH0__1__PORT, 5
.set CapSense_CSD_PortCH0__1__SHIFT, 5
.set CapSense_CSD_PortCH0__2__MASK, 0x01
.set CapSense_CSD_PortCH0__2__PC, CYREG_PRT5_PC0
.set CapSense_CSD_PortCH0__2__PORT, 5
.set CapSense_CSD_PortCH0__2__SHIFT, 0
.set CapSense_CSD_PortCH0__3__MASK, 0x02
.set CapSense_CSD_PortCH0__3__PC, CYREG_PRT5_PC1
.set CapSense_CSD_PortCH0__3__PORT, 5
.set CapSense_CSD_PortCH0__3__SHIFT, 1
.set CapSense_CSD_PortCH0__4__MASK, 0x04
.set CapSense_CSD_PortCH0__4__PC, CYREG_PRT5_PC2
.set CapSense_CSD_PortCH0__4__PORT, 5
.set CapSense_CSD_PortCH0__4__SHIFT, 2
.set CapSense_CSD_PortCH0__5__MASK, 0x08
.set CapSense_CSD_PortCH0__5__PC, CYREG_PRT5_PC3
.set CapSense_CSD_PortCH0__5__PORT, 5
.set CapSense_CSD_PortCH0__5__SHIFT, 3
.set CapSense_CSD_PortCH0__6__MASK, 0x10
.set CapSense_CSD_PortCH0__6__PC, CYREG_PRT5_PC4
.set CapSense_CSD_PortCH0__6__PORT, 5
.set CapSense_CSD_PortCH0__6__SHIFT, 4
.set CapSense_CSD_PortCH0__AG, CYREG_PRT5_AG
.set CapSense_CSD_PortCH0__AMUX, CYREG_PRT5_AMUX
.set CapSense_CSD_PortCH0__BIE, CYREG_PRT5_BIE
.set CapSense_CSD_PortCH0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_CSD_PortCH0__BYP, CYREG_PRT5_BYP
.set CapSense_CSD_PortCH0__Button0__BTN__MASK, 0x40
.set CapSense_CSD_PortCH0__Button0__BTN__PC, CYREG_PRT5_PC6
.set CapSense_CSD_PortCH0__Button0__BTN__PORT, 5
.set CapSense_CSD_PortCH0__Button0__BTN__SHIFT, 6
.set CapSense_CSD_PortCH0__Button1__BTN__MASK, 0x20
.set CapSense_CSD_PortCH0__Button1__BTN__PC, CYREG_PRT5_PC5
.set CapSense_CSD_PortCH0__Button1__BTN__PORT, 5
.set CapSense_CSD_PortCH0__Button1__BTN__SHIFT, 5
.set CapSense_CSD_PortCH0__CTL, CYREG_PRT5_CTL
.set CapSense_CSD_PortCH0__DM0, CYREG_PRT5_DM0
.set CapSense_CSD_PortCH0__DM1, CYREG_PRT5_DM1
.set CapSense_CSD_PortCH0__DM2, CYREG_PRT5_DM2
.set CapSense_CSD_PortCH0__DR, CYREG_PRT5_DR
.set CapSense_CSD_PortCH0__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_CSD_PortCH0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_CSD_PortCH0__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_CSD_PortCH0__LinearSlider0_e0__LS__MASK, 0x01
.set CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PC, CYREG_PRT5_PC0
.set CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PORT, 5
.set CapSense_CSD_PortCH0__LinearSlider0_e0__LS__SHIFT, 0
.set CapSense_CSD_PortCH0__LinearSlider0_e1__LS__MASK, 0x02
.set CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PC, CYREG_PRT5_PC1
.set CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PORT, 5
.set CapSense_CSD_PortCH0__LinearSlider0_e1__LS__SHIFT, 1
.set CapSense_CSD_PortCH0__LinearSlider0_e2__LS__MASK, 0x04
.set CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PC, CYREG_PRT5_PC2
.set CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PORT, 5
.set CapSense_CSD_PortCH0__LinearSlider0_e2__LS__SHIFT, 2
.set CapSense_CSD_PortCH0__LinearSlider0_e3__LS__MASK, 0x08
.set CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PC, CYREG_PRT5_PC3
.set CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PORT, 5
.set CapSense_CSD_PortCH0__LinearSlider0_e3__LS__SHIFT, 3
.set CapSense_CSD_PortCH0__LinearSlider0_e4__LS__MASK, 0x10
.set CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PC, CYREG_PRT5_PC4
.set CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PORT, 5
.set CapSense_CSD_PortCH0__LinearSlider0_e4__LS__SHIFT, 4
.set CapSense_CSD_PortCH0__PORT, 5
.set CapSense_CSD_PortCH0__PRT, CYREG_PRT5_PRT
.set CapSense_CSD_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_CSD_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_CSD_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_CSD_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_CSD_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_CSD_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_CSD_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_CSD_PortCH0__PS, CYREG_PRT5_PS
.set CapSense_CSD_PortCH0__SLW, CYREG_PRT5_SLW

/* CapSense_CSD_BufCH0 */
.set CapSense_CSD_BufCH0__CFG0, CYREG_CAPSR_CFG0
.set CapSense_CSD_BufCH0__CFG1, CYREG_CAPSR_CFG1
.set CapSense_CSD_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_CSD_BufCH0__PM_ACT_MSK, 0x20
.set CapSense_CSD_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_CSD_BufCH0__PM_STBY_MSK, 0x20

/* CapSense_CSD_IsrCH0 */
.set CapSense_CSD_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_CSD_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_CSD_IsrCH0__INTC_MASK, 0x01
.set CapSense_CSD_IsrCH0__INTC_NUMBER, 0
.set CapSense_CSD_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_CSD_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CapSense_CSD_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_CSD_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Sent_TimerUDB */
.set Timer_Sent_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Sent_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Sent_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_Sent_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Timer_Sent_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Sent_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Sent_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Sent_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Sent_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_Sent_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Timer_Sent_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sent_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_Sent_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set Timer_Sent_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB10_A0
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB10_A1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB10_D0
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB10_D1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB10_F0
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB10_F1
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_Sent_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* Control_Reg_Blue */
.set Control_Reg_Blue_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Blue_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_Blue_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_Blue_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Blue_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Blue_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Control_Reg_Blue_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_Blue_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_Blue_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_Blue_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Control_Reg_Blue_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Control_Reg_Red */
.set Control_Reg_Red_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Red_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Red_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Red_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Red_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Red_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Control_Reg_Red_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_Red_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_Red_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_Red_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_Red_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_Red_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_Red_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Control_Reg_Red_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* Timer_TimerUDB */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Timer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Timer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Timer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Timer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Timer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Timer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB06_A0
.set Timer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB06_A1
.set Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB06_D0
.set Timer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB06_D1
.set Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB06_F0
.set Timer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB06_F1

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* Control_Reg */
.set Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Control_Reg_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* Latch_Blue */
.set Latch_Blue__0__MASK, 0x02
.set Latch_Blue__0__PC, CYREG_PRT3_PC1
.set Latch_Blue__0__PORT, 3
.set Latch_Blue__0__SHIFT, 1
.set Latch_Blue__AG, CYREG_PRT3_AG
.set Latch_Blue__AMUX, CYREG_PRT3_AMUX
.set Latch_Blue__BIE, CYREG_PRT3_BIE
.set Latch_Blue__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Latch_Blue__BYP, CYREG_PRT3_BYP
.set Latch_Blue__CTL, CYREG_PRT3_CTL
.set Latch_Blue__DM0, CYREG_PRT3_DM0
.set Latch_Blue__DM1, CYREG_PRT3_DM1
.set Latch_Blue__DM2, CYREG_PRT3_DM2
.set Latch_Blue__DR, CYREG_PRT3_DR
.set Latch_Blue__INP_DIS, CYREG_PRT3_INP_DIS
.set Latch_Blue__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Latch_Blue__LCD_EN, CYREG_PRT3_LCD_EN
.set Latch_Blue__MASK, 0x02
.set Latch_Blue__PORT, 3
.set Latch_Blue__PRT, CYREG_PRT3_PRT
.set Latch_Blue__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Latch_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Latch_Blue__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Latch_Blue__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Latch_Blue__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Latch_Blue__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Latch_Blue__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Latch_Blue__PS, CYREG_PRT3_PS
.set Latch_Blue__SHIFT, 1
.set Latch_Blue__SLW, CYREG_PRT3_SLW

/* SRCLK_Blue */
.set SRCLK_Blue__0__MASK, 0x04
.set SRCLK_Blue__0__PC, CYREG_PRT3_PC2
.set SRCLK_Blue__0__PORT, 3
.set SRCLK_Blue__0__SHIFT, 2
.set SRCLK_Blue__AG, CYREG_PRT3_AG
.set SRCLK_Blue__AMUX, CYREG_PRT3_AMUX
.set SRCLK_Blue__BIE, CYREG_PRT3_BIE
.set SRCLK_Blue__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SRCLK_Blue__BYP, CYREG_PRT3_BYP
.set SRCLK_Blue__CTL, CYREG_PRT3_CTL
.set SRCLK_Blue__DM0, CYREG_PRT3_DM0
.set SRCLK_Blue__DM1, CYREG_PRT3_DM1
.set SRCLK_Blue__DM2, CYREG_PRT3_DM2
.set SRCLK_Blue__DR, CYREG_PRT3_DR
.set SRCLK_Blue__INP_DIS, CYREG_PRT3_INP_DIS
.set SRCLK_Blue__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SRCLK_Blue__LCD_EN, CYREG_PRT3_LCD_EN
.set SRCLK_Blue__MASK, 0x04
.set SRCLK_Blue__PORT, 3
.set SRCLK_Blue__PRT, CYREG_PRT3_PRT
.set SRCLK_Blue__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SRCLK_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SRCLK_Blue__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SRCLK_Blue__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SRCLK_Blue__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SRCLK_Blue__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SRCLK_Blue__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SRCLK_Blue__PS, CYREG_PRT3_PS
.set SRCLK_Blue__SHIFT, 2
.set SRCLK_Blue__SLW, CYREG_PRT3_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1

/* isr_flash */
.set isr_flash__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_flash__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_flash__INTC_MASK, 0x10
.set isr_flash__INTC_NUMBER, 4
.set isr_flash__INTC_PRIOR_NUM, 7
.set isr_flash__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_flash__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_flash__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_sleep */
.set isr_sleep__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_sleep__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_sleep__INTC_MASK, 0x20
.set isr_sleep__INTC_NUMBER, 5
.set isr_sleep__INTC_PRIOR_NUM, 7
.set isr_sleep__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_sleep__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_sleep__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Latch_Red */
.set Latch_Red__0__MASK, 0x10
.set Latch_Red__0__PC, CYREG_PRT1_PC4
.set Latch_Red__0__PORT, 1
.set Latch_Red__0__SHIFT, 4
.set Latch_Red__AG, CYREG_PRT1_AG
.set Latch_Red__AMUX, CYREG_PRT1_AMUX
.set Latch_Red__BIE, CYREG_PRT1_BIE
.set Latch_Red__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Latch_Red__BYP, CYREG_PRT1_BYP
.set Latch_Red__CTL, CYREG_PRT1_CTL
.set Latch_Red__DM0, CYREG_PRT1_DM0
.set Latch_Red__DM1, CYREG_PRT1_DM1
.set Latch_Red__DM2, CYREG_PRT1_DM2
.set Latch_Red__DR, CYREG_PRT1_DR
.set Latch_Red__INP_DIS, CYREG_PRT1_INP_DIS
.set Latch_Red__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Latch_Red__LCD_EN, CYREG_PRT1_LCD_EN
.set Latch_Red__MASK, 0x10
.set Latch_Red__PORT, 1
.set Latch_Red__PRT, CYREG_PRT1_PRT
.set Latch_Red__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Latch_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Latch_Red__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Latch_Red__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Latch_Red__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Latch_Red__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Latch_Red__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Latch_Red__PS, CYREG_PRT1_PS
.set Latch_Red__SHIFT, 4
.set Latch_Red__SLW, CYREG_PRT1_SLW

/* SRCLK_Red */
.set SRCLK_Red__0__MASK, 0x40
.set SRCLK_Red__0__PC, CYREG_PRT1_PC6
.set SRCLK_Red__0__PORT, 1
.set SRCLK_Red__0__SHIFT, 6
.set SRCLK_Red__AG, CYREG_PRT1_AG
.set SRCLK_Red__AMUX, CYREG_PRT1_AMUX
.set SRCLK_Red__BIE, CYREG_PRT1_BIE
.set SRCLK_Red__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SRCLK_Red__BYP, CYREG_PRT1_BYP
.set SRCLK_Red__CTL, CYREG_PRT1_CTL
.set SRCLK_Red__DM0, CYREG_PRT1_DM0
.set SRCLK_Red__DM1, CYREG_PRT1_DM1
.set SRCLK_Red__DM2, CYREG_PRT1_DM2
.set SRCLK_Red__DR, CYREG_PRT1_DR
.set SRCLK_Red__INP_DIS, CYREG_PRT1_INP_DIS
.set SRCLK_Red__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SRCLK_Red__LCD_EN, CYREG_PRT1_LCD_EN
.set SRCLK_Red__MASK, 0x40
.set SRCLK_Red__PORT, 1
.set SRCLK_Red__PRT, CYREG_PRT1_PRT
.set SRCLK_Red__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SRCLK_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SRCLK_Red__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SRCLK_Red__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SRCLK_Red__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SRCLK_Red__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SRCLK_Red__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SRCLK_Red__PS, CYREG_PRT1_PS
.set SRCLK_Red__SHIFT, 6
.set SRCLK_Red__SLW, CYREG_PRT1_SLW

/* isr_Sent */
.set isr_Sent__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Sent__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Sent__INTC_MASK, 0x08
.set isr_Sent__INTC_NUMBER, 3
.set isr_Sent__INTC_PRIOR_NUM, 7
.set isr_Sent__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_Sent__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Sent__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SER_Blue */
.set SER_Blue__0__MASK, 0x01
.set SER_Blue__0__PC, CYREG_PRT3_PC0
.set SER_Blue__0__PORT, 3
.set SER_Blue__0__SHIFT, 0
.set SER_Blue__AG, CYREG_PRT3_AG
.set SER_Blue__AMUX, CYREG_PRT3_AMUX
.set SER_Blue__BIE, CYREG_PRT3_BIE
.set SER_Blue__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SER_Blue__BYP, CYREG_PRT3_BYP
.set SER_Blue__CTL, CYREG_PRT3_CTL
.set SER_Blue__DM0, CYREG_PRT3_DM0
.set SER_Blue__DM1, CYREG_PRT3_DM1
.set SER_Blue__DM2, CYREG_PRT3_DM2
.set SER_Blue__DR, CYREG_PRT3_DR
.set SER_Blue__INP_DIS, CYREG_PRT3_INP_DIS
.set SER_Blue__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SER_Blue__LCD_EN, CYREG_PRT3_LCD_EN
.set SER_Blue__MASK, 0x01
.set SER_Blue__PORT, 3
.set SER_Blue__PRT, CYREG_PRT3_PRT
.set SER_Blue__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SER_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SER_Blue__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SER_Blue__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SER_Blue__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SER_Blue__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SER_Blue__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SER_Blue__PS, CYREG_PRT3_PS
.set SER_Blue__SHIFT, 0
.set SER_Blue__SLW, CYREG_PRT3_SLW

/* SER_Red */
.set SER_Red__0__MASK, 0x04
.set SER_Red__0__PC, CYREG_PRT1_PC2
.set SER_Red__0__PORT, 1
.set SER_Red__0__SHIFT, 2
.set SER_Red__AG, CYREG_PRT1_AG
.set SER_Red__AMUX, CYREG_PRT1_AMUX
.set SER_Red__BIE, CYREG_PRT1_BIE
.set SER_Red__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SER_Red__BYP, CYREG_PRT1_BYP
.set SER_Red__CTL, CYREG_PRT1_CTL
.set SER_Red__DM0, CYREG_PRT1_DM0
.set SER_Red__DM1, CYREG_PRT1_DM1
.set SER_Red__DM2, CYREG_PRT1_DM2
.set SER_Red__DR, CYREG_PRT1_DR
.set SER_Red__INP_DIS, CYREG_PRT1_INP_DIS
.set SER_Red__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SER_Red__LCD_EN, CYREG_PRT1_LCD_EN
.set SER_Red__MASK, 0x04
.set SER_Red__PORT, 1
.set SER_Red__PRT, CYREG_PRT1_PRT
.set SER_Red__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SER_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SER_Red__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SER_Red__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SER_Red__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SER_Red__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SER_Red__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SER_Red__PS, CYREG_PRT1_PS
.set SER_Red__SHIFT, 2
.set SER_Red__SLW, CYREG_PRT1_SLW

/* Latch */
.set Latch__0__MASK, 0x40
.set Latch__0__PC, CYREG_PRT12_PC6
.set Latch__0__PORT, 12
.set Latch__0__SHIFT, 6
.set Latch__AG, CYREG_PRT12_AG
.set Latch__BIE, CYREG_PRT12_BIE
.set Latch__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Latch__BYP, CYREG_PRT12_BYP
.set Latch__DM0, CYREG_PRT12_DM0
.set Latch__DM1, CYREG_PRT12_DM1
.set Latch__DM2, CYREG_PRT12_DM2
.set Latch__DR, CYREG_PRT12_DR
.set Latch__INP_DIS, CYREG_PRT12_INP_DIS
.set Latch__MASK, 0x40
.set Latch__PORT, 12
.set Latch__PRT, CYREG_PRT12_PRT
.set Latch__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Latch__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Latch__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Latch__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Latch__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Latch__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Latch__PS, CYREG_PRT12_PS
.set Latch__SHIFT, 6
.set Latch__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Latch__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Latch__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Latch__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Latch__SLW, CYREG_PRT12_SLW

/* SRCLK */
.set SRCLK__0__MASK, 0x20
.set SRCLK__0__PC, CYREG_PRT12_PC5
.set SRCLK__0__PORT, 12
.set SRCLK__0__SHIFT, 5
.set SRCLK__AG, CYREG_PRT12_AG
.set SRCLK__BIE, CYREG_PRT12_BIE
.set SRCLK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SRCLK__BYP, CYREG_PRT12_BYP
.set SRCLK__DM0, CYREG_PRT12_DM0
.set SRCLK__DM1, CYREG_PRT12_DM1
.set SRCLK__DM2, CYREG_PRT12_DM2
.set SRCLK__DR, CYREG_PRT12_DR
.set SRCLK__INP_DIS, CYREG_PRT12_INP_DIS
.set SRCLK__MASK, 0x20
.set SRCLK__PORT, 12
.set SRCLK__PRT, CYREG_PRT12_PRT
.set SRCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SRCLK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SRCLK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SRCLK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SRCLK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SRCLK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SRCLK__PS, CYREG_PRT12_PS
.set SRCLK__SHIFT, 5
.set SRCLK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SRCLK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SRCLK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SRCLK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SRCLK__SLW, CYREG_PRT12_SLW

/* SRCLR */
.set SRCLR__0__MASK, 0x10
.set SRCLR__0__PC, CYREG_PRT12_PC4
.set SRCLR__0__PORT, 12
.set SRCLR__0__SHIFT, 4
.set SRCLR__AG, CYREG_PRT12_AG
.set SRCLR__BIE, CYREG_PRT12_BIE
.set SRCLR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SRCLR__BYP, CYREG_PRT12_BYP
.set SRCLR__DM0, CYREG_PRT12_DM0
.set SRCLR__DM1, CYREG_PRT12_DM1
.set SRCLR__DM2, CYREG_PRT12_DM2
.set SRCLR__DR, CYREG_PRT12_DR
.set SRCLR__INP_DIS, CYREG_PRT12_INP_DIS
.set SRCLR__MASK, 0x10
.set SRCLR__PORT, 12
.set SRCLR__PRT, CYREG_PRT12_PRT
.set SRCLR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SRCLR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SRCLR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SRCLR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SRCLR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SRCLR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SRCLR__PS, CYREG_PRT12_PS
.set SRCLR__SHIFT, 4
.set SRCLR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SRCLR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SRCLR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SRCLR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SRCLR__SLW, CYREG_PRT12_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT0_PC0
.set Rx_1__0__PORT, 0
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT0_AG
.set Rx_1__AMUX, CYREG_PRT0_AMUX
.set Rx_1__BIE, CYREG_PRT0_BIE
.set Rx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_1__BYP, CYREG_PRT0_BYP
.set Rx_1__CTL, CYREG_PRT0_CTL
.set Rx_1__DM0, CYREG_PRT0_DM0
.set Rx_1__DM1, CYREG_PRT0_DM1
.set Rx_1__DM2, CYREG_PRT0_DM2
.set Rx_1__DR, CYREG_PRT0_DR
.set Rx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 0
.set Rx_1__PRT, CYREG_PRT0_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_1__PS, CYREG_PRT0_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT0_PC1
.set Tx_1__0__PORT, 0
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT0_AG
.set Tx_1__AMUX, CYREG_PRT0_AMUX
.set Tx_1__BIE, CYREG_PRT0_BIE
.set Tx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_1__BYP, CYREG_PRT0_BYP
.set Tx_1__CTL, CYREG_PRT0_CTL
.set Tx_1__DM0, CYREG_PRT0_DM0
.set Tx_1__DM1, CYREG_PRT0_DM1
.set Tx_1__DM2, CYREG_PRT0_DM2
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 0
.set Tx_1__PRT, CYREG_PRT0_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT0_SLW

/* SER */
.set SER__0__MASK, 0x01
.set SER__0__PC, CYREG_PRT6_PC0
.set SER__0__PORT, 6
.set SER__0__SHIFT, 0
.set SER__AG, CYREG_PRT6_AG
.set SER__AMUX, CYREG_PRT6_AMUX
.set SER__BIE, CYREG_PRT6_BIE
.set SER__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SER__BYP, CYREG_PRT6_BYP
.set SER__CTL, CYREG_PRT6_CTL
.set SER__DM0, CYREG_PRT6_DM0
.set SER__DM1, CYREG_PRT6_DM1
.set SER__DM2, CYREG_PRT6_DM2
.set SER__DR, CYREG_PRT6_DR
.set SER__INP_DIS, CYREG_PRT6_INP_DIS
.set SER__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SER__LCD_EN, CYREG_PRT6_LCD_EN
.set SER__MASK, 0x01
.set SER__PORT, 6
.set SER__PRT, CYREG_PRT6_PRT
.set SER__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SER__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SER__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SER__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SER__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SER__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SER__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SER__PS, CYREG_PRT6_PS
.set SER__SHIFT, 0
.set SER__SLW, CYREG_PRT6_SLW

/* OE */
.set OE__0__MASK, 0x80
.set OE__0__PC, CYREG_PRT12_PC7
.set OE__0__PORT, 12
.set OE__0__SHIFT, 7
.set OE__AG, CYREG_PRT12_AG
.set OE__BIE, CYREG_PRT12_BIE
.set OE__BIT_MASK, CYREG_PRT12_BIT_MASK
.set OE__BYP, CYREG_PRT12_BYP
.set OE__DM0, CYREG_PRT12_DM0
.set OE__DM1, CYREG_PRT12_DM1
.set OE__DM2, CYREG_PRT12_DM2
.set OE__DR, CYREG_PRT12_DR
.set OE__INP_DIS, CYREG_PRT12_INP_DIS
.set OE__MASK, 0x80
.set OE__PORT, 12
.set OE__PRT, CYREG_PRT12_PRT
.set OE__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set OE__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set OE__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set OE__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set OE__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set OE__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set OE__PS, CYREG_PRT12_PS
.set OE__SHIFT, 7
.set OE__SIO_CFG, CYREG_PRT12_SIO_CFG
.set OE__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set OE__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set OE__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set OE__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
