m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Aadhithan/Documents/Verilog_labs/lab4/TFF
vcount4
!s110 1616739369
!i10b 1
!s100 KA>ljL_`6WB]0C986QCdN3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IWPDlXDO?5fi^VRkoQH>OV2
Z1 dC:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up
w1616739361
8C:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count4.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count4.v
!i122 4
L0 1 7
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616739369.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count4.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vcount_tb
!s110 1616739608
!i10b 1
!s100 fOZboijOB_Y2dW;zYVCeQ2
R0
IhRB7g;>F>0R6za3aT`W`E1
R1
w1616739585
8C:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count_tb.v
!i122 6
L0 1 26
R2
R3
r1
!s85 0
31
!s108 1616739607.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab4/load up/count_tb.v|
!i113 1
R4
R5
