$date
	Sat Feb 12 12:50:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#1
0!
1#
#2
0#
1"
#3
1!
1#
#4
0#
0"
#5
0!
1#
#6
0#
1"
#7
1!
1#
#8
0#
0"
#9
0!
1#
#10
0#
#11
1#
#12
0#
1"
#13
1!
1#
#14
0#
0"
#15
0!
1#
#16
0#
#17
1#
#18
0#
