module sr_ff_tb;
reg s,r,clk;
wire q,qbar;

//instantiate the design to testbench
sr_ff sff(
        .s(s),
        .r(r),
        .clk(clk),
        .q(q),
        .qbar(qbar)
);
initial begin
        clk=0;
        forever #10 clk=~clk;
end
initial begin
     $monitor("time=%0t\t clk=%b|s=%b|r=%b||q=%b|qbar=%b",$time,clk,s,r,q,qbar);
        s=0;r=0;
        #10;
        s=0;r=1;
        #10;
        s=1;r=0;
        #10;
        s=1;r=1;
        #10;
        $finish;
end
endmodule
