-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Wed Feb  6 17:33:51 2019
-- Host        : PC411-00 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top RAM -prefix
--               RAM_ RAM_sim_netlist.vhdl
-- Design      : RAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end RAM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of RAM_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000BFF06838173080000005283050908000000000000008900000000000000DC",
      INIT_01 => X"00000000000053730000510A1010060900000000000053730000000606067305",
      INIT_02 => X"0000000000A70B06000000000000042B00000000000000880000000000000000",
      INIT_03 => X"000000000606700500000000530670050004062B0509065100000051050A2AFF",
      INIT_04 => X"000000522A050908000000000004060600000000000051810000000000000005",
      INIT_05 => X"0051067406050A81000000000000008800000000000000880000000B0806DD08",
      INIT_06 => X"00000000000000520000000000000C0B00000000000000040051057271FF0A81",
      INIT_07 => X"00000000000051FF000000000000000000000000000052720000000000000000",
      INIT_08 => X"75845184082D7508045153720505720451721005838153101010101010100480",
      INIT_09 => X"9480808C80EC840C0B80EC0B808C808880840B83828080800C2D08080C0C8093",
      INIT_0A => X"3D803DE63DF5510B3D06800B8E800B048380EE08EB0C122E52C0A7903D8CFC88",
      INIT_0B => X"539A8387A42E7986399F8324798540A0D4ECD039E239E1398C8382843880AC83",
      INIT_0C => X"7AB9E48B2E8081D8E46080387A7B08AC088C3D8E88270BACF470EB6253988005",
      INIT_0D => X"7BEF5C7B5B7B88EF5C7B5B7B90EF5C7B5B7B885F843FD43D261C33051D3D549C",
      INIT_0E => X"955E3FC175E075261708A0A0515238773F808C8C387538830868043FEF5C7B5B",
      INIT_0F => X"FFB5753F5253703980568C3D33B3803F768357970808337776F2515D337170F2",
      INIT_10 => X"A4A478817579778305555C77D27105298E70803922A2195FAE04580529C27533",
      INIT_11 => X"87E03FF88A513F97FA845187A0EC908D522ECF9C70FE9451388834573D580BDC",
      INIT_12 => X"51523F87F395833F86F395833F8098955185B89552863FFE903F8A903FABAC80",
      INIT_13 => X"8BFC3FD78D513985C28F169080808008E0380982228080803F053FEF9151A783",
      INIT_14 => X"2EAB8488D78238723F84882EAB8584FD82513F808E8B3F0C0690A982E070813F",
      INIT_15 => X"9F758174142513839F81733F8080D78238723F90882EAB8490D78238723F8888",
      INIT_16 => X"81B43D3D70835139818371542E52727654570D0D549080F452FD868181C55283",
      INIT_17 => X"52EC0C08387481D1EC387481DA80C0848080808F5508FF80955508B152EC340B",
      INIT_18 => X"C8FA808004B88E3DECE12E068051522E0680518880C4D0895508FE80955508B0",
      INIT_19 => X"EC0680733D3D8CCC07EC750D0DB7ECE1340BFE870C082E0680518C843D808004",
      INIT_1A => X"8480513F5274043F52FF87809176813872FF7477043F803D3D725170FE8182E0",
      INIT_1B => X"520681143809540D0DE553CE338072C480045122E105293D3DC40572043F52FF",
      INIT_1C => X"0838805405023D3DA881A870817080813D3D7290805288820D0D15F85354823F",
      INIT_1D => X"90C0515256748CF1512A9090512EE82EBA513281708151817081810C07385170",
      INIT_1E => X"A8A890818081C5712E51817008385170080C7038710C10700686A8550576040C",
      INIT_1F => X"84EF820C0BFF8513278673B8AC9B530D0D800C0B8AB7133870510687A8700681",
      INIT_20 => X"827271F671870D0DDC5376818C2D738F525580800680080D0DF1515472878082",
      INIT_21 => X"2E512A9A817175818006A03DC03F3DE0387084B8E00D0DC80C08053D0D518070",
      INIT_22 => X"0438853F5272512E803D3DE0387090B8CC88220D0D80818006080D0D803FD3E1",
      INIT_23 => X"5102042D0508B07751ED525438772D522E8F575F9F33907EF687515654555677",
      INIT_24 => X"BA7538F38B75F58B807538802438802438F0578106A5FFD175FF78F8053DF782",
      INIT_25 => X"810D80A3817905522E3359843F75805552845254800877805552848075598339",
      INIT_26 => X"76040C083F8951E0D43F51310738708172812E54067B33880D0DEF5132708104",
      INIT_27 => X"2E22E48096FD8380120C89800454803FD8753D3D710506718090518170387255",
      INIT_28 => X"0552928F055370F188763FEB55152E5573E4E880057680C706713D3D70EE5212",
      INIT_29 => X"043F052952910502910502233DAE08FD3D535DAE800B2384810BA6800B23843F",
      INIT_2A => X"5476275A717C08560608086E843D3D43110B083F0584F2DFF8D886519A539780",
      INIT_2B => X"9680230580950584052380403D3DF6783878255908709E0808EF80808338069A",
      INIT_2C => X"7F043FEF5C7B5B7B80556B6D39ED51F7805A088C7070058409E0708A68ECD202",
      INIT_2D => X"05523F0552843F055286238405028F05023D0D0D9E52F8887705235705022305",
      INIT_2E => X"9486519453EA519453EA0534843D23842381043FEF5B7AE27A86E49C8080443F",
      INIT_2F => X"901C872E22875152265B841D822E5D8E0D0DC8261B33805B903D56585C08E951",
      INIT_30 => X"803D8608A7FFE0843F523F5238817986513F7953A8519E3D06821C862E5A3881",
      INIT_31 => X"05557E7E3F7F863F05523F7A5392BB05538451AA86818281333D8481223D3F79",
      INIT_32 => X"81805C54557E83AB82807E7EFF8606850688842E5B70900680EEF77C8179607D",
      INIT_33 => X"539D51533D4A9AA608805D1D1D835152387D5D1F08DE093881401C89511D8438",
      INIT_34 => X"06831A822E8A42701B8208388834021B3888345B1D3D7CDF523F79FF883D8251",
      INIT_35 => X"7B5B7B8456A37A9F52AA792208B75240C3525E3D237C8C2E41CF7C06915C1EAC",
      INIT_36 => X"7D7B8079805181805B957E80223D84807E807E7EE4DEE32D05EF5B1C337FEF5C",
      INIT_37 => X"8180B48187B4BA805579FB865126135106751351ED7674080BFCED0C0B3DF47F",
      INIT_38 => X"8882713370FD8554A00529868038803F75043F05297505085180861208705480",
      INIT_39 => X"747091569FEE735329AD54728D838054EE70732656700673579C7D0452530783",
      INIT_3A => X"80805188D681087575812C5A0BF486741481519C948C0C0B80EE23220D0DEC3F",
      INIT_3B => X"331A580B88882E22270C118C7C2E88FF810C0B88083470818051072570307008",
      INIT_3C => X"83513F82C18984CD80FF885182905733889E330D0DA983900C0B883F05EE2618",
      INIT_3D => X"3D74832E3F738080515486040C80758181818133380973FF51749D8051803DEA",
      INIT_3E => X"9CB5818051E03F90A2E03FECD280FF802E3F0ACFE380512AB4E655088A0D0C0B",
      INIT_3F => X"86513983D182513FE182513F0AFF80BFE62E3F0ACCE6839451E63FC89A80513F",
      INIT_40 => X"3FE0EF72817351D9E854E70D0D71855280510D0D7285538051528BC7800D0C71",
      INIT_41 => X"2EE438E456D9809F088082D9538080BC722C06725180513872392E8A882EE406",
      INIT_42 => X"86F4549F90D33F8480518F87FF80E48051AAFD87513F740C7408748175A90681",
      INIT_43 => X"38969F815152779359848080FF873D8452FC820482C0043F8084A73F94733880",
      INIT_44 => X"53B7398080FF3F98D38051525339D6FF8039C6805EE18181E0818108E0805680",
      INIT_45 => X"058088FA51D480048051388834573D778305D082835180D28D8C90FE39805152",
      INIT_46 => X"06F07270708B57FFFFFF1115068156712C2A3881540573338479043F80758271",
      INIT_47 => X"3D73C180D7068051773D3484053454757416577F3D3DFE52FE52FE52FE52FE52",
      INIT_48 => X"FC81040C81807008D47B97387306805605055389023D3DFF5205548838DE053D",
      INIT_49 => X"0C078072040CC0700681C0C05181068880C0898180EBC0040C818180338051F7",
      INIT_4A => X"725333802A0D0DE952727782275572512E068A8371557C3D04385170080C0BC0",
      INIT_4B => X"0C060C7182700688E007077A780204385170080D0DF6518083715273043F52EB",
      INIT_4C => X"81CA043F808680FC86FF3F8180553D3DFF80880C0BFC84518251817082800C07",
      INIT_4D => X"538C3D813808AF752655563D3D3D0D84520A9BA03FDD08F30D0DF451080D0D80",
      INIT_4E => X"FC820C0B0C08FEE0150C08FEE0158F800C0B90A0E00C070676820C743FFD8A08",
      INIT_4F => X"57FD8027542E597673515338763138738180578073EB5A7D3D3D800C0BFF5616",
      INIT_50 => X"803F9484532E5481980D0DC90C0C7430CD56748039800B889080548D5578FC89",
      INIT_51 => X"040CECD2808D54080C739072BA5181FF88D7F03D3D0608FA818180FC8553FC88",
      INIT_52 => X"5982E0F8820C0BD3737E0C0B90A8E00C2B848B820C0BF93D800BFF2B810CD280",
      INIT_53 => X"080553FD088C54088288088C3D02D80D0D988054EC34705191523870523D8008",
      INIT_54 => X"08F081050C8C053008258C05088C0838FC050B88088C8008FC800C8C0D0C8051",
      INIT_55 => X"080538088C080C8C8893050C8C3D020C897008F8088C80080570A70552080C8C",
      INIT_56 => X"0C8C8C998C80800827088C050BFC810C8C0D0C050C8CF88C05540880088C8C81",
      INIT_57 => X"05700851080538088C0C8C050C8C050C8CFC050C8C8C053805088C2EFCC90805",
      INIT_58 => X"8671FF708354848F2E707486808171141506713338713870078C5277FC0D8008",
      INIT_59 => X"722612050870050870050870050870040CEA2E120533702E122E0672725570FC",
      INIT_5A => X"840C70537127549075748638095255732E122E068A55338C76397083FC845472",
      INIT_5B => X"380952FF812E06388006713338723880833880557AFA53261205727226120572",
      INIT_5C => X"2E54803D3D0BFE74083883849A518206FB082E13FF7408388371885271818133",
      INIT_5D => X"4000FFFFFF00AC0DF12E52FC915205EBFF3F08B4523F3F0C7251C78180FFFF80",
      INIT_5E => X"6F707478726E74616F6F697200202020206D796961637478726E74616F6F6972",
      INIT_5F => X"6D41003D656C62557079216F446F64576C0025647365686E6800646F7564746C",
      INIT_60 => X"E47D7D7D7D7D7D7200206B2076722000720025656E69696D656D0025656E6969",
      INIT_61 => X"42373300642500D9642C000102008541342D26211C7F017D7D7D7D7D537D7DCD",
      INIT_62 => X"73693A5F6E0020206B206169746C206D5F00756F616C206D6C61746400FF0046",
      INIT_63 => X"7467616469002E7766616E6F6520732052677200000A64736E74736F20006420",
      INIT_64 => X"72676C2E617667207766616E4F006568766468692167206D7272724F00656969",
      INIT_65 => X"006F6F6E6D416E206D476E637269006569506F75706C7267630072726E6C2068",
      INIT_66 => X"524F0067612E6F72726E63726900616969696F67686E616466614120746F6476",
      INIT_67 => X"00656D207462206F206C2075656D20746F6476006568766468692167206D7272",
      INIT_68 => X"6F6F6F7465004749005300494D005200540045006E5F6C000A6F656500205F6C",
      INIT_69 => X"65616165703A64206365706972030103000025742C306F3A5F4F5F0047494F00",
      INIT_6A => X"000A627D3CB1B1A790B1B1B1B1B1B1B1B1B1B1B12A4C61B1B10B000A74742C68",
      INIT_6B => X"00FF00FFA8004C443C34000F310000FC00000000786D00256500256546423733",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"040BFF090509FF06000000062A820606000000000000000B0000000000000080",
      INIT_01 => X"0000000000000726000451050A0A817100000000000007240000048173097381",
      INIT_02 => X"000000000088059F0000000000005172000000000000000B0000000000000000",
      INIT_03 => X"000000048109098100000000060909810051FC0B8206045300000053FF09062A",
      INIT_04 => X"0000000610830606000000000051097200000000000053090000000000000081",
      INIT_05 => X"0051057271FF0670000000000000000B000000000000000B0000040B05838006",
      INIT_06 => X"0000000000000005000000000000B40B00000000000000050051FF0954060670",
      INIT_07 => X"0000000000045305000000000000000000000000000005050000000000000000",
      INIT_08 => X"08080C0C80C5758451380A5206FF803C0C071081737310101010101010103F3F",
      INIT_09 => X"800C0B800480808880F880A4F8EC90ECA0EC0B380838080484BC8880808850D4",
      INIT_0A => X"9D7AA104820B800B82810B0B2EEC0D04340B707080C0848008EB70ECFFECDDEC",
      INIT_0B => X"8840404082873880B52E798538805B0B8280E486818E81F12E7938808B832E79",
      INIT_0C => X"5BA03D067B5A08AB3D453F885B65088C8045994938088F413D3DCC52883F5188",
      INIT_0D => X"5C261C331D5C0B261C331D5C0B261C331D5C0B5B02BB9F9F7C81797D7B830555",
      INIT_0E => X"3908F980568038929F195B3FD0A48E57C8DE532E94569C59120D0DD0261C331D",
      INIT_0F => X"80055C95331A33943F52539519815FDA572E570B19191958388059071D823080",
      INIT_10 => X"5C388834573D580BDC08CC39800894845605299B190C90225F0808AC84805619",
      INIT_11 => X"928090DF3FBCA782043F7251399C5188A08092DF74043F80ED587757965A803D",
      INIT_12 => X"82CF9F808A5152B3808A5152C7808E3F088086517354C98751D58851D7870C0B",
      INIT_13 => X"8639AAA63F75885186549451383F518080AD2E7305762E56B3FCA0AC3F80513F",
      INIT_14 => X"738251542554EA53F25206738251548A3F80B752883FB490FEE08B5381083FFA",
      INIT_15 => X"388238C78180FF51380953FE52552554EA539A5206738251542554EA53C65206",
      INIT_16 => X"74ECFC88512E07DF552E52808033387256573D3D0C70E0AF84040C0C0B839F51",
      INIT_17 => X"B880C0CC895508FE80955508B052EC3F5152532E068051522E0680518280B481",
      INIT_18 => X"ECFD0B3F0CECFE86808080FF3FC88480FF3FD05354ECE12E068051522E068051",
      INIT_19 => X"800871098082E0EC0680733D3DBF8080B481040CC07580FF3FD05356FB0B3F0C",
      INIT_1A => X"0C3F72BD700D0DCD73040C39815374905481560D0DB652FF843F807404045181",
      INIT_1B => X"8D8172C4952E563D3D251351133F52EB0D0D53708080A0FF82EB8F0D0DDD7304",
      INIT_1C => X"908671539778FD838151810C06220C0BFF845338705205293D3D8C2E080529DE",
      INIT_1D => X"A88081120570A8700681A8A8A08180802E51817008385170080C0B8C81F1512A",
      INIT_1E => X"818138710C3380388051702A90F1512A90905184518C725181708133880D0D80",
      INIT_1F => X"800C0B88FF04398171517081B825803D3D7090C051FFFF8E5132817081518170",
      INIT_20 => X"0981758038713D3D255515398071512E06550B527182883D3D25110591520C0B",
      INIT_21 => X"80068152532A08387281B8FEE0DE8281F3517081813D3DE0C47092FF3D538208",
      INIT_22 => X"0DE653F6333FBA8054FD8381F3517081E02B053D3D0B3870C0A03D3D719EF880",
      INIT_23 => X"330D0D78F480513F08AF7778945778798025595B7005027C043FE8533333330D",
      INIT_24 => X"2E39DB80243880812E399E75E3B975F0FB80333881758181578158A3848C043F",
      INIT_25 => X"0B3D0BFE3951818080760877D052548008778AF8567139548008772D525219EC",
      INIT_26 => X"0D0D8080952E7381E0A92B750A86517052718056812B05023D3D700681080D0C",
      INIT_27 => X"7470EC5302043870FF72520D0D0C08C0EC53FD86392AFF3870715305158F5354",
      INIT_28 => X"DC0553B0D63D86040C238D255481801555ECEC3984380856FF7AFA8551255281",
      INIT_29 => X"0DA784C00553BE800BBA223D9805805191806805239105022380052380050280",
      INIT_2A => X"087375568078753DFC3D3D5D59A3A105C48080E2E20280AE3DEC3F0552860B0D",
      INIT_2B => X"79C00584810BCA02943D8A6EEA9A5159843880195775511675513873088C832E",
      INIT_2C => X"0D0D89261C331F5C9094585AA93F7A513806805E3D3DD20208FA3D5346808080",
      INIT_2D => X"F6808CF2083F9CEC083F0502B5840BB2808E3D3DFE913D5523843D18A2223DAE",
      INIT_2E => X"523F0552843F055286238405028F05023D0D0DCD261B33805B903D56585C0899",
      INIT_2F => X"798206817B3FEC799B050890068640083D3DFA7B811B5A805494808002803F05",
      INIT_30 => X"53A80880513DEC438C709470BB095A3F7AC852863F7A53948179860684228309",
      INIT_31 => X"DC9C585A945240A0F47FAC528681A7EA7B3F0552230534051CA323051CA2FC52",
      INIT_32 => X"383F5BE0625E08A55253385F803881798F7906844322388190843886345B1D53",
      INIT_33 => X"883F79889A7F2283803F5D82AC3F8C7D8F4022A41B832EBB7F11823F1D882E87",
      INIT_34 => X"81798138882E5B1E8C2D05EF5B1C337FEF5C7B5B7B8456A479E8523D48983F7F",
      INIT_35 => X"331F5C7E7E5153A30553231D1CA37D3DA37A5C993D5A388008F238817933C038",
      INIT_36 => X"5523055A3F7C7B3F525223051A9723053405345D1D80517984261B05795B261C",
      INIT_37 => X"0839ED3873ED253F5777040CFF73817281708C56803872B4800480B480AA5153",
      INIT_38 => X"70072B1275040C8151C08454109973D80D0DCCC084530880145254BC76140C06",
      INIT_39 => X"54172780518052889026577006732351801438835222FF3859EE0D0D54527107",
      INIT_3A => X"2E3F7B1A80791A3856707CA080043883903F05EEB982148054809C053D3D56DE",
      INIT_3B => X"75785B8055828078761B8182388082275A1A8082195D7B387659258032700680",
      INIT_3C => X"3F81BA52513F525181043F8053555105022B053D3DFE5C821A8082E97C807881",
      INIT_3D => X"89550675A052533F79540D0D8038BE3938097370942E38813355053F68578804",
      INIT_3E => X"E574513973519CE4FF51ACE3939E8083809980DC8073068DB88906803F3D9481",
      INIT_3F => X"3FB48851DF3FF89FDF3FECCF80FF80DB80809D808080513FAC88ECE52E3F0A80",
      INIT_40 => X"84E88053703F73558008883D3D512E083FA43D3D512E083F907351DAE83DE004",
      INIT_41 => X"82F698F6815139D911067253550C70E9068A8C3F853F84835589803872888098",
      INIT_42 => X"518653F40886FE523F9583510C0BF63F08D6043F97DE3FE838E8380939FE8175",
      INIT_43 => X"B275FF3FCC9438825808080D040C8651803D0D0C0BC00DCD520886F4E9538D73",
      INIT_44 => X"175CBC387581F2F7803F980808E880FF3FF8803F088D0C0BE20C0B08D4040529",
      INIT_45 => X"84FE783FFF510D0D3F82EC587757D2580BEC805C3F8039805152533DA43F0808",
      INIT_46 => X"8F81530614535181812C2AFF81725278819FCB7457CA7005020D0D8A52545633",
      INIT_47 => X"8A54387351FF3F06528A0502813D573880FF577CF88851815176517351755181",
      INIT_48 => X"3D0D0D80387306805153259E54FF3F52A7FC813357F98851F7FC81758380A3FA",
      INIT_49 => X"9881BE0D0D808151817081810C07807204810C0BC080810D803809743D3FD081",
      INIT_4A => X"3F531106843D3D545408117375723F818083717557067AFA0DF1512AA4A08481",
      INIT_4B => X"98FF900C7651817082800606330D0DF1512A903D3DCE72043F3F2A0D0D843380",
      INIT_4C => X"080D0DD5525488040C81F1528A80FC865153559481040C083851700838729080",
      INIT_4D => X"75548853A7808438FF8011CBC9BA3DFE819BFE55B43880843D3D2E06803D3D06",
      INIT_4E => X"0C0B908080705482888870548280553F90A0E08882800A0A0C0B983FD4FE513D",
      INIT_4F => X"81398275748057193F7577835774A254752E81265782577BF9C87498802556FF",
      INIT_50 => X"08922E0881807008FC3D3DFC16160C088116703FA60C800B273F132E5476040C",
      INIT_51 => X"0D80F351522754F0F039EB38815608810838F6FD860A8051535488040C805170",
      INIT_52 => X"0858820C0B908080543F90A8E088828088E00C0B988056F62B8104083F80EB3F",
      INIT_53 => X"8C8C810C8C0D0C8051080553FD08F63D3DE0391452577517278083533188E084",
      INIT_54 => X"8C0838FC050B8C088C8008FC050C8C8808F480080538088C080D8C043D803F08",
      INIT_55 => X"8C8C8C050C8C0530082588050BFB088C54088C080538088CF8088188088C0508",
      INIT_56 => X"051008240838088C088C08F880080D8C043D80F80530082EFC0C8C3F0552080C",
      INIT_57 => X"F4088C0C8C888F0539052A8C052AFC050708F805310888A188053880080C8CFC",
      INIT_58 => X"0C725538711411060851040C380955FF81817274A052B05174275678043D088C",
      INIT_59 => X"838FF08454728454728454728454720D8006FFFF815472FFFF8083388F557604",
      INIT_5A => X"70537105727251712B040CEF2E120573FFFF8083275305020D8338710C700538",
      INIT_5B => X"D12E55153880FF8772817474B153D47007D9725478397083FC8438838FF0840C",
      INIT_5C => X"81080BFD8880523876D0551570068412F77480FC5238748855040C5271757074",
      INIT_5D => X"00FF00FFFF04FF3D06FF082D2E52FC80398680FFECD5FCF43F08B4523F3F0C73",
      INIT_5E => X"6C20634565616570726320720A74742C72757462702063456561657072632072",
      INIT_5F => X"6F47002064742020754D644253726C2065002065206763697400256762256720",
      INIT_60 => X"0708080808080807003A63796F20740064002062206C746F7272002062206C74",
      INIT_61 => X"41363264252E0000030AFF0A0A00C20808080808080708080808080808080807",
      INIT_62 => X"20657065610072676F65636820693A6D7400622F2020746E61626B6E00FF0045",
      INIT_63 => X"536E6F656E00656D2073694C6465202B536E610000642568656E696350002565",
      INIT_64 => X"686E61656C6161656D20732052007020656C73686D6F6E206675205200672074",
      INIT_65 => X"006F74696520756569506F75706C2E672046696420616F6E6500616969696F67",
      INIT_66 => X"20522E6E6F646661696F75706C2E77662D7574757469466E206D476E63726920",
      INIT_67 => X"0072726E6C206872676C2E6F72726E63726920007020656C73686D6F6E206675",
      INIT_68 => X"72636C6568445F4C204E00524D005F005F004E00776B5F0064747365003A6B5F",
      INIT_69 => X"6C6F707478726E7461747520720200000000786F78207256475459445F4C4E20",
      INIT_6A => X"007461222222222222222222222222222222222222222222222200646F756474",
      INIT_6B => X"00FF00FF35103434343400000004013500000000656D00207A00207045413632",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A70B832B8206FFFD000000FF2B0583FD000000000000040B000000000000040B",
      INIT_01 => X"0000000000042E7200510631727206730000000000042E720000510A09060509",
      INIT_02 => X"00000000040B8172000000000000530A000000000000040B0000000000000000",
      INIT_03 => X"000000510905050900000004810505090051722B05830D710000000706749F72",
      INIT_04 => X"000000FF100583FC000000000053730900000000000005720000000000000409",
      INIT_05 => X"0051FF0954060909000000000000040B000000000000040B0000AA0B10730BFC",
      INIT_06 => X"0000000000000081000000000004EB0B00000000000000FF0407057370810909",
      INIT_07 => X"00000000000D7171000000000000000000000000000010840000000000000000",
      INIT_08 => X"8880808850D5080853ED101072067204062B050906041010101010101010B9C2",
      INIT_09 => X"A8840BA80C0B80EC820C0B8004808280828080BDB8A4B40C0CDD08040C565080",
      INIT_0A => X"385B0D043F0BEC043809800B80803D0D908152082DEB38707080518004808080",
      INIT_0B => X"4283818238808B8382843880A78322800C7A810C0B0C0B8286398E832479855A",
      INIT_0C => X"FF519C81790680519C08AE2E5B06805A3F682208FB3D3F529D96803D43F9613D",
      INIT_0D => X"807C81797F5E807C8179635E807C8179625E8061088B513888345B3D5C0BE084",
      INIT_0E => X"8108890405299775FF888CB5DE5326E1958075802E082759843D3D9A7C817961",
      INIT_0F => X"3484C88E1A8E195C883305548D5C0896817733808C90960785755184942A7033",
      INIT_10 => X"A0ED587757965A803D1980AD561AEC76409484239277397608751AE175260594",
      INIT_11 => X"51529280EDDFA50D0DF03F728D3F8151387253800D0DD68026183305193D5494",
      INIT_12 => X"80C395833F85F395833F84F395833FD080833F083F08863F08863F08863FB084",
      INIT_13 => X"0D9E8C3FCF523F733F523FC49AE105525306EE558E3880088E3DAF51BC3F9294",
      INIT_14 => X"733F808074142513848481733F8080519352859F3F92A8E07081510C07909591",
      INIT_15 => X"CD55D78138723F9C882EC7839F8074142513849081733F808074142513848881",
      INIT_16 => X"5580040C8180745380FF333870709E53707AFA85720881510D0D808489513F9E",
      INIT_17 => X"5354ECE12E068051522E0680518C80C1B8C48680FF3FB88680FF3FD05354EC38",
      INIT_18 => X"8004C0848080040C08387481E7EC387481F080C884808080FF3FC48480FF3FD0",
      INIT_19 => X"70D00673045181800871098084515253EC0D0D80EC3874819080757704C4F080",
      INIT_1A => X"80E752FF533D3D510D0D80E55506152E5470563D3D818A040CC7530D3F0D0C0C",
      INIT_1B => X"380953EB068A78FC84738172C8C633803D3D0C05109073043480023D3D510D0D",
      INIT_1C => X"A88151550576040C0B0C2A80FFD08880040C0885530880A0FE8674801480A051",
      INIT_1D => X"813939FF8151815181708181387138718051702A90F1512A909090A810700686",
      INIT_1E => X"0C7083518C732ECF70510687A8700681A8A8902ED0A8385170085405023D3D70",
      INIT_1F => X"8280E2800D0DE2389F510852817454FD8551A8808154142E5181700838517008",
      INIT_20 => X"705105299F52FF877357848F8252728076F88151080980FB8380FF84A1F88CFF",
      INIT_21 => X"718171805390A0935270810481040C0B2E51080C0B808381E0740204830C0688",
      INIT_22 => X"3D2713A770A5387275040C0B2E51085281908EFF8280F25180B8808452FF5138",
      INIT_23 => X"053D3D51E13F76BD805153552630513875805B5130BB630D0DEDE1331111113D",
      INIT_24 => X"F8F58075F5AC7538E4958138802E3880807570DB0956762E57705A08700D0D8D",
      INIT_25 => X"8A8B8059EC33703875567139FD90F856713953A3591990F85671397980338480",
      INIT_26 => X"3D3D70B8FF800C7081FF71A0822E512A0738705572989B7BFC8251812AB43DD0",
      INIT_27 => X"725280220D0DF3521280E83D3DE070B18086040CEC90FF8D513955731027807A",
      INIT_28 => X"3D8873543D930D0D14739D7514387188558080AD08898058FF78040C80721238",
      INIT_29 => X"3DA0E680D4AC052380053D9023843F05525E23843DC0AA803D23843D8AA280B0",
      INIT_2A => X"75387351901A588C05A3A190464544F03D5A08F7802202519A80EDF23D23803D",
      INIT_2B => X"5A80CE02238080791F94816B043F2AC026AC77FF053F76943F90885416737380",
      INIT_2C => X"3D3DFD7C81797C80545D607F3FB63FBC92FF3F5C98918079805C938008230523",
      INIT_2D => X"3D53AB3D8086AB3D808CB68105348605900BEE8B51538B7E05028B88053D8A02",
      INIT_2E => X"8089F2083F99EC083F0502B5840BB2808E3D3DFB7B811B5A80549480800270AC",
      INIT_2F => X"5A388179399DE23879F23D388190223DD894388634881C5305555759433F96F6",
      INIT_30 => X"8638803F05AA8008881D881D862E229552A81D5AD5528438095A38818C1C872E",
      INIT_31 => X"3D5D7E7EA77A3DA73D53A71D5B025A3D54C9E47905840584853305848222A7D8",
      INIT_32 => X"839553EC1C8180518886B40622C0095A703881602A70E4097E3FEF5C7B5B7B7E",
      INIT_33 => X"4089525A3D237A2E4291531D39BDE3532E4211088C06918140EC33C59C38807D",
      INIT_34 => X"095A39BB7D8340A4397984261B05795B261C331F5C7E7B5153A405AA6022FD52",
      INIT_35 => X"797C5E553F7D8851CC883D829051539751533D4C9C08FE088051F4095C1280A2",
      INIT_36 => X"7C0584098E52539A706005848622058405843D5DAC3FE95A607B81845A807C81",
      INIT_37 => X"B88E8089548080B9530D0D80387339380951085408A453ED0D0C0BED043F617A",
      INIT_38 => X"332B98810D0D803F76ED7305082454FE3D3DA0ED73868039C07551ED2B10B887",
      INIT_39 => X"5375783F05293D5474835722FF3974052929D373313DFFA856803D3D560C3372",
      INIT_3A => X"FFA35B78265D88BE513284EE0D0DD95482DC74800C0B8823540BEE9AFC8916E1",
      INIT_3B => X"571A3D54083875388B8C0838D208387A1A8C0C0588057783585180728D32FF38",
      INIT_3C => X"B352FF8D83C781800D0DC752758207A70688A3FA8E275A1C8C0C0BF022388834",
      INIT_3D => X"0C8181089AB082C052703D3D73D1558B852E541606AA9D737057849052540D0D",
      INIT_3E => X"8039CC813FACDC803FACDC805152533808FF9E51385481708151FF3F9DFCE004",
      INIT_3F => X"85E73F805199E6FE51A9E392BE8083513808FEBE513F0A9F8251DB8080F980DC",
      INIT_40 => X"DA802E512AB93F520B8051FB838080E09DE8FF857380E0E5E83F735480FDF60D",
      INIT_41 => X"75802E803F848A53D88C3F55ECEC338083082A8D5395552EE838728A38725674",
      INIT_42 => X"845170078051DDD192523F97E8FF80E2800D0DBE52FD8FF68EF6962E9E380938",
      INIT_43 => X"81563995E9829077083D3D3D0D803FD053873D908F823D86078051E080082E3F",
      INIT_44 => X"94C25C8656088B805CADF71717805E83F6805FE58039D08081A081805C089884",
      INIT_45 => X"02BF0DAE3FF43D3D9E8026183305805A80FD55A0FA5C8D3F080805D05C941717",
      INIT_46 => X"742B51FFFF51537270819F380957511170758057558030A3803D3DE081985105",
      INIT_47 => X"0C81853F8A81A2FF0553A133708A17B754745A7A043FB23FA13F9E3FC33FE154",
      INIT_48 => X"883D3D748354FF3F7576772E5681C270023D34057C043FD0813D345674550204",
      INIT_49 => X"C0702B3D3D08385170080C0B9881BE0D0C0BACA6810C0B3D75832E5688A08053",
      INIT_4A => X"9151808F70FE881452707738732AFB3871725238578378393D700681C0C00C73",
      INIT_4B => X"E081E0803851700853C080FF053D3D700688E080823F0D0DCBCF883D3DCF1106",
      INIT_4C => X"803D3DFE81880D0D8008FE815488043F808080E00D0D8080F1512A909651E082",
      INIT_4D => X"3F525280817354B48157FF8080FF875153067580FF9B7556FB8280FF3F808281",
      INIT_4E => X"9080E088E0150C08FEE0150C08FE3DEFE08A820C0BE0C0C09080E09FFE3F73CB",
      INIT_4F => X"3FDC388038743174EB52542755802E063880380880561279048055E03880163F",
      INIT_50 => X"148108143871068054FD86518884768052FF30DB0C160C8074FD7380560D0D80",
      INIT_51 => X"3D733F9C737311F6F69980897206807080A680040C803F810AA00D0D803F0C05",
      INIT_52 => X"88083F9080E0882780D7E08A820C0BE07C829080E03F7D04083F0C80F23380B0",
      INIT_53 => X"52080D8C043D803F088C8C800C8C51808C82A9721205337173532790755B82E0",
      INIT_54 => X"0C8C8808F080080538088C08F4050B088C080C8C88AB050C8C3D020C8570B905",
      INIT_55 => X"3008258C050B88088C8008FC800C8C0D0C050C8CF88C0554088051080553FC05",
      INIT_56 => X"8C088C088CA3053805088C080C8C3D020C877008F8088C80080570AD88088C05",
      INIT_57 => X"0805390570082E90AF8C8108FC8108F8088C0888088C0826088CC9088C051008",
      INIT_58 => X"803955E951FC848173540D80E22E5515380953332E122E067472560D0C850551",
      INIT_59 => X"38710C70050C70050C70050C7005513D74817134700538713870078C557B0D0D",
      INIT_5A => X"71057284388F0770880D8006FFFF81387138707472559F713DFFED5253718495",
      INIT_5B => X"06FF5581FC708181380951332E138051748052700D9038710C709038710C7053",
      INIT_5C => X"72B880040C3955D0082757845180F8FF0938723955880827570D805106065133",
      INIT_5D => X"00FFFF00FF3F048381707070FF080B0DFFF63F51EBAAABF6A380FFECF299F438",
      INIT_5E => X"796465206C686B2074207245646F7564656E69696D6465206C686B2074207245",
      INIT_5F => X"63500A21616F5072530A72202066726F480A3D653A6E206C6500202020206E64",
      INIT_60 => X"00000000000000000074617263706F00640A3A6D7969616361690A3A6D796961",
      INIT_61 => X"393531252E6400B21658FFA8A8FF500000000000000000000000000000000000",
      INIT_62 => X"6477726C68006F6E6F68202064616E6F650020646E666E6720207065FFFF0044",
      INIT_63 => X"20696C6869007272652064206F666E325569740B002520746C65736E4400207A",
      INIT_64 => X"7469466C69206D727265203A522170726E7520546172696D20743A5200616772",
      INIT_65 => X"2E622074742E6F672046696420612E614120746F64766669682E77662D757475",
      INIT_66 => X"3A522E694C6E20776669642061656D207462206F206C0A756569506F75706C6F",
      INIT_67 => X"00616969696F67686E61646661696F75706C6F2170726E7520546172696D2074",
      INIT_68 => X"7420666E744F4B203A4100545900450045004F006F6E64002520207000706E64",
      INIT_69 => X"206C2063456561657061207245030003000A3067256577444555484F4B20203A",
      INIT_6A => X"00720A0000000000000000000000000000000000000000000000002567622567",
      INIT_6B => X"00FF00FF0010000000000B18FF050100000000002E750A3D690A3D7944393531",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"830B732B05838371000004FF83817271000000000000920B000000000000F20B",
      INIT_01 => X"00000000005173720053810A0A30717100000000005173720000530773097272",
      INIT_02 => X"00000000050B09720000000000000A72000000000000C40B0000000000000000",
      INIT_03 => X"000000530A817272000000510A817272000C0783817302710000040681097372",
      INIT_04 => X"0000048110817271000000000007737200000000000405720000000000005271",
      INIT_05 => X"0407057370810572000000000000E00B000000000000F90B0000880610EC0B71",
      INIT_06 => X"0000000000000471000000000051808100000000000000055106740605090572",
      INIT_07 => X"0000000000020571000000000000000000000000000410020000000000000000",
      INIT_08 => X"08040C565080888051720A7109817251FC108306FF511010101010101010D582",
      INIT_09 => X"C0EC0BC08C80F88080840B800C0B0C0B0C0B802EEB2EEB808880845184082D75",
      INIT_0A => X"C4083D0D930B800D852E0B38080B803DEC3852C0708094520838330D0C0B0C0B",
      INIT_0B => X"3D3939398C832E7938808B832E793D39940C7AE081A0813880FB2E7985388022",
      INIT_0C => X"3F0538095BFF3F0552088C7A067A3F08BD231B1B80A39705533F519D3DCC529D",
      INIT_0D => X"3886345B1D1F3888345B1D1F3888345B1D3D5F05803F22ED5C7B5B9E5E803D44",
      INIT_0E => X"82805C08E08482565D5C57958077A380515238758C7878596AEE9C3886345B1E",
      INIT_0F => X"050280568C548DC98D1AEA7039D3805138751A52535455882E565371319F3219",
      INIT_10 => X"3926183305193D54948C5E5C0C90803908EC76773908A93976568C803885FF39",
      INIT_11 => X"988C515288803F3D3D8FFC523F813FA0923F52533D3D9B837881757977830555",
      INIT_12 => X"83805152A9808A5152BD808A51528B8E523F8180B9803FDF803FC5803F80EC3F",
      INIT_13 => X"3DFF3FB89B74A93FA370B2E008C790BC8481FD5508C9088051883FAB8E848095",
      INIT_14 => X"53D85238AB8180FF5138095384523FAC859F513FBE875381083FAC9081E0823F",
      INIT_15 => X"25152554EA53EC52067381515438AB8180FF51380953AC5238AB8180FF513809",
      INIT_16 => X"330D0D803870741338817183521727808178045407703F813D3D0BE03F81E952",
      INIT_17 => X"C484808080FF3FC08480FF3FD05354C1ECE13874818CEC3874819580B88680E1",
      INIT_18 => X"3F0CECFE0B3F0DC8D4895508FD80955508AF52EC0C083874819CEC387481A580",
      INIT_19 => X"07EC750D0D0C0C70CC0673043FB8C494803D3D7480875508AE52540D0CECFD0B",
      INIT_1A => X"0B808A5376FE83803D3D0B3F52FF8180063379FB83510D0D8081533DAF3D98D0",
      INIT_1B => X"872E33808174760438823F52EB511353FE8372D875820D0D1233518083803D3D",
      INIT_1C => X"812E8133880D0D88808488A881EBA80D0D80122EFF119074040C387284907373",
      INIT_1D => X"0B88CC347008385170080C708351B13870510687A8700681A8A8818172518170",
      INIT_1E => X"90512ED0A83880805132817081518170818181808181F1512A90539778FD850C",
      INIT_1F => X"0B8081823D3D53F18D31AC08387275040C8081393953818051702A90F1512A90",
      INIT_20 => X"2B0CF884267304388710130C7408387174F653588C70820438700C7051F6800C",
      INIT_21 => X"527039800C71B82E54080D0C710DCC828006A0CC81040C5281220D0452887280",
      INIT_22 => X"8573815214F786530D0DCC848006A00C077002040C802E517081040C723FE48B",
      INIT_23 => X"8B808C33808552FF3F7680797776AD8A38765D2A7005613D3D808070818283FB",
      INIT_24 => X"80802E38802E39C680812E8A75E3A0752E5919802E06388006335C52703D3DF6",
      INIT_25 => X"040C39192D58768E5659199E5153A35919928155528453A35919DA5156127738",
      INIT_26 => X"FC8651813873D80C71517952718006820A86555507720579043851708CB880E0",
      INIT_27 => X"54520B053D3D25528851ECFF85EC7651520D0D805272832E2AEE152272745578",
      INIT_28 => X"913D3F5292543D3D84753889888F5208550B080C802E3F53830D0D803889888E",
      INIT_29 => X"915181693D23843D238496220502B7E48A6605028D8005808C05028B81059051",
      INIT_2A => X"0C84553131708440835F5E5C08086E439B58802305053F055253AE3D9B3D5BE8",
      INIT_2B => X"076980803D23055A7F0B400D0DE88280BFFF571784F95253E6E22E0694543873",
      INIT_2C => X"F7983886345B1D537B575902D5F6C2E2798187535323055A3F525247E005843D",
      INIT_2D => X"9486519453EB519453EB0534843D23842381043F7D055456A6807623848D2258",
      INIT_2E => X"53AA3D8083AA3D8089B68105348605900BEE94388634881C53055557595A6451",
      INIT_2F => X"2291095A9DF4808D5C29ADCC097E11AB043FEF5B7AE27A86E49C808008E7AB3D",
      INIT_30 => X"5A915E9EA45253805BA8409E06811C877951983DA81D5BA22E22F50979840680",
      INIT_31 => X"AA57590251539F51AA795198053F52AB70A73D5386028502341C8202237B51EC",
      INIT_32 => X"08A5708090383F1DE25E84FF1B842E512AD1095B8C1D842E39E7261C331D5C54",
      INIT_33 => X"3DA57D5F9B3D388008F422E4BDF080797A5D847A38817F2E5D221B8452817B5C",
      INIT_34 => X"2E339581387D3308AD5A617B81845A807C81797C5E553F7D8851B453231BA479",
      INIT_35 => X"5B1D3D7E96523F7A3D4E9E5A3F7F883F7D889C79221C80803F22812E5E891D81",
      INIT_36 => X"56D20208F02A08F03D53D602231AD202D102961D39E68008388834021B388834",
      INIT_37 => X"ED0C1426083808FF713D3D70E7538B852E5371BC702755803DB880800DC55254",
      INIT_38 => X"149071333D3D73A25280530880088051FD87518052541094ED530C808273ED11",
      INIT_39 => X"33387592A0908A153874313DFFC076A090908054728B8376227FF9855480162B",
      INIT_3A => X"08E10538FF5B828106815C803D3D275414ED225214808273A080800204398151",
      INIT_3B => X"5777831919AB56BF568219918019B1FF81821A8182815D2E58537130728A81C5",
      INIT_3C => X"FF80513F52513F523D3DE9805457710580700204387C1A81821A80519CEF5877",
      INIT_3D => X"8038098051E35594823DF998542715540699517481812E5417050295C0703D3D",
      INIT_3E => X"3883E481D482513FE482513F0AFF80B280513FB4CD5170083F8081E78E04810D",
      INIT_3F => X"DB80B33FACDB803FACDB805152533FCCBB80513980FF80E03F81513808FD9451",
      INIT_40 => X"51388006828AF6D8FF3F91042D3871F6DA80042D3872F6E3808A3F527504803D",
      INIT_41 => X"0C75087596E93F52EB2B8651E8F61107708088880888FF90878D552499555482",
      INIT_42 => X"3F8406803F8451C087909B52F60C0B863F3D3D87FF51FE802E8006823FA32EA6",
      INIT_43 => X"2616BCE08053265712D7D5B23D22E5800554FBC00C718551803F8051528008BE",
      INIT_44 => X"3980C42E06805139C58B808C905C0608FE5C088D3F8AE40C0BE15E3FC175EA75",
      INIT_45 => X"062B3D84EEEA80D0E78378817579193D543D9439FDD35C8117178080D78A8C90",
      INIT_46 => X"06845681395106061170709C2E54317016A02EB05225700555FA8851535507A7",
      INIT_47 => X"80392ED05408D681FC8205587673812556587F0D0DCA84D283DA83E282EA8307",
      INIT_48 => X"54FA89552E568185523880807008D53352893DAB0D0D898053883DDC56330D0D",
      INIT_49 => X"8106888082A8F1512AA4A082C0702B3DB0B0C00C0B9499885606DE560BFF5205",
      INIT_4A => X"CF54EB70740439810C122B94558288865238069155720DFF8251817081819C51",
      INIT_4B => X"827582E0F1512A9053808C8093FE8251817082043FE73D3D515270FF8453808F",
      INIT_4C => X"3F80865153553D3D06805153900D0D87525488823D3D70E0700688E02E728271",
      INIT_4D => X"9F70FF82263F1781735708080D043F80070A54883F263F7704387081EB040C32",
      INIT_4E => X"E08A8254828C84705482848C7056C8FC820C0B98818280FEE08882FD3FFA5280",
      INIT_4F => X"8C54E1828E567616FD737675758280FFC374CB803F56720D0D0C8182BC7590B0",
      INIT_50 => X"883815889F52FF3F75043F717106723F5106088175841638088138737A3D3D76",
      INIT_51 => X"853F92EB3882EA808051522E53FF062A3F080D0D80FEA352F9553D3D72941608",
      INIT_52 => X"E08CBCE08A82387655F8820C0B9881820C0BE08882880D0C8099800B040508FF",
      INIT_53 => X"088C3D020C8570DE0552080D8C3F72040C0BFF39818170387170735776085A82",
      INIT_54 => X"050B088C080C8C8CAB050C8C08F481050C8C0530082588050BF9088C54088288",
      INIT_55 => X"088C8008FC81080538088C080D8C043D80F80530082EFC0C8C3F088C8C8008F0",
      INIT_56 => X"080538050B2EFCAC88050C8C050BFD088C54088C080538088CF808510805538C",
      INIT_57 => X"8CF88DF4088C8008FF08088C08088C0805088C0805088C088C08800539FC088C",
      INIT_58 => X"31AF73265414380908743D0B06FF5481BD2E5274FFFF80833883793D8C0CF40C",
      INIT_59 => X"C95253718453718453718453718474863809525674819852A751752755793D3D",
      INIT_5A => X"72840C70A5512B07743D74817134709352A2513883570579FC54261205087027",
      INIT_5B => X"817215128051702EA92E5671FFFF2E06712E557C3DFFF252537127DD52537105",
      INIT_5C => X"54EB0D0D80DF762E74731738518170FD70B15397762E7173743D7031FFFF5671",
      INIT_5D => X"00FFFFFF00A50438095212387070F43D0051AA8180FFFF80F63F51EBAAACF69E",
      INIT_5E => X"6165703A6420636C6E6E6F212567622562206C746F65703A6420636C6E6E6F21",
      INIT_5F => X"204629726F6F4465200A61526D206F6C0A64207064616B200A0A74742C686561",
      INIT_60 => X"0000000000000000006570656569470061647275746270207746647275746270",
      INIT_61 => X"3834302E642545010514FFC0C03F000000000000000000000000000000000000",
      INIT_62 => X"722061640A0066696C63746F65666F636E66726E656F6569643A5F73FFFF0043",
      INIT_63 => X"2E642073460061696667612E6D6169502074530B00203A6720746E69550A3D69",
      INIT_64 => X"206C20626165696169666F52456E6165206F73207270616F6E6552452E6D6E61",
      INIT_65 => X"74206770746466614120746F64562E6D476E63726920206B43656D207462206F",
      INIT_66 => X"52452E642075656D20746F645672726E6C206872676C2E6F672046696420614E",
      INIT_67 => X"2E77662D7574757469466E207766696420614E6E6165206F73207270616F6E65",
      INIT_68 => X"6E772072654F4E20524C43455358575857004E0A646965002074645300756965",
      INIT_69 => X"64796465206C686B20646E6F2100000000782020787420414E41504F4E54206C",
      INIT_6A => X"006F0A000000000000000000000000000000000000000000000000202020206E",
      INIT_6B => X"00FF00FF0010000000000000FF05010000000065796478207378207443383430",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end RAM_blk_mem_gen_prim_width;

architecture STRUCTURE of RAM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.RAM_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end RAM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of RAM_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.RAM_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(15 downto 8),
      dinb(7 downto 0) => dinb(15 downto 8),
      douta(7 downto 0) => douta(15 downto 8),
      doutb(7 downto 0) => doutb(15 downto 8),
      ena => ena,
      enb => enb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[2].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(23 downto 16),
      dinb(7 downto 0) => dinb(23 downto 16),
      douta(7 downto 0) => douta(23 downto 16),
      doutb(7 downto 0) => doutb(23 downto 16),
      ena => ena,
      enb => enb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[3].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(31 downto 24),
      dinb(7 downto 0) => dinb(31 downto 24),
      douta(7 downto 0) => douta(31 downto 24),
      doutb(7 downto 0) => doutb(31 downto 24),
      ena => ena,
      enb => enb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end RAM_blk_mem_gen_top;

architecture STRUCTURE of RAM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.RAM_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end RAM_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.RAM_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of RAM_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of RAM_blk_mem_gen_v8_4_1 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of RAM_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of RAM_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of RAM_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     20.388 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of RAM_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of RAM_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of RAM_blk_mem_gen_v8_4_1 : entity is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of RAM_blk_mem_gen_v8_4_1 : entity is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of RAM_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of RAM_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of RAM_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of RAM_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of RAM_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of RAM_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of RAM_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of RAM_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of RAM_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of RAM_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of RAM_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM_blk_mem_gen_v8_4_1 : entity is "yes";
end RAM_blk_mem_gen_v8_4_1;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.RAM_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of RAM : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of RAM : entity is "RAM,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of RAM : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end RAM;

architecture STRUCTURE of RAM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     20.388 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.RAM_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
