#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 07:54:44 2025
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Flattening design 'uart_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance receive_data[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: uart_data_gen/N4_1_1/gateop, insts:24.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 99       | 35600         | 1                  
| LUT                   | 100      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 7        | 150           | 5                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'uart_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 21 07:54:50 2025
Action dev_map: Peak memory pool usage is 294 MB
