// Seed: 2601401704
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  wire [-1 : -1 'd0] id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd59
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [1 'h0 : id_4] id_8[-1 : id_2] = id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_1,
      id_3,
      id_7,
      id_8,
      id_3,
      id_8,
      id_8,
      id_3,
      id_3
  );
endmodule
