;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, @106
	SPL 0, -100
	DJN @72, 209
	ADD @27, 108
	ADD @27, 108
	JMN -7, @-20
	SUB 0, @2
	JMN -7, @-20
	SUB -100, 0
	SUB 0, -100
	SPL @100, 12
	SUB <100, 72
	SPL 0, <802
	SUB <0, -103
	SUB #1, -2
	JMZ @0, -79
	ADD #1, -2
	SUB @121, 103
	ADD #0, -79
	SUB @121, 103
	SUB @127, @106
	JMN -7, @-20
	ADD #0, -79
	SUB -207, <-120
	SUB <100, 12
	SUB 12, @-10
	SUB <100, 12
	SPL @100, 12
	SPL @100, 12
	JMZ @0, -79
	ADD #0, -79
	JMN @612, #200
	ADD #0, -79
	JMN @12, #200
	SLT -1, <-20
	SLT -1, <-20
	SPL @100, 12
	SPL <300, 90
	SUB @121, 80
	ADD 101, 90
	SPL 0, <802
	MOV -1, <-20
	MOV -17, <-20
	SPL 0, <802
	MOV -17, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -217, <-20
