// Seed: 1648832085
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  tri1 id_3,
    output tri0 id_4
);
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  assign id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(1), .id_2(""), .id_3(id_6[1]), .id_4()
  );
  wire id_7;
endmodule
program module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri1 id_4;
  tri1 id_5;
  module_2(
      id_4, id_4, id_5, id_4
  );
  logic [7:0] id_6 = id_3;
  supply1 id_7;
  assign id_3 = id_3;
  wire id_8;
  assign id_4 = id_2;
  wire id_9;
  id_10 :
  assert property (@(id_3[1/1 : 1'h0]) id_8)
  else begin
    $display(1 - id_7, 1, id_4);
    @(posedge 1) begin
      $display(id_9, 1, id_7 <-> 1, (id_8), id_4, 1, 1, 1, 1'd0, 1'h0, 1);
    end
  end
  wire id_11;
  assign id_10 = 1;
  pmos (id_5, id_5 - 1);
  logic [7:0] id_12 = id_3;
  wire id_13;
endprogram
