-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOPO_GT is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    muons_0 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_1 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_2 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_3 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_4 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_5 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_6 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_7 : IN STD_LOGIC_VECTOR (63 downto 0);
    jets_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    et : IN STD_LOGIC_VECTOR (31 downto 0);
    ht : IN STD_LOGIC_VECTOR (31 downto 0);
    etmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    htmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    ethfmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    hthfmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    layer10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    layer10_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of TOPO_GT is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TOPO_GT_TOPO_GT,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690t-ffg1927-2,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=26.168500,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=425,HLS_SYN_LUT=50416,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv16_9000 : STD_LOGIC_VECTOR (15 downto 0) := "1001000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_F000 : STD_LOGIC_VECTOR (15 downto 0) := "1111000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_7800 : STD_LOGIC_VECTOR (14 downto 0) := "111100000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_TOPO_project_fu_287_ap_start : STD_LOGIC;
    signal grp_TOPO_project_fu_287_ap_done : STD_LOGIC;
    signal grp_TOPO_project_fu_287_ap_idle : STD_LOGIC;
    signal grp_TOPO_project_fu_287_ap_ready : STD_LOGIC;
    signal grp_TOPO_project_fu_287_dropout_input_val1 : STD_LOGIC_VECTOR (320 downto 0);
    signal grp_TOPO_project_fu_287_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp69 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln64_fu_294_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_87_fu_326_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_unscaled_1_fu_336_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal input_unscaled_fu_298_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp0_fu_362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_368_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal bit_sel2_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln20_1_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_396_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp1_1_fu_406_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal bit_sel3_fu_420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln20_2_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_434_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln_fu_444_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln83_6_fu_316_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln19_fu_458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bit_sel7_fu_474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln20_fu_498_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp1_2_fu_502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln58_fu_344_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp0_2_fu_514_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_95_fu_524_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp1_4_fu_534_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln20_1_fu_546_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_5_fu_550_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_97_fu_562_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp1_6_fu_572_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal bit_sel4_fu_584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln20_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_598_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp1_7_fu_608_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_99_fu_622_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp1_8_fu_632_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal bit_sel1_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln20_3_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal part_sel3_fu_658_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp1_9_fu_668_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal bit_sel_fu_680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_1_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_694_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln20_9_fu_676_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_8_fu_640_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_7_fu_618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_6_fu_580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_5_fu_558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_fu_352_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln20_4_fu_542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln109_fu_348_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln19_fu_520_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_3_fu_510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln19_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_488_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_92_fu_464_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln20_2_fu_454_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_fu_306_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln20_1_fu_416_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln20_fu_378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOPO_GT_TOPO_project IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dropout_input_val1 : IN STD_LOGIC_VECTOR (320 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    grp_TOPO_project_fu_287 : component TOPO_GT_TOPO_project
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOPO_project_fu_287_ap_start,
        ap_done => grp_TOPO_project_fu_287_ap_done,
        ap_idle => grp_TOPO_project_fu_287_ap_idle,
        ap_ready => grp_TOPO_project_fu_287_ap_ready,
        dropout_input_val1 => grp_TOPO_project_fu_287_dropout_input_val1,
        ap_return => grp_TOPO_project_fu_287_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln19_fu_458_p2 <= std_logic_vector(unsigned(trunc_ln83_6_fu_316_p4) + unsigned(ap_const_lv16_F000));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel1_fu_644_p3 <= jets_3(6 downto 6);
    bit_sel2_fu_382_p3 <= muons_0(16 downto 16);
    bit_sel3_fu_420_p3 <= muons_0(22 downto 22);
    bit_sel4_fu_584_p3 <= jets_2(16 downto 16);
    bit_sel7_fu_474_p3 <= muons_1(28 downto 28);
    bit_sel_fu_680_p3 <= jets_3(16 downto 16);

    grp_TOPO_project_fu_287_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_TOPO_project_fu_287_ap_start <= ap_const_logic_1;
        else 
            grp_TOPO_project_fu_287_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_TOPO_project_fu_287_dropout_input_val1 <= (((((((((((((((((((((((((((ap_const_lv1_0 & xor_ln19_1_fu_688_p2) & tmp_100_fu_694_p4) & ap_const_lv10_0) & sext_ln20_9_fu_676_p1) & sext_ln20_8_fu_640_p1) & sext_ln20_7_fu_618_p1) & ap_const_lv32_0) & sext_ln20_6_fu_580_p1) & sext_ln20_5_fu_558_p1) & tmp_89_fu_352_p4) & ap_const_lv10_0) & sext_ln20_4_fu_542_p1) & trunc_ln109_fu_348_p1) & ap_const_lv13_0) & sext_ln19_fu_520_p1) & sext_ln20_3_fu_510_p1) & xor_ln19_fu_482_p2) & tmp_93_fu_488_p4) & ap_const_lv10_0) & tmp_92_fu_464_p4) & ap_const_lv9_0) & sext_ln20_2_fu_454_p1) & ap_const_lv16_0) & tmp_86_fu_306_p4) & ap_const_lv10_0) & sext_ln20_1_fu_416_p1) & sext_ln20_fu_378_p1);
    input_unscaled_1_fu_336_p3 <= (tmp_87_fu_326_p4 & ap_const_lv10_0);
    input_unscaled_fu_298_p3 <= (trunc_ln64_fu_294_p1 & ap_const_lv9_0);
    layer10_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_TOPO_project_fu_287_ap_return),16));

    layer10_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer10_out_ap_vld <= ap_const_logic_1;
        else 
            layer10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    part_sel3_fu_658_p4 <= jets_3(5 downto 3);
        sext_ln19_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp0_2_fu_514_p2),16));

        sext_ln20_1_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_1_fu_406_p4),16));

        sext_ln20_2_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln_fu_444_p4),16));

        sext_ln20_3_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_2_fu_502_p3),16));

        sext_ln20_4_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_4_fu_534_p3),16));

        sext_ln20_5_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_5_fu_550_p3),16));

        sext_ln20_6_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_6_fu_572_p3),16));

        sext_ln20_7_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_7_fu_608_p4),16));

        sext_ln20_8_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_8_fu_632_p3),16));

        sext_ln20_9_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_9_fu_668_p3),16));

        sext_ln20_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_fu_368_p4),16));

    tmp0_2_fu_514_p2 <= std_logic_vector(unsigned(zext_ln58_fu_344_p1) + unsigned(ap_const_lv15_7800));
    tmp0_fu_362_p2 <= std_logic_vector(unsigned(input_unscaled_fu_298_p3) + unsigned(ap_const_lv16_9000));
    tmp1_1_fu_406_p4 <= ((xor_ln20_1_fu_390_p2 & tmp_90_fu_396_p4) & ap_const_lv6_0);
    tmp1_2_fu_502_p3 <= (trunc_ln20_fu_498_p1 & ap_const_lv2_0);
    tmp1_4_fu_534_p3 <= (tmp_95_fu_524_p4 & ap_const_lv9_0);
    tmp1_5_fu_550_p3 <= (trunc_ln20_1_fu_546_p1 & ap_const_lv4_0);
    tmp1_6_fu_572_p3 <= (tmp_97_fu_562_p4 & ap_const_lv9_0);
    tmp1_7_fu_608_p4 <= ((xor_ln20_fu_592_p2 & tmp_98_fu_598_p4) & ap_const_lv9_0);
    tmp1_8_fu_632_p3 <= (tmp_99_fu_622_p4 & ap_const_lv6_0);
    tmp1_9_fu_668_p3 <= (xor_ln20_3_fu_652_p2 & part_sel3_fu_658_p4);
    tmp1_fu_368_p4 <= tmp0_fu_362_p2(15 downto 11);
    tmp_100_fu_694_p4 <= jets_3(15 downto 11);
    tmp_86_fu_306_p4 <= muons_0(28 downto 23);
    tmp_87_fu_326_p4 <= muons_1(22 downto 19);
    tmp_89_fu_352_p4 <= jets_0(24 downto 19);
    tmp_90_fu_396_p4 <= muons_0(15 downto 10);
    tmp_91_fu_434_p4 <= muons_0(21 downto 19);
    tmp_92_fu_464_p4 <= add_ln19_fu_458_p2(15 downto 9);
    tmp_93_fu_488_p4 <= muons_1(27 downto 23);
    tmp_95_fu_524_p4 <= jets_0(16 downto 11);
    tmp_97_fu_562_p4 <= jets_1(16 downto 11);
    tmp_98_fu_598_p4 <= jets_2(15 downto 11);
    tmp_99_fu_622_p4 <= jets_2(24 downto 19);
    trunc_ln109_fu_348_p1 <= jets_0(3 - 1 downto 0);
    trunc_ln20_1_fu_546_p1 <= jets_1(7 - 1 downto 0);
    trunc_ln20_fu_498_p1 <= muons_1(6 - 1 downto 0);
    trunc_ln64_fu_294_p1 <= ht(7 - 1 downto 0);
    trunc_ln83_6_fu_316_p4 <= muons_1(16 downto 1);
    xor_ln19_1_fu_688_p2 <= (bit_sel_fu_680_p3 xor ap_const_lv1_1);
    xor_ln19_fu_482_p2 <= (bit_sel7_fu_474_p3 xor ap_const_lv1_1);
    xor_ln20_1_fu_390_p2 <= (bit_sel2_fu_382_p3 xor ap_const_lv1_1);
    xor_ln20_2_fu_428_p2 <= (bit_sel3_fu_420_p3 xor ap_const_lv1_1);
    xor_ln20_3_fu_652_p2 <= (bit_sel1_fu_644_p3 xor ap_const_lv1_1);
    xor_ln20_fu_592_p2 <= (bit_sel4_fu_584_p3 xor ap_const_lv1_1);
    xor_ln_fu_444_p4 <= ((xor_ln20_2_fu_428_p2 & tmp_91_fu_434_p4) & ap_const_lv8_0);
    zext_ln58_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_unscaled_1_fu_336_p3),15));
end behav;
