// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.100813,HLS_SYN_LAT=87,HLS_SYN_TPT=32,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6122,HLS_SYN_LUT=8819,HLS_VERSION=2023_1}" *)

module fft32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_dout,
        in_stream_empty_n,
        in_stream_read,
        out_stream_din,
        out_stream_full_n,
        out_stream_write
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [32:0] in_stream_dout;
input   in_stream_empty_n;
output   in_stream_read;
output  [32:0] out_stream_din;
input   out_stream_full_n;
output   out_stream_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_stream_read;
reg[32:0] out_stream_din;
reg out_stream_write;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage31;
reg    ap_block_state32_pp0_stage31_iter0;
reg    ap_block_state64_pp0_stage31_iter1;
reg    ap_block_pp0_stage31_subdone;
reg    in_stream_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage31;
reg    out_stream_blk_n;
reg   [15:0] reg_281;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state33_pp0_stage0_iter1;
reg    ap_block_state65_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_state58_pp0_stage25_iter1;
reg    ap_block_pp0_stage25_11001;
reg    ap_block_state27_pp0_stage26_iter0;
reg    ap_block_state59_pp0_stage26_iter1;
reg    ap_block_pp0_stage26_11001;
reg    ap_block_state28_pp0_stage27_iter0;
reg    ap_block_state60_pp0_stage27_iter1;
reg    ap_block_pp0_stage27_11001;
reg    ap_block_state29_pp0_stage28_iter0;
reg    ap_block_state61_pp0_stage28_iter1;
reg    ap_block_pp0_stage28_11001;
reg    ap_block_state30_pp0_stage29_iter0;
reg    ap_block_state62_pp0_stage29_iter1;
reg    ap_block_pp0_stage29_11001;
reg    ap_block_state31_pp0_stage30_iter0;
reg    ap_block_state63_pp0_stage30_iter1;
reg    ap_block_pp0_stage30_11001;
reg    ap_block_pp0_stage31_11001;
wire   [13:0] grp_cos_16_4_s_fu_97_ap_return;
reg   [13:0] reg_287;
reg    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state53_pp0_stage20_iter1;
reg    ap_block_state85_pp0_stage20_iter2;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state39_pp0_stage6_iter1;
reg    ap_block_state71_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
wire   [13:0] grp_sin_16_4_s_fu_118_ap_return;
reg   [13:0] reg_293;
reg   [15:0] reg_299;
reg   [15:0] reg_304;
reg   [15:0] reg_309;
reg   [15:0] reg_314;
reg   [15:0] reg_319;
reg   [15:0] reg_324;
reg   [15:0] reg_329;
reg   [15:0] reg_334;
reg   [15:0] reg_339;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state34_pp0_stage1_iter1;
reg    ap_block_state66_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state37_pp0_stage4_iter1;
reg    ap_block_state69_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state40_pp0_stage7_iter1;
reg    ap_block_state72_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state43_pp0_stage10_iter1;
reg    ap_block_state75_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state46_pp0_stage13_iter1;
reg    ap_block_state78_pp0_stage13_iter2;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state49_pp0_stage16_iter1;
reg    ap_block_state81_pp0_stage16_iter2;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state52_pp0_stage19_iter1;
reg    ap_block_state84_pp0_stage19_iter2;
reg    ap_block_pp0_stage19_11001;
reg   [15:0] reg_344;
reg   [15:0] reg_349;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state35_pp0_stage2_iter1;
reg    ap_block_state67_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state38_pp0_stage5_iter1;
reg    ap_block_state70_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state41_pp0_stage8_iter1;
reg    ap_block_state73_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state44_pp0_stage11_iter1;
reg    ap_block_state76_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state47_pp0_stage14_iter1;
reg    ap_block_state79_pp0_stage14_iter2;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state50_pp0_stage17_iter1;
reg    ap_block_state82_pp0_stage17_iter2;
reg    ap_block_pp0_stage17_11001;
reg   [15:0] reg_354;
reg   [15:0] reg_359;
reg    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state48_pp0_stage15_iter1;
reg    ap_block_state80_pp0_stage15_iter2;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_state54_pp0_stage21_iter1;
reg    ap_block_state86_pp0_stage21_iter2;
reg    ap_block_pp0_stage21_11001;
reg   [15:0] reg_365;
reg   [15:0] reg_371;
reg    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state42_pp0_stage9_iter1;
reg    ap_block_state74_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
reg   [15:0] reg_377;
reg   [15:0] reg_383;
reg   [15:0] reg_389;
reg   [15:0] reg_395;
reg    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state45_pp0_stage12_iter1;
reg    ap_block_state77_pp0_stage12_iter2;
reg    ap_block_pp0_stage12_11001;
reg   [15:0] reg_400;
reg   [13:0] reg_405;
reg   [13:0] reg_410;
reg   [15:0] reg_415;
reg    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state36_pp0_stage3_iter1;
reg    ap_block_state68_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
reg   [15:0] reg_421;
reg   [15:0] reg_427;
reg    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state51_pp0_stage18_iter1;
reg    ap_block_state83_pp0_stage18_iter2;
reg    ap_block_pp0_stage18_11001;
reg   [15:0] reg_433;
reg   [15:0] reg_439;
reg   [15:0] reg_445;
reg   [15:0] reg_451;
reg   [15:0] reg_456;
reg   [13:0] reg_461;
reg   [13:0] reg_466;
reg   [15:0] reg_471;
reg   [15:0] reg_476;
reg   [15:0] reg_481;
reg   [15:0] reg_487;
reg   [15:0] reg_493;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_state57_pp0_stage24_iter1;
reg    ap_block_pp0_stage24_11001;
reg   [15:0] reg_497;
reg   [15:0] reg_501;
reg   [15:0] reg_507;
reg   [15:0] reg_513;
reg   [15:0] reg_517;
reg   [15:0] reg_521;
reg   [15:0] reg_525;
reg   [15:0] reg_529;
reg   [15:0] reg_533;
wire   [15:0] stage0_real_0_fu_537_p1;
reg   [15:0] stage0_real_0_reg_977;
wire   [15:0] stage0_real_16_fu_541_p1;
reg   [15:0] stage0_real_16_reg_982;
reg   [15:0] stage0_imag_16_reg_987;
wire   [15:0] stage0_real_8_fu_545_p1;
reg   [15:0] stage0_real_8_reg_992;
reg   [15:0] stage0_imag_8_reg_997;
wire   [15:0] stage0_real_24_fu_549_p1;
reg   [15:0] stage0_real_24_reg_1002;
reg   [15:0] stage0_imag_24_reg_1007;
wire   [15:0] stage0_real_4_fu_553_p1;
reg   [15:0] stage0_real_4_reg_1012;
reg   [15:0] stage0_imag_4_reg_1017;
wire   [15:0] stage0_real_20_fu_557_p1;
reg   [15:0] stage0_real_20_reg_1022;
reg   [15:0] stage0_imag_20_reg_1027;
wire   [15:0] stage0_real_12_fu_561_p1;
reg   [15:0] stage0_real_12_reg_1032;
reg   [15:0] stage0_imag_12_reg_1037;
wire   [15:0] stage0_real_28_fu_565_p1;
reg   [15:0] stage0_real_28_reg_1042;
reg   [15:0] stage0_imag_28_reg_1047;
wire   [15:0] stage0_real_2_fu_569_p1;
reg   [15:0] stage0_real_2_reg_1052;
reg   [15:0] stage0_imag_2_reg_1057;
wire   [15:0] stage0_real_18_fu_573_p1;
reg   [15:0] stage0_real_18_reg_1062;
reg   [15:0] stage0_imag_18_reg_1067;
wire   [15:0] stage0_real_10_fu_577_p1;
reg   [15:0] stage0_real_10_reg_1072;
reg   [15:0] stage0_imag_10_reg_1077;
wire   [15:0] stage0_real_26_fu_581_p1;
reg   [15:0] stage0_real_26_reg_1082;
reg   [15:0] stage0_imag_26_reg_1087;
wire   [15:0] stage0_real_6_fu_585_p1;
reg   [15:0] stage0_real_6_reg_1092;
reg   [15:0] stage0_imag_6_reg_1097;
wire   [15:0] stage0_real_22_fu_589_p1;
reg   [15:0] stage0_real_22_reg_1102;
reg   [15:0] stage0_imag_22_reg_1107;
wire   [15:0] stage0_real_14_fu_593_p1;
reg   [15:0] stage0_real_14_reg_1112;
reg   [15:0] stage0_imag_14_reg_1117;
wire   [15:0] stage0_real_30_fu_597_p1;
reg   [15:0] stage0_real_30_reg_1122;
reg   [15:0] stage0_imag_30_reg_1127;
wire   [15:0] stage0_real_1_fu_601_p1;
reg   [15:0] stage0_real_1_reg_1132;
reg   [15:0] stage0_imag_1_reg_1137;
wire   [15:0] stage0_real_17_fu_605_p1;
reg   [15:0] stage0_real_17_reg_1142;
reg   [15:0] stage0_imag_17_reg_1147;
wire   [15:0] stage0_real_9_fu_609_p1;
reg   [15:0] stage0_real_9_reg_1152;
reg   [15:0] stage0_imag_9_reg_1157;
wire   [15:0] stage0_real_25_fu_613_p1;
reg   [15:0] stage0_real_25_reg_1162;
reg   [15:0] stage0_imag_25_reg_1167;
wire   [15:0] stage0_real_5_fu_617_p1;
reg   [15:0] stage0_real_5_reg_1172;
reg   [15:0] stage0_imag_5_reg_1177;
wire   [15:0] stage0_real_21_fu_621_p1;
reg   [15:0] stage0_real_21_reg_1182;
reg   [15:0] stage0_imag_21_reg_1187;
wire   [15:0] stage0_real_13_fu_625_p1;
reg   [15:0] stage0_real_13_reg_1192;
reg    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_state55_pp0_stage22_iter1;
reg    ap_block_state87_pp0_stage22_iter2;
reg    ap_block_pp0_stage22_11001;
reg   [15:0] stage0_imag_13_reg_1197;
reg   [13:0] w_real_2_reg_1202;
reg   [13:0] w_imag_2_reg_1208;
wire   [15:0] stage0_real_29_fu_629_p1;
reg   [15:0] stage0_real_29_reg_1214;
reg    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_state56_pp0_stage23_iter1;
reg    ap_block_state88_pp0_stage23_iter2;
reg    ap_block_pp0_stage23_11001;
reg   [15:0] stage0_imag_29_reg_1219;
wire   [15:0] stage0_real_3_fu_633_p1;
reg   [15:0] stage0_real_3_reg_1224;
reg   [15:0] stage0_imag_3_reg_1229;
reg   [13:0] w_real_4_reg_1234;
reg   [13:0] w_imag_4_reg_1240;
wire   [15:0] stage0_real_19_fu_637_p1;
reg   [15:0] stage0_real_19_reg_1246;
wire   [15:0] stage0_real_11_fu_641_p1;
reg   [15:0] stage0_real_11_reg_1251;
reg   [15:0] stage0_real_16_2_reg_1256;
reg   [15:0] stage0_imag_16_2_reg_1261;
reg   [15:0] stage0_real_17_2_reg_1266;
reg   [15:0] stage0_imag_17_2_reg_1271;
reg   [15:0] stage0_real_18_2_reg_1276;
reg   [15:0] stage0_imag_18_2_reg_1281;
reg   [15:0] stage0_real_19_2_reg_1286;
reg   [15:0] stage0_imag_19_2_reg_1291;
reg   [13:0] w_real_6_reg_1296;
reg   [13:0] w_imag_6_reg_1302;
wire   [15:0] stage0_real_27_fu_645_p1;
reg   [15:0] stage0_real_27_reg_1308;
reg   [15:0] stage0_real_8_2_reg_1313;
reg   [15:0] stage0_imag_8_2_reg_1318;
reg   [15:0] stage0_real_9_2_reg_1323;
reg   [15:0] stage0_imag_9_2_reg_1328;
reg   [15:0] stage0_real_10_2_reg_1333;
reg   [15:0] stage0_imag_10_2_reg_1338;
reg   [15:0] stage0_real_11_2_reg_1343;
reg   [15:0] stage0_imag_11_2_reg_1348;
wire   [15:0] stage0_real_7_fu_649_p1;
reg   [15:0] stage0_real_7_reg_1353;
reg   [15:0] stage0_real_24_2_reg_1358;
reg   [15:0] stage0_imag_24_2_reg_1363;
reg   [15:0] stage0_real_25_2_reg_1368;
reg   [15:0] stage0_imag_25_2_reg_1373;
reg   [15:0] stage0_real_26_2_reg_1378;
reg   [15:0] stage0_imag_26_2_reg_1383;
reg   [15:0] stage0_real_27_2_reg_1388;
reg   [15:0] stage0_imag_27_2_reg_1393;
reg   [13:0] w_real_1_reg_1398;
reg   [13:0] w_imag_1_reg_1404;
wire   [15:0] stage0_real_23_fu_653_p1;
reg   [15:0] stage0_real_23_reg_1410;
reg   [15:0] stage0_real_4_2_reg_1415;
reg   [15:0] stage0_imag_4_2_reg_1420;
reg   [15:0] stage0_real_5_2_reg_1425;
reg   [15:0] stage0_imag_5_2_reg_1430;
reg   [15:0] stage0_real_6_2_reg_1435;
reg   [15:0] stage0_imag_6_2_reg_1440;
reg   [15:0] stage0_real_7_2_reg_1445;
reg   [15:0] stage0_imag_7_2_reg_1450;
wire   [15:0] stage0_real_15_fu_657_p1;
reg   [15:0] stage0_real_15_reg_1455;
reg   [15:0] stage0_real_20_2_reg_1460;
reg   [15:0] stage0_imag_20_2_reg_1465;
reg   [15:0] stage0_real_22_2_reg_1470;
reg   [15:0] stage0_imag_22_2_reg_1475;
reg   [15:0] stage0_real_23_2_reg_1480;
reg   [15:0] stage0_imag_23_2_reg_1485;
reg   [13:0] w_real_3_reg_1490;
reg   [13:0] w_imag_3_reg_1496;
wire   [15:0] stage0_real_31_fu_661_p1;
reg   [15:0] stage0_real_31_reg_1502;
reg   [15:0] stage0_real_12_2_reg_1507;
reg   [15:0] stage0_imag_12_2_reg_1512;
reg   [15:0] stage0_real_13_2_reg_1517;
reg   [15:0] stage0_imag_13_2_reg_1522;
reg   [15:0] stage0_real_15_2_reg_1527;
reg   [15:0] stage0_imag_15_2_reg_1532;
reg   [15:0] stage0_real_29_2_reg_1537;
reg   [15:0] stage0_imag_29_2_reg_1542;
reg   [15:0] stage0_real_30_2_reg_1547;
reg   [15:0] stage0_imag_30_2_reg_1552;
reg   [13:0] w_real_9_reg_1557;
reg   [13:0] w_imag_9_reg_1563;
reg   [15:0] stage2_real_16_1_reg_1569;
reg   [15:0] stage2_imag_16_1_reg_1574;
reg   [13:0] w_real_10_reg_1579;
reg   [13:0] w_imag_10_reg_1584;
reg   [15:0] stage2_real_17_1_reg_1589;
reg   [15:0] stage2_imag_17_1_reg_1594;
reg   [13:0] w_real_11_reg_1599;
reg   [13:0] w_imag_11_reg_1604;
reg   [15:0] b_real_18_reg_1609;
reg   [15:0] b_imag_18_reg_1614;
reg   [15:0] stage2_real_18_1_reg_1619;
reg   [15:0] stage2_imag_18_1_reg_1624;
reg   [13:0] w_real_12_reg_1629;
reg   [13:0] w_imag_12_reg_1634;
reg   [15:0] stage2_real_19_1_reg_1639;
reg   [15:0] stage2_imag_19_1_reg_1644;
reg   [15:0] c_real_22_reg_1649;
reg   [15:0] c_imag_22_reg_1654;
reg   [15:0] stage2_real_4_1_reg_1659;
reg   [15:0] stage2_imag_4_1_reg_1664;
reg   [15:0] stage2_real_20_1_reg_1669;
reg   [15:0] stage2_imag_20_1_reg_1674;
reg   [13:0] w_real_14_reg_1679;
reg   [13:0] w_imag_14_reg_1684;
reg   [15:0] a_real_17_reg_1689;
reg   [15:0] a_imag_17_reg_1694;
reg   [15:0] stage2_real_5_1_reg_1699;
reg   [15:0] stage2_imag_5_1_reg_1704;
reg   [15:0] stage2_real_21_1_reg_1709;
reg   [15:0] stage2_imag_21_1_reg_1714;
reg   [15:0] stage2_real_6_1_reg_1719;
reg   [15:0] stage2_imag_6_1_reg_1724;
reg   [15:0] stage2_real_22_1_reg_1729;
reg   [15:0] stage2_imag_22_1_reg_1734;
reg   [15:0] b_real_23_reg_1739;
reg   [15:0] b_imag_23_reg_1744;
reg   [15:0] stage2_real_7_1_reg_1749;
reg   [15:0] stage2_imag_7_1_reg_1754;
reg   [15:0] stage2_real_23_1_reg_1759;
reg   [15:0] stage2_imag_23_1_reg_1764;
reg   [15:0] stage2_real_24_1_reg_1769;
reg   [15:0] stage2_imag_24_1_reg_1774;
reg   [15:0] stage2_real_25_1_reg_1779;
reg   [15:0] stage2_imag_25_1_reg_1784;
reg   [15:0] stage2_real_26_1_reg_1789;
reg   [15:0] stage2_imag_26_1_reg_1794;
reg   [15:0] stage2_real_27_1_reg_1799;
reg   [15:0] stage2_imag_27_1_reg_1804;
reg   [15:0] stage2_real_28_1_reg_1809;
reg   [15:0] stage2_imag_28_1_reg_1814;
reg   [15:0] stage2_real_29_1_reg_1819;
reg   [15:0] stage2_imag_29_1_reg_1824;
reg   [15:0] stage2_real_30_1_reg_1829;
reg   [15:0] stage2_imag_30_1_reg_1834;
reg   [15:0] stage2_real_31_1_reg_1839;
reg   [15:0] stage2_imag_31_1_reg_1844;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage23_subdone;
wire    grp_cos_16_4_s_fu_97_ap_start;
wire    grp_cos_16_4_s_fu_97_ap_done;
wire    grp_cos_16_4_s_fu_97_ap_idle;
wire    grp_cos_16_4_s_fu_97_ap_ready;
reg    grp_cos_16_4_s_fu_97_ap_ce;
reg   [13:0] grp_cos_16_4_s_fu_97_x_val;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call174;
wire    ap_block_state33_pp0_stage0_iter1_ignore_call174;
reg    ap_block_state65_pp0_stage0_iter2_ignore_call174;
reg    ap_block_pp0_stage0_11001_ignoreCallOp92;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call174;
wire    ap_block_state34_pp0_stage1_iter1_ignore_call174;
reg    ap_block_state66_pp0_stage1_iter2_ignore_call174;
reg    ap_block_pp0_stage1_11001_ignoreCallOp97;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call174;
wire    ap_block_state35_pp0_stage2_iter1_ignore_call174;
reg    ap_block_state67_pp0_stage2_iter2_ignore_call174;
reg    ap_block_pp0_stage2_11001_ignoreCallOp102;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call174;
wire    ap_block_state36_pp0_stage3_iter1_ignore_call174;
reg    ap_block_state68_pp0_stage3_iter2_ignore_call174;
reg    ap_block_pp0_stage3_11001_ignoreCallOp109;
reg    ap_block_state5_pp0_stage4_iter0_ignore_call174;
wire    ap_block_state37_pp0_stage4_iter1_ignore_call174;
reg    ap_block_state69_pp0_stage4_iter2_ignore_call174;
reg    ap_block_pp0_stage4_11001_ignoreCallOp116;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call174;
wire    ap_block_state38_pp0_stage5_iter1_ignore_call174;
reg    ap_block_state70_pp0_stage5_iter2_ignore_call174;
reg    ap_block_pp0_stage5_11001_ignoreCallOp125;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call174;
wire    ap_block_state39_pp0_stage6_iter1_ignore_call174;
reg    ap_block_state71_pp0_stage6_iter2_ignore_call174;
reg    ap_block_pp0_stage6_11001_ignoreCallOp134;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call174;
wire    ap_block_state40_pp0_stage7_iter1_ignore_call174;
reg    ap_block_state72_pp0_stage7_iter2_ignore_call174;
reg    ap_block_pp0_stage7_11001_ignoreCallOp145;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call174;
wire    ap_block_state41_pp0_stage8_iter1_ignore_call174;
reg    ap_block_state73_pp0_stage8_iter2_ignore_call174;
reg    ap_block_pp0_stage8_11001_ignoreCallOp156;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call174;
wire    ap_block_state42_pp0_stage9_iter1_ignore_call174;
reg    ap_block_state74_pp0_stage9_iter2_ignore_call174;
reg    ap_block_pp0_stage9_11001_ignoreCallOp169;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call174;
wire    ap_block_state43_pp0_stage10_iter1_ignore_call174;
reg    ap_block_state75_pp0_stage10_iter2_ignore_call174;
reg    ap_block_pp0_stage10_11001_ignoreCallOp182;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call174;
wire    ap_block_state44_pp0_stage11_iter1_ignore_call174;
reg    ap_block_state76_pp0_stage11_iter2_ignore_call174;
reg    ap_block_pp0_stage11_11001_ignoreCallOp197;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call174;
wire    ap_block_state45_pp0_stage12_iter1_ignore_call174;
reg    ap_block_state77_pp0_stage12_iter2_ignore_call174;
reg    ap_block_pp0_stage12_11001_ignoreCallOp212;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call174;
wire    ap_block_state46_pp0_stage13_iter1_ignore_call174;
reg    ap_block_state78_pp0_stage13_iter2_ignore_call174;
reg    ap_block_pp0_stage13_11001_ignoreCallOp229;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call174;
wire    ap_block_state47_pp0_stage14_iter1_ignore_call174;
reg    ap_block_state79_pp0_stage14_iter2_ignore_call174;
reg    ap_block_pp0_stage14_11001_ignoreCallOp246;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call174;
wire    ap_block_state48_pp0_stage15_iter1_ignore_call174;
reg    ap_block_state80_pp0_stage15_iter2_ignore_call174;
reg    ap_block_pp0_stage15_11001_ignoreCallOp265;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call174;
wire    ap_block_state49_pp0_stage16_iter1_ignore_call174;
reg    ap_block_state81_pp0_stage16_iter2_ignore_call174;
reg    ap_block_pp0_stage16_11001_ignoreCallOp284;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call174;
wire    ap_block_state50_pp0_stage17_iter1_ignore_call174;
reg    ap_block_state82_pp0_stage17_iter2_ignore_call174;
reg    ap_block_pp0_stage17_11001_ignoreCallOp305;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call174;
wire    ap_block_state51_pp0_stage18_iter1_ignore_call174;
reg    ap_block_state83_pp0_stage18_iter2_ignore_call174;
reg    ap_block_pp0_stage18_11001_ignoreCallOp326;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call174;
wire    ap_block_state52_pp0_stage19_iter1_ignore_call174;
reg    ap_block_state84_pp0_stage19_iter2_ignore_call174;
reg    ap_block_pp0_stage19_11001_ignoreCallOp349;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call174;
wire    ap_block_state53_pp0_stage20_iter1_ignore_call174;
reg    ap_block_state85_pp0_stage20_iter2_ignore_call174;
reg    ap_block_pp0_stage20_11001_ignoreCallOp372;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call214;
wire    ap_block_state54_pp0_stage21_iter1_ignore_call214;
reg    ap_block_state86_pp0_stage21_iter2_ignore_call214;
reg    ap_block_pp0_stage21_11001_ignoreCallOp399;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call214;
wire    ap_block_state55_pp0_stage22_iter1_ignore_call214;
reg    ap_block_state87_pp0_stage22_iter2_ignore_call214;
reg    ap_block_pp0_stage22_11001_ignoreCallOp422;
reg    ap_block_state24_pp0_stage23_iter0_ignore_call254;
wire    ap_block_state56_pp0_stage23_iter1_ignore_call254;
reg    ap_block_state88_pp0_stage23_iter2_ignore_call254;
reg    ap_block_pp0_stage23_11001_ignoreCallOp449;
reg    ap_block_state25_pp0_stage24_iter0_ignore_call254;
reg    ap_block_state57_pp0_stage24_iter1_ignore_call254;
reg    ap_block_pp0_stage24_11001_ignoreCallOp472;
reg    ap_block_state26_pp0_stage25_iter0_ignore_call256;
reg    ap_block_state58_pp0_stage25_iter1_ignore_call256;
reg    ap_block_pp0_stage25_11001_ignoreCallOp506;
reg    ap_block_state27_pp0_stage26_iter0_ignore_call256;
reg    ap_block_state59_pp0_stage26_iter1_ignore_call256;
reg    ap_block_pp0_stage26_11001_ignoreCallOp539;
reg    ap_block_state28_pp0_stage27_iter0_ignore_call212;
reg    ap_block_state60_pp0_stage27_iter1_ignore_call212;
reg    ap_block_pp0_stage27_11001_ignoreCallOp571;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call212;
reg    ap_block_state61_pp0_stage28_iter1_ignore_call212;
reg    ap_block_pp0_stage28_11001_ignoreCallOp606;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call216;
reg    ap_block_state62_pp0_stage29_iter1_ignore_call216;
reg    ap_block_pp0_stage29_11001_ignoreCallOp643;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call216;
reg    ap_block_state63_pp0_stage30_iter1_ignore_call216;
reg    ap_block_pp0_stage30_11001_ignoreCallOp681;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call294;
reg    ap_block_state64_pp0_stage31_iter1_ignore_call294;
reg    ap_block_pp0_stage31_11001_ignoreCallOp724;
wire    grp_sin_16_4_s_fu_118_ap_start;
wire    grp_sin_16_4_s_fu_118_ap_done;
wire    grp_sin_16_4_s_fu_118_ap_idle;
wire    grp_sin_16_4_s_fu_118_ap_ready;
reg    grp_sin_16_4_s_fu_118_ap_ce;
reg   [13:0] grp_sin_16_4_s_fu_118_x_val;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call175;
wire    ap_block_state33_pp0_stage0_iter1_ignore_call175;
reg    ap_block_state65_pp0_stage0_iter2_ignore_call175;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call175;
wire    ap_block_state34_pp0_stage1_iter1_ignore_call175;
reg    ap_block_state66_pp0_stage1_iter2_ignore_call175;
reg    ap_block_pp0_stage1_11001_ignoreCallOp98;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call175;
wire    ap_block_state35_pp0_stage2_iter1_ignore_call175;
reg    ap_block_state67_pp0_stage2_iter2_ignore_call175;
reg    ap_block_pp0_stage2_11001_ignoreCallOp103;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call175;
wire    ap_block_state36_pp0_stage3_iter1_ignore_call175;
reg    ap_block_state68_pp0_stage3_iter2_ignore_call175;
reg    ap_block_pp0_stage3_11001_ignoreCallOp110;
reg    ap_block_state5_pp0_stage4_iter0_ignore_call175;
wire    ap_block_state37_pp0_stage4_iter1_ignore_call175;
reg    ap_block_state69_pp0_stage4_iter2_ignore_call175;
reg    ap_block_pp0_stage4_11001_ignoreCallOp117;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call175;
wire    ap_block_state38_pp0_stage5_iter1_ignore_call175;
reg    ap_block_state70_pp0_stage5_iter2_ignore_call175;
reg    ap_block_pp0_stage5_11001_ignoreCallOp126;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call175;
wire    ap_block_state39_pp0_stage6_iter1_ignore_call175;
reg    ap_block_state71_pp0_stage6_iter2_ignore_call175;
reg    ap_block_pp0_stage6_11001_ignoreCallOp135;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call175;
wire    ap_block_state40_pp0_stage7_iter1_ignore_call175;
reg    ap_block_state72_pp0_stage7_iter2_ignore_call175;
reg    ap_block_pp0_stage7_11001_ignoreCallOp146;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call175;
wire    ap_block_state41_pp0_stage8_iter1_ignore_call175;
reg    ap_block_state73_pp0_stage8_iter2_ignore_call175;
reg    ap_block_pp0_stage8_11001_ignoreCallOp157;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call175;
wire    ap_block_state42_pp0_stage9_iter1_ignore_call175;
reg    ap_block_state74_pp0_stage9_iter2_ignore_call175;
reg    ap_block_pp0_stage9_11001_ignoreCallOp170;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call175;
wire    ap_block_state43_pp0_stage10_iter1_ignore_call175;
reg    ap_block_state75_pp0_stage10_iter2_ignore_call175;
reg    ap_block_pp0_stage10_11001_ignoreCallOp183;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call175;
wire    ap_block_state44_pp0_stage11_iter1_ignore_call175;
reg    ap_block_state76_pp0_stage11_iter2_ignore_call175;
reg    ap_block_pp0_stage11_11001_ignoreCallOp198;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call175;
wire    ap_block_state45_pp0_stage12_iter1_ignore_call175;
reg    ap_block_state77_pp0_stage12_iter2_ignore_call175;
reg    ap_block_pp0_stage12_11001_ignoreCallOp213;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call175;
wire    ap_block_state46_pp0_stage13_iter1_ignore_call175;
reg    ap_block_state78_pp0_stage13_iter2_ignore_call175;
reg    ap_block_pp0_stage13_11001_ignoreCallOp230;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call175;
wire    ap_block_state47_pp0_stage14_iter1_ignore_call175;
reg    ap_block_state79_pp0_stage14_iter2_ignore_call175;
reg    ap_block_pp0_stage14_11001_ignoreCallOp247;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call175;
wire    ap_block_state48_pp0_stage15_iter1_ignore_call175;
reg    ap_block_state80_pp0_stage15_iter2_ignore_call175;
reg    ap_block_pp0_stage15_11001_ignoreCallOp266;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call175;
wire    ap_block_state49_pp0_stage16_iter1_ignore_call175;
reg    ap_block_state81_pp0_stage16_iter2_ignore_call175;
reg    ap_block_pp0_stage16_11001_ignoreCallOp285;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call175;
wire    ap_block_state50_pp0_stage17_iter1_ignore_call175;
reg    ap_block_state82_pp0_stage17_iter2_ignore_call175;
reg    ap_block_pp0_stage17_11001_ignoreCallOp306;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call175;
wire    ap_block_state51_pp0_stage18_iter1_ignore_call175;
reg    ap_block_state83_pp0_stage18_iter2_ignore_call175;
reg    ap_block_pp0_stage18_11001_ignoreCallOp327;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call175;
wire    ap_block_state52_pp0_stage19_iter1_ignore_call175;
reg    ap_block_state84_pp0_stage19_iter2_ignore_call175;
reg    ap_block_pp0_stage19_11001_ignoreCallOp350;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call175;
wire    ap_block_state53_pp0_stage20_iter1_ignore_call175;
reg    ap_block_state85_pp0_stage20_iter2_ignore_call175;
reg    ap_block_pp0_stage20_11001_ignoreCallOp373;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call215;
wire    ap_block_state54_pp0_stage21_iter1_ignore_call215;
reg    ap_block_state86_pp0_stage21_iter2_ignore_call215;
reg    ap_block_pp0_stage21_11001_ignoreCallOp400;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call215;
wire    ap_block_state55_pp0_stage22_iter1_ignore_call215;
reg    ap_block_state87_pp0_stage22_iter2_ignore_call215;
reg    ap_block_pp0_stage22_11001_ignoreCallOp423;
reg    ap_block_state24_pp0_stage23_iter0_ignore_call255;
wire    ap_block_state56_pp0_stage23_iter1_ignore_call255;
reg    ap_block_state88_pp0_stage23_iter2_ignore_call255;
reg    ap_block_pp0_stage23_11001_ignoreCallOp450;
reg    ap_block_state25_pp0_stage24_iter0_ignore_call255;
reg    ap_block_state57_pp0_stage24_iter1_ignore_call255;
reg    ap_block_pp0_stage24_11001_ignoreCallOp473;
reg    ap_block_state26_pp0_stage25_iter0_ignore_call257;
reg    ap_block_state58_pp0_stage25_iter1_ignore_call257;
reg    ap_block_pp0_stage25_11001_ignoreCallOp507;
reg    ap_block_state27_pp0_stage26_iter0_ignore_call257;
reg    ap_block_state59_pp0_stage26_iter1_ignore_call257;
reg    ap_block_pp0_stage26_11001_ignoreCallOp540;
reg    ap_block_state28_pp0_stage27_iter0_ignore_call213;
reg    ap_block_state60_pp0_stage27_iter1_ignore_call213;
reg    ap_block_pp0_stage27_11001_ignoreCallOp572;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call213;
reg    ap_block_state61_pp0_stage28_iter1_ignore_call213;
reg    ap_block_pp0_stage28_11001_ignoreCallOp607;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call217;
reg    ap_block_state62_pp0_stage29_iter1_ignore_call217;
reg    ap_block_pp0_stage29_11001_ignoreCallOp644;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call217;
reg    ap_block_state63_pp0_stage30_iter1_ignore_call217;
reg    ap_block_pp0_stage30_11001_ignoreCallOp682;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call295;
reg    ap_block_state64_pp0_stage31_iter1_ignore_call295;
reg    ap_block_pp0_stage31_11001_ignoreCallOp725;
wire    grp_radix4_bfly_fu_139_ap_ready;
reg   [15:0] grp_radix4_bfly_fu_139_a_real_read;
reg   [15:0] grp_radix4_bfly_fu_139_a_imag_read;
reg   [15:0] grp_radix4_bfly_fu_139_b_real_read;
reg   [15:0] grp_radix4_bfly_fu_139_b_imag_read;
reg   [15:0] grp_radix4_bfly_fu_139_c_real_read;
reg   [15:0] grp_radix4_bfly_fu_139_c_imag_read;
reg   [15:0] grp_radix4_bfly_fu_139_d_real_read;
reg   [15:0] grp_radix4_bfly_fu_139_d_imag_read;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_0;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_1;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_2;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_3;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_4;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_5;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_6;
wire   [15:0] grp_radix4_bfly_fu_139_ap_return_7;
reg   [15:0] grp_cmul_fu_151_x_real_val;
reg   [15:0] grp_cmul_fu_151_x_imag_val;
reg   [13:0] grp_cmul_fu_151_w_real_val;
reg   [13:0] grp_cmul_fu_151_w_imag_val;
wire   [15:0] grp_cmul_fu_151_ap_return_0;
wire   [15:0] grp_cmul_fu_151_ap_return_1;
reg    grp_cmul_fu_151_ap_ce;
reg    ap_block_state27_pp0_stage26_iter0_ignore_call176;
reg    ap_block_state59_pp0_stage26_iter1_ignore_call176;
reg    ap_block_pp0_stage26_11001_ignoreCallOp534;
reg    ap_block_state28_pp0_stage27_iter0_ignore_call176;
reg    ap_block_state60_pp0_stage27_iter1_ignore_call176;
reg    ap_block_pp0_stage27_11001_ignoreCallOp569;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call176;
reg    ap_block_state61_pp0_stage28_iter1_ignore_call176;
reg    ap_block_pp0_stage28_11001_ignoreCallOp603;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call176;
reg    ap_block_state62_pp0_stage29_iter1_ignore_call176;
reg    ap_block_pp0_stage29_11001_ignoreCallOp640;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call176;
reg    ap_block_state63_pp0_stage30_iter1_ignore_call176;
reg    ap_block_pp0_stage30_11001_ignoreCallOp676;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call179;
reg    ap_block_state64_pp0_stage31_iter1_ignore_call179;
reg    ap_block_pp0_stage31_11001_ignoreCallOp717;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call182;
wire    ap_block_state33_pp0_stage0_iter1_ignore_call182;
reg    ap_block_state65_pp0_stage0_iter2_ignore_call182;
reg    ap_block_pp0_stage0_11001_ignoreCallOp753;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call258;
wire    ap_block_state34_pp0_stage1_iter1_ignore_call258;
reg    ap_block_state66_pp0_stage1_iter2_ignore_call258;
reg    ap_block_pp0_stage1_11001_ignoreCallOp791;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call261;
wire    ap_block_state35_pp0_stage2_iter1_ignore_call261;
reg    ap_block_state67_pp0_stage2_iter2_ignore_call261;
reg    ap_block_pp0_stage2_11001_ignoreCallOp817;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call264;
wire    ap_block_state36_pp0_stage3_iter1_ignore_call264;
reg    ap_block_state68_pp0_stage3_iter2_ignore_call264;
reg    ap_block_pp0_stage3_11001_ignoreCallOp842;
reg    ap_block_state5_pp0_stage4_iter0_ignore_call194;
wire    ap_block_state37_pp0_stage4_iter1_ignore_call194;
reg    ap_block_state69_pp0_stage4_iter2_ignore_call194;
reg    ap_block_pp0_stage4_11001_ignoreCallOp871;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call197;
wire    ap_block_state38_pp0_stage5_iter1_ignore_call197;
reg    ap_block_state70_pp0_stage5_iter2_ignore_call197;
reg    ap_block_pp0_stage5_11001_ignoreCallOp895;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call200;
wire    ap_block_state39_pp0_stage6_iter1_ignore_call200;
reg    ap_block_state71_pp0_stage6_iter2_ignore_call200;
reg    ap_block_pp0_stage6_11001_ignoreCallOp917;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call276;
wire    ap_block_state40_pp0_stage7_iter1_ignore_call276;
reg    ap_block_state72_pp0_stage7_iter2_ignore_call276;
reg    ap_block_pp0_stage7_11001_ignoreCallOp951;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call279;
wire    ap_block_state41_pp0_stage8_iter1_ignore_call279;
reg    ap_block_state73_pp0_stage8_iter2_ignore_call279;
reg    ap_block_pp0_stage8_11001_ignoreCallOp973;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call282;
wire    ap_block_state42_pp0_stage9_iter1_ignore_call282;
reg    ap_block_state74_pp0_stage9_iter2_ignore_call282;
reg    ap_block_pp0_stage9_11001_ignoreCallOp999;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call218;
wire    ap_block_state43_pp0_stage10_iter1_ignore_call218;
reg    ap_block_state75_pp0_stage10_iter2_ignore_call218;
reg    ap_block_pp0_stage10_11001_ignoreCallOp1024;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call221;
wire    ap_block_state44_pp0_stage11_iter1_ignore_call221;
reg    ap_block_state76_pp0_stage11_iter2_ignore_call221;
reg    ap_block_pp0_stage11_11001_ignoreCallOp1048;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call224;
wire    ap_block_state45_pp0_stage12_iter1_ignore_call224;
reg    ap_block_state77_pp0_stage12_iter2_ignore_call224;
reg    ap_block_pp0_stage12_11001_ignoreCallOp1065;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call296;
wire    ap_block_state46_pp0_stage13_iter1_ignore_call296;
reg    ap_block_state78_pp0_stage13_iter2_ignore_call296;
reg    ap_block_pp0_stage13_11001_ignoreCallOp1098;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call299;
wire    ap_block_state47_pp0_stage14_iter1_ignore_call299;
reg    ap_block_state79_pp0_stage14_iter2_ignore_call299;
reg    ap_block_pp0_stage14_11001_ignoreCallOp1114;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call302;
wire    ap_block_state48_pp0_stage15_iter1_ignore_call302;
reg    ap_block_state80_pp0_stage15_iter2_ignore_call302;
reg    ap_block_pp0_stage15_11001_ignoreCallOp1134;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call236;
wire    ap_block_state49_pp0_stage16_iter1_ignore_call236;
reg    ap_block_state81_pp0_stage16_iter2_ignore_call236;
reg    ap_block_pp0_stage16_11001_ignoreCallOp1153;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call239;
wire    ap_block_state50_pp0_stage17_iter1_ignore_call239;
reg    ap_block_state82_pp0_stage17_iter2_ignore_call239;
reg    ap_block_pp0_stage17_11001_ignoreCallOp1171;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call242;
wire    ap_block_state51_pp0_stage18_iter1_ignore_call242;
reg    ap_block_state83_pp0_stage18_iter2_ignore_call242;
reg    ap_block_pp0_stage18_11001_ignoreCallOp1182;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call314;
wire    ap_block_state52_pp0_stage19_iter1_ignore_call314;
reg    ap_block_state84_pp0_stage19_iter2_ignore_call314;
reg    ap_block_pp0_stage19_11001_ignoreCallOp1206;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call317;
wire    ap_block_state53_pp0_stage20_iter1_ignore_call317;
reg    ap_block_state85_pp0_stage20_iter2_ignore_call317;
reg    ap_block_pp0_stage20_11001_ignoreCallOp1213;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call320;
wire    ap_block_state54_pp0_stage21_iter1_ignore_call320;
reg    ap_block_state86_pp0_stage21_iter2_ignore_call320;
reg    ap_block_pp0_stage21_11001_ignoreCallOp1224;
wire    grp_radix4_bfly_1_fu_159_ap_ready;
reg   [15:0] grp_radix4_bfly_1_fu_159_a_real_read;
reg   [15:0] grp_radix4_bfly_1_fu_159_a_imag_read;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_0;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_1;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_2;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_3;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_4;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_5;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_6;
wire   [15:0] grp_radix4_bfly_1_fu_159_ap_return_7;
wire    grp_radix2_bfly_fu_171_ap_start;
wire    grp_radix2_bfly_fu_171_ap_done;
wire    grp_radix2_bfly_fu_171_ap_idle;
wire    grp_radix2_bfly_fu_171_ap_ready;
reg    grp_radix2_bfly_fu_171_ap_ce;
reg   [15:0] grp_radix2_bfly_fu_171_a_real_read;
reg   [15:0] grp_radix2_bfly_fu_171_a_imag_read;
reg   [15:0] grp_radix2_bfly_fu_171_b_real_read;
reg   [15:0] grp_radix2_bfly_fu_171_b_imag_read;
reg   [13:0] grp_radix2_bfly_fu_171_w_real_val;
reg   [13:0] grp_radix2_bfly_fu_171_w_imag_val;
wire   [15:0] grp_radix2_bfly_fu_171_ap_return_0;
wire   [15:0] grp_radix2_bfly_fu_171_ap_return_1;
wire   [15:0] grp_radix2_bfly_fu_171_ap_return_2;
wire   [15:0] grp_radix2_bfly_fu_171_ap_return_3;
reg    ap_block_state5_pp0_stage4_iter0_ignore_call332;
wire    ap_block_state37_pp0_stage4_iter1_ignore_call332;
reg    ap_block_state69_pp0_stage4_iter2_ignore_call332;
reg    ap_block_pp0_stage4_11001_ignoreCallOp878;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call332;
wire    ap_block_state38_pp0_stage5_iter1_ignore_call332;
reg    ap_block_state70_pp0_stage5_iter2_ignore_call332;
reg    ap_block_pp0_stage5_11001_ignoreCallOp902;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call332;
wire    ap_block_state39_pp0_stage6_iter1_ignore_call332;
reg    ap_block_state71_pp0_stage6_iter2_ignore_call332;
reg    ap_block_pp0_stage6_11001_ignoreCallOp933;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call332;
wire    ap_block_state40_pp0_stage7_iter1_ignore_call332;
reg    ap_block_state72_pp0_stage7_iter2_ignore_call332;
reg    ap_block_pp0_stage7_11001_ignoreCallOp956;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call332;
wire    ap_block_state41_pp0_stage8_iter1_ignore_call332;
reg    ap_block_state73_pp0_stage8_iter2_ignore_call332;
reg    ap_block_pp0_stage8_11001_ignoreCallOp977;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call337;
wire    ap_block_state42_pp0_stage9_iter1_ignore_call337;
reg    ap_block_state74_pp0_stage9_iter2_ignore_call337;
reg    ap_block_pp0_stage9_11001_ignoreCallOp1012;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call337;
wire    ap_block_state43_pp0_stage10_iter1_ignore_call337;
reg    ap_block_state75_pp0_stage10_iter2_ignore_call337;
reg    ap_block_pp0_stage10_11001_ignoreCallOp1031;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call342;
wire    ap_block_state44_pp0_stage11_iter1_ignore_call342;
reg    ap_block_state76_pp0_stage11_iter2_ignore_call342;
reg    ap_block_pp0_stage11_11001_ignoreCallOp1055;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call342;
wire    ap_block_state45_pp0_stage12_iter1_ignore_call342;
reg    ap_block_state77_pp0_stage12_iter2_ignore_call342;
reg    ap_block_pp0_stage12_11001_ignoreCallOp1081;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call347;
wire    ap_block_state46_pp0_stage13_iter1_ignore_call347;
reg    ap_block_state78_pp0_stage13_iter2_ignore_call347;
reg    ap_block_pp0_stage13_11001_ignoreCallOp1103;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call347;
wire    ap_block_state47_pp0_stage14_iter1_ignore_call347;
reg    ap_block_state79_pp0_stage14_iter2_ignore_call347;
reg    ap_block_pp0_stage14_11001_ignoreCallOp1118;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call352;
wire    ap_block_state48_pp0_stage15_iter1_ignore_call352;
reg    ap_block_state80_pp0_stage15_iter2_ignore_call352;
reg    ap_block_pp0_stage15_11001_ignoreCallOp1147;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call352;
wire    ap_block_state49_pp0_stage16_iter1_ignore_call352;
reg    ap_block_state81_pp0_stage16_iter2_ignore_call352;
reg    ap_block_pp0_stage16_11001_ignoreCallOp1160;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call359;
wire    ap_block_state50_pp0_stage17_iter1_ignore_call359;
reg    ap_block_state82_pp0_stage17_iter2_ignore_call359;
reg    ap_block_pp0_stage17_11001_ignoreCallOp1178;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call359;
wire    ap_block_state51_pp0_stage18_iter1_ignore_call359;
reg    ap_block_state83_pp0_stage18_iter2_ignore_call359;
reg    ap_block_pp0_stage18_11001_ignoreCallOp1197;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call364;
wire    ap_block_state52_pp0_stage19_iter1_ignore_call364;
reg    ap_block_state84_pp0_stage19_iter2_ignore_call364;
reg    ap_block_pp0_stage19_11001_ignoreCallOp1211;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call364;
wire    ap_block_state53_pp0_stage20_iter1_ignore_call364;
reg    ap_block_state85_pp0_stage20_iter2_ignore_call364;
reg    ap_block_pp0_stage20_11001_ignoreCallOp1217;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call371;
wire    ap_block_state54_pp0_stage21_iter1_ignore_call371;
reg    ap_block_state86_pp0_stage21_iter2_ignore_call371;
reg    ap_block_pp0_stage21_11001_ignoreCallOp1236;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call371;
wire    ap_block_state55_pp0_stage22_iter1_ignore_call371;
reg    ap_block_state87_pp0_stage22_iter2_ignore_call371;
reg    ap_block_pp0_stage22_11001_ignoreCallOp1238;
reg    ap_block_state24_pp0_stage23_iter0_ignore_call378;
wire    ap_block_state56_pp0_stage23_iter1_ignore_call378;
reg    ap_block_state88_pp0_stage23_iter2_ignore_call378;
reg    ap_block_pp0_stage23_11001_ignoreCallOp1245;
reg    ap_block_state25_pp0_stage24_iter0_ignore_call378;
reg    ap_block_state57_pp0_stage24_iter1_ignore_call378;
reg    ap_block_pp0_stage24_11001_ignoreCallOp1247;
reg    ap_block_state26_pp0_stage25_iter0_ignore_call383;
reg    ap_block_state58_pp0_stage25_iter1_ignore_call383;
reg    ap_block_pp0_stage25_11001_ignoreCallOp1256;
reg    ap_block_state27_pp0_stage26_iter0_ignore_call383;
reg    ap_block_state59_pp0_stage26_iter1_ignore_call383;
reg    ap_block_pp0_stage26_11001_ignoreCallOp1260;
reg    ap_block_state28_pp0_stage27_iter0_ignore_call390;
reg    ap_block_state60_pp0_stage27_iter1_ignore_call390;
reg    ap_block_pp0_stage27_11001_ignoreCallOp1269;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call390;
reg    ap_block_state61_pp0_stage28_iter1_ignore_call390;
reg    ap_block_pp0_stage28_11001_ignoreCallOp1273;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call397;
reg    ap_block_state62_pp0_stage29_iter1_ignore_call397;
reg    ap_block_pp0_stage29_11001_ignoreCallOp1282;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call397;
reg    ap_block_state63_pp0_stage30_iter1_ignore_call397;
reg    ap_block_pp0_stage30_11001_ignoreCallOp1286;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call404;
reg    ap_block_state64_pp0_stage31_iter1_ignore_call404;
reg    ap_block_pp0_stage31_11001_ignoreCallOp1295;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call404;
wire    ap_block_state33_pp0_stage0_iter1_ignore_call404;
reg    ap_block_state65_pp0_stage0_iter2_ignore_call404;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1299;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call411;
wire    ap_block_state34_pp0_stage1_iter1_ignore_call411;
reg    ap_block_state66_pp0_stage1_iter2_ignore_call411;
reg    ap_block_pp0_stage1_11001_ignoreCallOp1308;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call411;
wire    ap_block_state35_pp0_stage2_iter1_ignore_call411;
reg    ap_block_state67_pp0_stage2_iter2_ignore_call411;
reg    ap_block_pp0_stage2_11001_ignoreCallOp1312;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call418;
wire    ap_block_state36_pp0_stage3_iter1_ignore_call418;
reg    ap_block_state68_pp0_stage3_iter2_ignore_call418;
reg    ap_block_pp0_stage3_11001_ignoreCallOp1321;
reg    grp_cos_16_4_s_fu_97_ap_start_reg;
reg    grp_cos_16_4_s_fu_97_onepulse_ap_start;
reg    grp_sin_16_4_s_fu_118_ap_start_reg;
reg    grp_sin_16_4_s_fu_118_onepulse_ap_start;
reg    grp_radix2_bfly_fu_171_ap_start_reg;
wire   [32:0] p_s_fu_665_p4;
reg    ap_block_pp0_stage24_01001;
wire   [32:0] p_1_fu_676_p4;
reg    ap_block_pp0_stage25_01001;
wire   [32:0] p_2_fu_687_p4;
reg    ap_block_pp0_stage26_01001;
wire   [32:0] p_3_fu_698_p4;
reg    ap_block_pp0_stage27_01001;
wire   [32:0] p_4_fu_709_p4;
reg    ap_block_pp0_stage28_01001;
wire   [32:0] p_5_fu_718_p4;
reg    ap_block_pp0_stage29_01001;
wire   [32:0] p_6_fu_727_p4;
reg    ap_block_pp0_stage30_01001;
wire   [32:0] p_7_fu_736_p4;
reg    ap_block_pp0_stage31_01001;
wire   [32:0] p_8_fu_745_p4;
reg    ap_block_pp0_stage0_01001;
wire   [32:0] p_9_fu_756_p4;
reg    ap_block_pp0_stage1_01001;
wire   [32:0] p_10_fu_767_p4;
reg    ap_block_pp0_stage2_01001;
wire   [32:0] p_11_fu_778_p4;
reg    ap_block_pp0_stage3_01001;
wire   [32:0] p_12_fu_789_p4;
reg    ap_block_pp0_stage4_01001;
wire   [32:0] p_13_fu_800_p4;
reg    ap_block_pp0_stage5_01001;
wire   [32:0] p_14_fu_811_p4;
reg    ap_block_pp0_stage6_01001;
wire   [32:0] p_15_fu_822_p4;
reg    ap_block_pp0_stage7_01001;
wire   [32:0] p_16_fu_833_p4;
reg    ap_block_pp0_stage8_01001;
wire   [32:0] p_17_fu_842_p4;
reg    ap_block_pp0_stage9_01001;
wire   [32:0] p_18_fu_851_p4;
reg    ap_block_pp0_stage10_01001;
wire   [32:0] p_19_fu_860_p4;
reg    ap_block_pp0_stage11_01001;
wire   [32:0] p_20_fu_869_p4;
reg    ap_block_pp0_stage12_01001;
wire   [32:0] p_21_fu_878_p4;
reg    ap_block_pp0_stage13_01001;
wire   [32:0] p_22_fu_887_p4;
reg    ap_block_pp0_stage14_01001;
wire   [32:0] p_23_fu_896_p4;
reg    ap_block_pp0_stage15_01001;
wire   [32:0] p_24_fu_905_p4;
reg    ap_block_pp0_stage16_01001;
wire   [32:0] p_25_fu_914_p4;
reg    ap_block_pp0_stage17_01001;
wire   [32:0] p_26_fu_923_p4;
reg    ap_block_pp0_stage18_01001;
wire   [32:0] p_27_fu_932_p4;
reg    ap_block_pp0_stage19_01001;
wire   [32:0] p_28_fu_941_p4;
reg    ap_block_pp0_stage20_01001;
wire   [32:0] p_29_fu_950_p4;
reg    ap_block_pp0_stage21_01001;
wire   [32:0] p_30_fu_959_p4;
reg    ap_block_pp0_stage22_01001;
wire   [32:0] p_0_fu_968_p4;
reg    ap_block_pp0_stage23_01001;
reg   [31:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_cos_16_4_s_fu_97_ap_start_reg = 1'b0;
#0 grp_sin_16_4_s_fu_118_ap_start_reg = 1'b0;
#0 grp_radix2_bfly_fu_171_ap_start_reg = 1'b0;
end

fft32_cos_16_4_s grp_cos_16_4_s_fu_97(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_16_4_s_fu_97_ap_start),
    .ap_done(grp_cos_16_4_s_fu_97_ap_done),
    .ap_idle(grp_cos_16_4_s_fu_97_ap_idle),
    .ap_ready(grp_cos_16_4_s_fu_97_ap_ready),
    .ap_ce(grp_cos_16_4_s_fu_97_ap_ce),
    .x_val(grp_cos_16_4_s_fu_97_x_val),
    .ap_return(grp_cos_16_4_s_fu_97_ap_return)
);

fft32_sin_16_4_s grp_sin_16_4_s_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_16_4_s_fu_118_ap_start),
    .ap_done(grp_sin_16_4_s_fu_118_ap_done),
    .ap_idle(grp_sin_16_4_s_fu_118_ap_idle),
    .ap_ready(grp_sin_16_4_s_fu_118_ap_ready),
    .ap_ce(grp_sin_16_4_s_fu_118_ap_ce),
    .x_val(grp_sin_16_4_s_fu_118_x_val),
    .ap_return(grp_sin_16_4_s_fu_118_ap_return)
);

fft32_radix4_bfly grp_radix4_bfly_fu_139(
    .ap_ready(grp_radix4_bfly_fu_139_ap_ready),
    .a_real_read(grp_radix4_bfly_fu_139_a_real_read),
    .a_imag_read(grp_radix4_bfly_fu_139_a_imag_read),
    .b_real_read(grp_radix4_bfly_fu_139_b_real_read),
    .b_imag_read(grp_radix4_bfly_fu_139_b_imag_read),
    .c_real_read(grp_radix4_bfly_fu_139_c_real_read),
    .c_imag_read(grp_radix4_bfly_fu_139_c_imag_read),
    .d_real_read(grp_radix4_bfly_fu_139_d_real_read),
    .d_imag_read(grp_radix4_bfly_fu_139_d_imag_read),
    .ap_return_0(grp_radix4_bfly_fu_139_ap_return_0),
    .ap_return_1(grp_radix4_bfly_fu_139_ap_return_1),
    .ap_return_2(grp_radix4_bfly_fu_139_ap_return_2),
    .ap_return_3(grp_radix4_bfly_fu_139_ap_return_3),
    .ap_return_4(grp_radix4_bfly_fu_139_ap_return_4),
    .ap_return_5(grp_radix4_bfly_fu_139_ap_return_5),
    .ap_return_6(grp_radix4_bfly_fu_139_ap_return_6),
    .ap_return_7(grp_radix4_bfly_fu_139_ap_return_7)
);

fft32_cmul grp_cmul_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_real_val(grp_cmul_fu_151_x_real_val),
    .x_imag_val(grp_cmul_fu_151_x_imag_val),
    .w_real_val(grp_cmul_fu_151_w_real_val),
    .w_imag_val(grp_cmul_fu_151_w_imag_val),
    .ap_return_0(grp_cmul_fu_151_ap_return_0),
    .ap_return_1(grp_cmul_fu_151_ap_return_1),
    .ap_ce(grp_cmul_fu_151_ap_ce)
);

fft32_radix4_bfly_1 grp_radix4_bfly_1_fu_159(
    .ap_ready(grp_radix4_bfly_1_fu_159_ap_ready),
    .a_real_read(grp_radix4_bfly_1_fu_159_a_real_read),
    .a_imag_read(grp_radix4_bfly_1_fu_159_a_imag_read),
    .b_real_read(reg_339),
    .b_imag_read(reg_344),
    .c_real_read(reg_349),
    .c_imag_read(reg_354),
    .d_real_read(grp_cmul_fu_151_ap_return_0),
    .d_imag_read(grp_cmul_fu_151_ap_return_1),
    .ap_return_0(grp_radix4_bfly_1_fu_159_ap_return_0),
    .ap_return_1(grp_radix4_bfly_1_fu_159_ap_return_1),
    .ap_return_2(grp_radix4_bfly_1_fu_159_ap_return_2),
    .ap_return_3(grp_radix4_bfly_1_fu_159_ap_return_3),
    .ap_return_4(grp_radix4_bfly_1_fu_159_ap_return_4),
    .ap_return_5(grp_radix4_bfly_1_fu_159_ap_return_5),
    .ap_return_6(grp_radix4_bfly_1_fu_159_ap_return_6),
    .ap_return_7(grp_radix4_bfly_1_fu_159_ap_return_7)
);

fft32_radix2_bfly grp_radix2_bfly_fu_171(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix2_bfly_fu_171_ap_start),
    .ap_done(grp_radix2_bfly_fu_171_ap_done),
    .ap_idle(grp_radix2_bfly_fu_171_ap_idle),
    .ap_ready(grp_radix2_bfly_fu_171_ap_ready),
    .ap_ce(grp_radix2_bfly_fu_171_ap_ce),
    .a_real_read(grp_radix2_bfly_fu_171_a_real_read),
    .a_imag_read(grp_radix2_bfly_fu_171_a_imag_read),
    .b_real_read(grp_radix2_bfly_fu_171_b_real_read),
    .b_imag_read(grp_radix2_bfly_fu_171_b_imag_read),
    .w_real_val(grp_radix2_bfly_fu_171_w_real_val),
    .w_imag_val(grp_radix2_bfly_fu_171_w_imag_val),
    .ap_return_0(grp_radix2_bfly_fu_171_ap_return_0),
    .ap_return_1(grp_radix2_bfly_fu_171_ap_return_1),
    .ap_return_2(grp_radix2_bfly_fu_171_ap_return_2),
    .ap_return_3(grp_radix2_bfly_fu_171_ap_return_3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage23_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_16_4_s_fu_97_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
            grp_cos_16_4_s_fu_97_ap_start_reg <= 1'b1;
        end else if ((grp_cos_16_4_s_fu_97_ap_ready == 1'b1)) begin
            grp_cos_16_4_s_fu_97_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix2_bfly_fu_171_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
            grp_radix2_bfly_fu_171_ap_start_reg <= 1'b1;
        end else if ((grp_radix2_bfly_fu_171_ap_ready == 1'b1)) begin
            grp_radix2_bfly_fu_171_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_16_4_s_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
            grp_sin_16_4_s_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_sin_16_4_s_fu_118_ap_ready == 1'b1)) begin
            grp_sin_16_4_s_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        a_imag_17_reg_1694 <= grp_radix4_bfly_1_fu_159_ap_return_1;
        a_real_17_reg_1689 <= grp_radix4_bfly_1_fu_159_ap_return_0;
        stage2_imag_21_1_reg_1714 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_imag_5_1_reg_1704 <= grp_radix2_bfly_fu_171_ap_return_1;
        stage2_real_21_1_reg_1709 <= grp_radix2_bfly_fu_171_ap_return_2;
        stage2_real_5_1_reg_1699 <= grp_radix2_bfly_fu_171_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        b_imag_18_reg_1614 <= grp_radix4_bfly_1_fu_159_ap_return_3;
        b_real_18_reg_1609 <= grp_radix4_bfly_1_fu_159_ap_return_2;
        stage2_imag_18_1_reg_1624 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_18_1_reg_1619 <= grp_radix2_bfly_fu_171_ap_return_2;
        w_imag_12_reg_1634 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_12_reg_1629 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        b_imag_23_reg_1744 <= grp_radix4_bfly_1_fu_159_ap_return_3;
        b_real_23_reg_1739 <= grp_radix4_bfly_1_fu_159_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        c_imag_22_reg_1654 <= grp_radix4_bfly_1_fu_159_ap_return_5;
        c_real_22_reg_1649 <= grp_radix4_bfly_1_fu_159_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_281 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        reg_287 <= grp_cos_16_4_s_fu_97_ap_return;
        reg_293 <= grp_sin_16_4_s_fu_118_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_299 <= grp_radix4_bfly_fu_139_ap_return_0;
        reg_304 <= grp_radix4_bfly_fu_139_ap_return_1;
        reg_329 <= grp_radix4_bfly_fu_139_ap_return_6;
        reg_334 <= grp_radix4_bfly_fu_139_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        reg_309 <= grp_radix4_bfly_fu_139_ap_return_2;
        reg_314 <= grp_radix4_bfly_fu_139_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)))) begin
        reg_319 <= grp_radix4_bfly_fu_139_ap_return_4;
        reg_324 <= grp_radix4_bfly_fu_139_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        reg_339 <= grp_cmul_fu_151_ap_return_0;
        reg_344 <= grp_cmul_fu_151_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        reg_349 <= grp_cmul_fu_151_ap_return_0;
        reg_354 <= grp_cmul_fu_151_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_359 <= grp_radix4_bfly_1_fu_159_ap_return_0;
        reg_365 <= grp_radix4_bfly_1_fu_159_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_371 <= grp_radix4_bfly_1_fu_159_ap_return_2;
        reg_377 <= grp_radix4_bfly_1_fu_159_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_383 <= grp_radix4_bfly_1_fu_159_ap_return_4;
        reg_389 <= grp_radix4_bfly_1_fu_159_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_395 <= grp_radix4_bfly_1_fu_159_ap_return_6;
        reg_400 <= grp_radix4_bfly_1_fu_159_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_405 <= grp_cos_16_4_s_fu_97_ap_return;
        reg_410 <= grp_sin_16_4_s_fu_118_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_415 <= grp_radix4_bfly_1_fu_159_ap_return_0;
        reg_421 <= grp_radix4_bfly_1_fu_159_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_427 <= grp_radix4_bfly_1_fu_159_ap_return_2;
        reg_433 <= grp_radix4_bfly_1_fu_159_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_439 <= grp_radix4_bfly_1_fu_159_ap_return_4;
        reg_445 <= grp_radix4_bfly_1_fu_159_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_451 <= grp_radix4_bfly_1_fu_159_ap_return_6;
        reg_456 <= grp_radix4_bfly_1_fu_159_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_461 <= grp_cos_16_4_s_fu_97_ap_return;
        reg_466 <= grp_sin_16_4_s_fu_118_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_471 <= grp_radix4_bfly_1_fu_159_ap_return_4;
        reg_476 <= grp_radix4_bfly_1_fu_159_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_481 <= grp_radix4_bfly_1_fu_159_ap_return_6;
        reg_487 <= grp_radix4_bfly_1_fu_159_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_493 <= grp_radix2_bfly_fu_171_ap_return_0;
        reg_497 <= grp_radix2_bfly_fu_171_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_501 <= grp_radix4_bfly_1_fu_159_ap_return_6;
        reg_507 <= grp_radix4_bfly_1_fu_159_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        reg_513 <= grp_radix2_bfly_fu_171_ap_return_0;
        reg_517 <= grp_radix2_bfly_fu_171_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        reg_521 <= grp_radix2_bfly_fu_171_ap_return_0;
        reg_525 <= grp_radix2_bfly_fu_171_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        reg_529 <= grp_radix2_bfly_fu_171_ap_return_0;
        reg_533 <= grp_radix2_bfly_fu_171_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        stage0_imag_10_2_reg_1338 <= grp_radix4_bfly_fu_139_ap_return_5;
        stage0_imag_11_2_reg_1348 <= grp_radix4_bfly_fu_139_ap_return_7;
        stage0_imag_8_2_reg_1318 <= grp_radix4_bfly_fu_139_ap_return_1;
        stage0_imag_9_2_reg_1328 <= grp_radix4_bfly_fu_139_ap_return_3;
        stage0_real_10_2_reg_1333 <= grp_radix4_bfly_fu_139_ap_return_4;
        stage0_real_11_2_reg_1343 <= grp_radix4_bfly_fu_139_ap_return_6;
        stage0_real_8_2_reg_1313 <= grp_radix4_bfly_fu_139_ap_return_0;
        stage0_real_9_2_reg_1323 <= grp_radix4_bfly_fu_139_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        stage0_imag_10_reg_1077 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        stage0_imag_12_2_reg_1512 <= grp_radix4_bfly_fu_139_ap_return_1;
        stage0_imag_13_2_reg_1522 <= grp_radix4_bfly_fu_139_ap_return_3;
        stage0_imag_15_2_reg_1532 <= grp_radix4_bfly_fu_139_ap_return_7;
        stage0_real_12_2_reg_1507 <= grp_radix4_bfly_fu_139_ap_return_0;
        stage0_real_13_2_reg_1517 <= grp_radix4_bfly_fu_139_ap_return_2;
        stage0_real_15_2_reg_1527 <= grp_radix4_bfly_fu_139_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stage0_imag_12_reg_1037 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        stage0_imag_13_reg_1197 <= {{in_stream_dout[31:16]}};
        w_imag_2_reg_1208 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_2_reg_1202 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        stage0_imag_14_reg_1117 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        stage0_imag_16_2_reg_1261 <= grp_radix4_bfly_fu_139_ap_return_1;
        stage0_imag_17_2_reg_1271 <= grp_radix4_bfly_fu_139_ap_return_3;
        stage0_imag_18_2_reg_1281 <= grp_radix4_bfly_fu_139_ap_return_5;
        stage0_imag_19_2_reg_1291 <= grp_radix4_bfly_fu_139_ap_return_7;
        stage0_real_16_2_reg_1256 <= grp_radix4_bfly_fu_139_ap_return_0;
        stage0_real_17_2_reg_1266 <= grp_radix4_bfly_fu_139_ap_return_2;
        stage0_real_18_2_reg_1276 <= grp_radix4_bfly_fu_139_ap_return_4;
        stage0_real_19_2_reg_1286 <= grp_radix4_bfly_fu_139_ap_return_6;
        w_imag_6_reg_1302 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_6_reg_1296 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage0_imag_16_reg_987 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        stage0_imag_17_reg_1147 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        stage0_imag_18_reg_1067 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        stage0_imag_1_reg_1137 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        stage0_imag_20_2_reg_1465 <= grp_radix4_bfly_fu_139_ap_return_1;
        stage0_imag_22_2_reg_1475 <= grp_radix4_bfly_fu_139_ap_return_5;
        stage0_imag_23_2_reg_1485 <= grp_radix4_bfly_fu_139_ap_return_7;
        stage0_real_20_2_reg_1460 <= grp_radix4_bfly_fu_139_ap_return_0;
        stage0_real_22_2_reg_1470 <= grp_radix4_bfly_fu_139_ap_return_4;
        stage0_real_23_2_reg_1480 <= grp_radix4_bfly_fu_139_ap_return_6;
        w_imag_3_reg_1496 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_3_reg_1490 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        stage0_imag_20_reg_1027 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        stage0_imag_21_reg_1187 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        stage0_imag_22_reg_1107 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        stage0_imag_24_2_reg_1363 <= grp_radix4_bfly_fu_139_ap_return_1;
        stage0_imag_25_2_reg_1373 <= grp_radix4_bfly_fu_139_ap_return_3;
        stage0_imag_26_2_reg_1383 <= grp_radix4_bfly_fu_139_ap_return_5;
        stage0_imag_27_2_reg_1393 <= grp_radix4_bfly_fu_139_ap_return_7;
        stage0_real_24_2_reg_1358 <= grp_radix4_bfly_fu_139_ap_return_0;
        stage0_real_25_2_reg_1368 <= grp_radix4_bfly_fu_139_ap_return_2;
        stage0_real_26_2_reg_1378 <= grp_radix4_bfly_fu_139_ap_return_4;
        stage0_real_27_2_reg_1388 <= grp_radix4_bfly_fu_139_ap_return_6;
        w_imag_1_reg_1404 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_1_reg_1398 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        stage0_imag_24_reg_1007 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        stage0_imag_25_reg_1167 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        stage0_imag_26_reg_1087 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        stage0_imag_28_reg_1047 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_imag_29_2_reg_1542 <= grp_radix4_bfly_fu_139_ap_return_3;
        stage0_imag_30_2_reg_1552 <= grp_radix4_bfly_fu_139_ap_return_5;
        stage0_real_29_2_reg_1537 <= grp_radix4_bfly_fu_139_ap_return_2;
        stage0_real_30_2_reg_1547 <= grp_radix4_bfly_fu_139_ap_return_4;
        w_imag_9_reg_1563 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_9_reg_1557 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        stage0_imag_29_reg_1219 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        stage0_imag_2_reg_1057 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        stage0_imag_30_reg_1127 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        stage0_imag_3_reg_1229 <= {{in_stream_dout[31:16]}};
        w_imag_4_reg_1240 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_4_reg_1234 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        stage0_imag_4_2_reg_1420 <= grp_radix4_bfly_fu_139_ap_return_1;
        stage0_imag_5_2_reg_1430 <= grp_radix4_bfly_fu_139_ap_return_3;
        stage0_imag_6_2_reg_1440 <= grp_radix4_bfly_fu_139_ap_return_5;
        stage0_imag_7_2_reg_1450 <= grp_radix4_bfly_fu_139_ap_return_7;
        stage0_real_4_2_reg_1415 <= grp_radix4_bfly_fu_139_ap_return_0;
        stage0_real_5_2_reg_1425 <= grp_radix4_bfly_fu_139_ap_return_2;
        stage0_real_6_2_reg_1435 <= grp_radix4_bfly_fu_139_ap_return_4;
        stage0_real_7_2_reg_1445 <= grp_radix4_bfly_fu_139_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        stage0_imag_4_reg_1017 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        stage0_imag_5_reg_1177 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        stage0_imag_6_reg_1097 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stage0_imag_8_reg_997 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        stage0_imag_9_reg_1157 <= {{in_stream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_real_0_reg_977 <= stage0_real_0_fu_537_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        stage0_real_10_reg_1072 <= stage0_real_10_fu_577_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        stage0_real_11_reg_1251 <= stage0_real_11_fu_641_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stage0_real_12_reg_1032 <= stage0_real_12_fu_561_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        stage0_real_13_reg_1192 <= stage0_real_13_fu_625_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        stage0_real_14_reg_1112 <= stage0_real_14_fu_593_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        stage0_real_15_reg_1455 <= stage0_real_15_fu_657_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage0_real_16_reg_982 <= stage0_real_16_fu_541_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        stage0_real_17_reg_1142 <= stage0_real_17_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        stage0_real_18_reg_1062 <= stage0_real_18_fu_573_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        stage0_real_19_reg_1246 <= stage0_real_19_fu_637_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        stage0_real_1_reg_1132 <= stage0_real_1_fu_601_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        stage0_real_20_reg_1022 <= stage0_real_20_fu_557_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        stage0_real_21_reg_1182 <= stage0_real_21_fu_621_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        stage0_real_22_reg_1102 <= stage0_real_22_fu_589_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        stage0_real_23_reg_1410 <= stage0_real_23_fu_653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        stage0_real_24_reg_1002 <= stage0_real_24_fu_549_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        stage0_real_25_reg_1162 <= stage0_real_25_fu_613_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        stage0_real_26_reg_1082 <= stage0_real_26_fu_581_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        stage0_real_27_reg_1308 <= stage0_real_27_fu_645_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        stage0_real_28_reg_1042 <= stage0_real_28_fu_565_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        stage0_real_29_reg_1214 <= stage0_real_29_fu_629_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        stage0_real_2_reg_1052 <= stage0_real_2_fu_569_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        stage0_real_30_reg_1122 <= stage0_real_30_fu_597_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        stage0_real_31_reg_1502 <= stage0_real_31_fu_661_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        stage0_real_3_reg_1224 <= stage0_real_3_fu_633_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        stage0_real_4_reg_1012 <= stage0_real_4_fu_553_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        stage0_real_5_reg_1172 <= stage0_real_5_fu_617_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        stage0_real_6_reg_1092 <= stage0_real_6_fu_585_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        stage0_real_7_reg_1353 <= stage0_real_7_fu_649_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stage0_real_8_reg_992 <= stage0_real_8_fu_545_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        stage0_real_9_reg_1152 <= stage0_real_9_fu_609_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        stage2_imag_16_1_reg_1574 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_16_1_reg_1569 <= grp_radix2_bfly_fu_171_ap_return_2;
        w_imag_10_reg_1584 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_10_reg_1579 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        stage2_imag_17_1_reg_1594 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_17_1_reg_1589 <= grp_radix2_bfly_fu_171_ap_return_2;
        w_imag_11_reg_1604 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_11_reg_1599 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        stage2_imag_19_1_reg_1644 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_19_1_reg_1639 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        stage2_imag_20_1_reg_1674 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_imag_4_1_reg_1664 <= grp_radix2_bfly_fu_171_ap_return_1;
        stage2_real_20_1_reg_1669 <= grp_radix2_bfly_fu_171_ap_return_2;
        stage2_real_4_1_reg_1659 <= grp_radix2_bfly_fu_171_ap_return_0;
        w_imag_14_reg_1684 <= grp_sin_16_4_s_fu_118_ap_return;
        w_real_14_reg_1679 <= grp_cos_16_4_s_fu_97_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        stage2_imag_22_1_reg_1734 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_imag_6_1_reg_1724 <= grp_radix2_bfly_fu_171_ap_return_1;
        stage2_real_22_1_reg_1729 <= grp_radix2_bfly_fu_171_ap_return_2;
        stage2_real_6_1_reg_1719 <= grp_radix2_bfly_fu_171_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        stage2_imag_23_1_reg_1764 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_imag_7_1_reg_1754 <= grp_radix2_bfly_fu_171_ap_return_1;
        stage2_real_23_1_reg_1759 <= grp_radix2_bfly_fu_171_ap_return_2;
        stage2_real_7_1_reg_1749 <= grp_radix2_bfly_fu_171_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        stage2_imag_24_1_reg_1774 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_24_1_reg_1769 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        stage2_imag_25_1_reg_1784 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_25_1_reg_1779 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        stage2_imag_26_1_reg_1794 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_26_1_reg_1789 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        stage2_imag_27_1_reg_1804 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_27_1_reg_1799 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage2_imag_28_1_reg_1814 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_28_1_reg_1809 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stage2_imag_29_1_reg_1824 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_29_1_reg_1819 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        stage2_imag_30_1_reg_1834 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_30_1_reg_1829 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stage2_imag_31_1_reg_1844 <= grp_radix2_bfly_fu_171_ap_return_3;
        stage2_real_31_1_reg_1839 <= grp_radix2_bfly_fu_171_ap_return_2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage23_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp1224) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp1213) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp1206) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp1182) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp1171) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp1153) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp1134) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp1114) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp1098) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp1065) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp1048) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp1024) 
    & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp999) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp973) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp951) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp917) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp895) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp871) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp842) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp817) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp791) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp753) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp717) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 
    == ap_block_pp0_stage30_11001_ignoreCallOp676) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp640) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp603) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp569) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp534) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        grp_cmul_fu_151_ap_ce = 1'b1;
    end else begin
        grp_cmul_fu_151_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_cmul_fu_151_w_imag_val = w_imag_9_reg_1563;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_cmul_fu_151_w_imag_val = w_imag_3_reg_1496;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_cmul_fu_151_w_imag_val = w_imag_1_reg_1404;
    end else if ((((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_cmul_fu_151_w_imag_val = w_imag_6_reg_1302;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_cmul_fu_151_w_imag_val = w_imag_4_reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_cmul_fu_151_w_imag_val = w_imag_2_reg_1208;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_cmul_fu_151_w_imag_val = reg_293;
    end else begin
        grp_cmul_fu_151_w_imag_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_cmul_fu_151_w_real_val = w_real_9_reg_1557;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_cmul_fu_151_w_real_val = w_real_3_reg_1490;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_cmul_fu_151_w_real_val = w_real_1_reg_1398;
    end else if ((((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_cmul_fu_151_w_real_val = w_real_6_reg_1296;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_cmul_fu_151_w_real_val = w_real_4_reg_1234;
    end else if ((((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_cmul_fu_151_w_real_val = w_real_2_reg_1202;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_cmul_fu_151_w_real_val = reg_287;
    end else begin
        grp_cmul_fu_151_w_real_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_30_2_reg_1552;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_29_2_reg_1542;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_15_2_reg_1532;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_13_2_reg_1522;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_27_2_reg_1393;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_26_2_reg_1383;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_25_2_reg_1373;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_11_2_reg_1348;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_10_2_reg_1338;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_9_2_reg_1328;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_23_2_reg_1485;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_22_2_reg_1475;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_7_2_reg_1450;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_6_2_reg_1440;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_5_2_reg_1430;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_19_2_reg_1291;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_18_2_reg_1281;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_cmul_fu_151_x_imag_val = stage0_imag_17_2_reg_1271;
    end else if ((((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        grp_cmul_fu_151_x_imag_val = reg_334;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_cmul_fu_151_x_imag_val = reg_324;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_cmul_fu_151_x_imag_val = reg_314;
    end else begin
        grp_cmul_fu_151_x_imag_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_30_2_reg_1547;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_29_2_reg_1537;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_15_2_reg_1527;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_13_2_reg_1517;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_27_2_reg_1388;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_26_2_reg_1378;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_25_2_reg_1368;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_11_2_reg_1343;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_10_2_reg_1333;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_9_2_reg_1323;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_23_2_reg_1480;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_22_2_reg_1470;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_7_2_reg_1445;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_6_2_reg_1435;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_5_2_reg_1425;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_19_2_reg_1286;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_18_2_reg_1276;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_cmul_fu_151_x_real_val = stage0_real_17_2_reg_1266;
    end else if ((((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        grp_cmul_fu_151_x_real_val = reg_329;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_cmul_fu_151_x_real_val = reg_319;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_cmul_fu_151_x_real_val = reg_309;
    end else begin
        grp_cmul_fu_151_x_real_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp724) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp681) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp643) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp606) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp571) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp539) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp506) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp372) 
    & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp349) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp326) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp305) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp284) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp265) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp246) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp229) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp212) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp197) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp182) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp169) & (1'b1 == ap_CS_fsm_pp0_stage9)) 
    | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp156) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp145) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp134) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp109) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_cos_16_4_s_fu_97_ap_ce = 1'b1;
    end else begin
        grp_cos_16_4_s_fu_97_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_16_4_s_fu_97_onepulse_ap_start = 1'b1;
    end else begin
        grp_cos_16_4_s_fu_97_onepulse_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd4320;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd5124;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd5928;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd6733;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd7537;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd8341;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd9950;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd10754;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd12362;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd9145;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd13971;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd15579;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd11558;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd13167;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd14775;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_16_4_s_fu_97_x_val = 14'd0;
        end else begin
            grp_cos_16_4_s_fu_97_x_val = 'bx;
        end
    end else begin
        grp_cos_16_4_s_fu_97_x_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_507;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix2_bfly_fu_171_a_imag_read = a_imag_17_reg_1694;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_445;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_radix2_bfly_fu_171_a_imag_read = b_imag_18_reg_1614;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_421;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_487;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_476;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_433;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_400;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_389;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_377;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_a_imag_read = reg_365;
    end else begin
        grp_radix2_bfly_fu_171_a_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_501;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix2_bfly_fu_171_a_real_read = a_real_17_reg_1689;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_439;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_radix2_bfly_fu_171_a_real_read = b_real_18_reg_1609;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_415;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_481;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_471;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_427;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_395;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_383;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_371;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_a_real_read = reg_359;
    end else begin
        grp_radix2_bfly_fu_171_a_real_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1321) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp1312) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1308) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1299) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp1295) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp1286) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp1282) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp1273) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp1269) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp1260) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp1256) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp1247) 
    & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp1245) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp1238) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp1236) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp1217) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp1211) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp1197) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp1178) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp1160) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp1147) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp1118) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp1103) & (1'b1 == ap_CS_fsm_pp0_stage13)) 
    | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp1081) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp1055) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp1031) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp1012) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp977) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp956) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp933) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp902) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp878) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_ap_ce = 1'b1;
    end else begin
        grp_radix2_bfly_fu_171_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_487;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix2_bfly_fu_171_b_imag_read = b_imag_23_reg_1744;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_radix2_bfly_fu_171_b_imag_read = c_imag_22_reg_1654;
    end else if ((((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_365;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_507;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_389;
    end else if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_377;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_456;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_445;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_433;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_b_imag_read = reg_421;
    end else begin
        grp_radix2_bfly_fu_171_b_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_481;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix2_bfly_fu_171_b_real_read = b_real_23_reg_1739;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_radix2_bfly_fu_171_b_real_read = c_real_22_reg_1649;
    end else if ((((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_359;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_501;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_383;
    end else if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_371;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_451;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_439;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_427;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_b_real_read = reg_415;
    end else begin
        grp_radix2_bfly_fu_171_b_real_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_14_reg_1684;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_12_reg_1634;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_11_reg_1604;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_10_reg_1584;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_9_reg_1563;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_radix2_bfly_fu_171_w_imag_val = reg_466;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_6_reg_1302;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_radix2_bfly_fu_171_w_imag_val = reg_410;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_4_reg_1240;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_3_reg_1496;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_2_reg_1208;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix2_bfly_fu_171_w_imag_val = w_imag_1_reg_1404;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_w_imag_val = reg_293;
    end else begin
        grp_radix2_bfly_fu_171_w_imag_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_14_reg_1679;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_12_reg_1629;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_11_reg_1599;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_10_reg_1579;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_9_reg_1557;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_radix2_bfly_fu_171_w_real_val = reg_461;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_6_reg_1296;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_radix2_bfly_fu_171_w_real_val = reg_405;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_4_reg_1234;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_3_reg_1490;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_2_reg_1202;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix2_bfly_fu_171_w_real_val = w_real_1_reg_1398;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_radix2_bfly_fu_171_w_real_val = reg_287;
    end else begin
        grp_radix2_bfly_fu_171_w_real_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = stage0_imag_12_2_reg_1512;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = stage0_imag_24_2_reg_1363;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = stage0_imag_8_2_reg_1318;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = stage0_imag_20_2_reg_1465;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = stage0_imag_4_2_reg_1420;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = stage0_imag_16_2_reg_1261;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_radix4_bfly_1_fu_159_a_imag_read = reg_304;
    end else begin
        grp_radix4_bfly_1_fu_159_a_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = stage0_real_12_2_reg_1507;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = stage0_real_24_2_reg_1358;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = stage0_real_8_2_reg_1313;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = stage0_real_20_2_reg_1460;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = stage0_real_4_2_reg_1415;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = stage0_real_16_2_reg_1256;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_radix4_bfly_1_fu_159_a_real_read = reg_299;
    end else begin
        grp_radix4_bfly_1_fu_159_a_real_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_28_reg_1047;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_12_reg_1037;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_20_reg_1027;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_4_reg_1017;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_24_reg_1007;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_8_reg_997;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_a_imag_read = stage0_imag_16_reg_987;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_a_imag_read = reg_281;
    end else begin
        grp_radix4_bfly_fu_139_a_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_28_reg_1042;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_12_reg_1032;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_20_reg_1022;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_4_reg_1012;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_24_reg_1002;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_8_reg_992;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_16_reg_982;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_a_real_read = stage0_real_0_reg_977;
    end else begin
        grp_radix4_bfly_fu_139_a_real_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_29_reg_1219;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_13_reg_1197;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_21_reg_1187;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_5_reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_25_reg_1167;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_9_reg_1157;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_17_reg_1147;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_b_imag_read = stage0_imag_1_reg_1137;
    end else begin
        grp_radix4_bfly_fu_139_b_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_29_reg_1214;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_13_reg_1192;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_21_reg_1182;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_5_reg_1172;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_25_reg_1162;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_9_reg_1152;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_17_reg_1142;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_b_real_read = stage0_real_1_reg_1132;
    end else begin
        grp_radix4_bfly_fu_139_b_real_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_30_reg_1127;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_14_reg_1117;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_22_reg_1107;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_6_reg_1097;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_26_reg_1087;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_10_reg_1077;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_18_reg_1067;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_c_imag_read = stage0_imag_2_reg_1057;
    end else begin
        grp_radix4_bfly_fu_139_c_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_30_reg_1122;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_14_reg_1112;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_22_reg_1102;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_6_reg_1092;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_26_reg_1082;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_10_reg_1072;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_18_reg_1062;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_c_real_read = stage0_real_2_reg_1052;
    end else begin
        grp_radix4_bfly_fu_139_c_real_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        grp_radix4_bfly_fu_139_d_imag_read = reg_281;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_d_imag_read = stage0_imag_3_reg_1229;
    end else begin
        grp_radix4_bfly_fu_139_d_imag_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_31_reg_1502;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_15_reg_1455;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_23_reg_1410;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_7_reg_1353;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_27_reg_1308;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_11_reg_1251;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_19_reg_1246;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_radix4_bfly_fu_139_d_real_read = stage0_real_3_reg_1224;
    end else begin
        grp_radix4_bfly_fu_139_d_real_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp725) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp682) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp644) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp572) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp540) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp507) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp373) 
    & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp350) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp327) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp306) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp285) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp266) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp247) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp230) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp213) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp198) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp183) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp170) & (1'b1 == ap_CS_fsm_pp0_stage9)) 
    | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp157) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp146) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp135) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp126) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp117) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp110) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_sin_16_4_s_fu_118_ap_ce = 1'b1;
    end else begin
        grp_sin_16_4_s_fu_118_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_16_4_s_fu_118_onepulse_ap_start = 1'b1;
    end else begin
        grp_sin_16_4_s_fu_118_onepulse_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd4320;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd5124;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd5928;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd6733;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd7537;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd8341;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd9950;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd10754;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd12362;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd9145;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd13971;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd15579;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd11558;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd13167;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd14775;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_16_4_s_fu_118_x_val = 14'd0;
        end else begin
            grp_sin_16_4_s_fu_118_x_val = 'bx;
        end
    end else begin
        grp_sin_16_4_s_fu_118_x_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) 
    | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_stream_blk_n = in_stream_empty_n;
    end else begin
        in_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) 
    | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        in_stream_read = 1'b1;
    end else begin
        in_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) 
    | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_blk_n = out_stream_full_n;
    end else begin
        out_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage23_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        out_stream_din = p_0_fu_968_p4;
    end else if (((1'b0 == ap_block_pp0_stage22_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        out_stream_din = p_30_fu_959_p4;
    end else if (((1'b0 == ap_block_pp0_stage21_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        out_stream_din = p_29_fu_950_p4;
    end else if (((1'b0 == ap_block_pp0_stage20_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        out_stream_din = p_28_fu_941_p4;
    end else if (((1'b0 == ap_block_pp0_stage19_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        out_stream_din = p_27_fu_932_p4;
    end else if (((1'b0 == ap_block_pp0_stage18_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        out_stream_din = p_26_fu_923_p4;
    end else if (((1'b0 == ap_block_pp0_stage17_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        out_stream_din = p_25_fu_914_p4;
    end else if (((1'b0 == ap_block_pp0_stage16_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        out_stream_din = p_24_fu_905_p4;
    end else if (((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        out_stream_din = p_23_fu_896_p4;
    end else if (((1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        out_stream_din = p_22_fu_887_p4;
    end else if (((1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        out_stream_din = p_21_fu_878_p4;
    end else if (((1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        out_stream_din = p_20_fu_869_p4;
    end else if (((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        out_stream_din = p_19_fu_860_p4;
    end else if (((1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        out_stream_din = p_18_fu_851_p4;
    end else if (((1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        out_stream_din = p_17_fu_842_p4;
    end else if (((1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        out_stream_din = p_16_fu_833_p4;
    end else if (((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        out_stream_din = p_15_fu_822_p4;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        out_stream_din = p_14_fu_811_p4;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_stream_din = p_13_fu_800_p4;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        out_stream_din = p_12_fu_789_p4;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_stream_din = p_11_fu_778_p4;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_stream_din = p_10_fu_767_p4;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_stream_din = p_9_fu_756_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_din = p_8_fu_745_p4;
    end else if (((1'b0 == ap_block_pp0_stage31_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        out_stream_din = p_7_fu_736_p4;
    end else if (((1'b0 == ap_block_pp0_stage30_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        out_stream_din = p_6_fu_727_p4;
    end else if (((1'b0 == ap_block_pp0_stage29_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        out_stream_din = p_5_fu_718_p4;
    end else if (((1'b0 == ap_block_pp0_stage28_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        out_stream_din = p_4_fu_709_p4;
    end else if (((1'b0 == ap_block_pp0_stage27_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        out_stream_din = p_3_fu_698_p4;
    end else if (((1'b0 == ap_block_pp0_stage26_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        out_stream_din = p_2_fu_687_p4;
    end else if (((1'b0 == ap_block_pp0_stage25_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        out_stream_din = p_1_fu_676_p4;
    end else if (((1'b0 == ap_block_pp0_stage24_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        out_stream_din = p_s_fu_665_p4;
    end else begin
        out_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) 
    | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        out_stream_write = 1'b1;
    end else begin
        out_stream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if (((1'b0 == ap_block_pp0_stage23_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else if (((1'b0 == ap_block_pp0_stage23_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1299 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp753 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp92 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp1024 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp1031 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp182 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp183 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp1048 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp1055 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp197 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp198 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp1065 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp1081 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp212 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp213 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp1098 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp1103 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp229 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp230 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp1114 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp1118 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp246 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp247 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp1134 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp1147 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp265 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp266 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp1153 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp1160 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp284 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp285 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp1171 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp1178 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp305 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp306 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp1182 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp1197 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp326 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp327 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp1206 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp1211 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp349 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp350 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp1308 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp791 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp97 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp98 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp1213 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp1217 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp372 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp373 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp1224 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp1236 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp399 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp400 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp1238 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp422 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp423 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp1245 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp449 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp450 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp1247 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp472 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp473 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp1256 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp506 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp507 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp1260 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp534 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp539 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp540 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp1269 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp569 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp571 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp572 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp1273 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp603 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp606 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp607 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp1282 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp640 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp643 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp644 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp102 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp103 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp1312 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp817 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp1286 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp676 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp681 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp682 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp1295 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp717 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp724 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp725 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp109 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp110 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp1321 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp842 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp116 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp117 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp871 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp878 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp125 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp126 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp895 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp902 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp134 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp135 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp917 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp933 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp145 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp146 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp951 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp956 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp156 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp157 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp973 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp977 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp1012 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp169 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp170 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp999 = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((out_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((in_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call282 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call337 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call218 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call337 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call221 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call342 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call224 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call342 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call296 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call347 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call299 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call347 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call302 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call352 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call236 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call352 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call239 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call359 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call242 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call359 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call182 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call404 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call314 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call364 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call317 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call364 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call214 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call215 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call320 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call371 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call214 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call215 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call371 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0_ignore_call254 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0_ignore_call255 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0_ignore_call378 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0_ignore_call254 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0_ignore_call255 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0_ignore_call378 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0_ignore_call256 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0_ignore_call257 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0_ignore_call383 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0_ignore_call176 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0_ignore_call256 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0_ignore_call257 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0_ignore_call383 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0_ignore_call176 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0_ignore_call212 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0_ignore_call213 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0_ignore_call390 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call176 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call212 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call213 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call390 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call258 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call411 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call176 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call216 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call217 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call397 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call176 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call216 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call217 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call397 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call179 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call294 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call295 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call404 = (in_stream_empty_n == 1'b0);
end

assign ap_block_state33_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1_ignore_call404 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1_ignore_call258 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1_ignore_call411 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1_ignore_call261 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1_ignore_call411 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1_ignore_call264 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1_ignore_call418 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1_ignore_call194 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1_ignore_call332 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1_ignore_call197 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1_ignore_call332 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1_ignore_call200 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1_ignore_call332 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call261 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call411 = (in_stream_empty_n == 1'b0);
end

assign ap_block_state40_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1_ignore_call276 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1_ignore_call332 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1_ignore_call279 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1_ignore_call332 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1_ignore_call282 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1_ignore_call337 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1_ignore_call337 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1_ignore_call342 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1_ignore_call342 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1_ignore_call296 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1_ignore_call299 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1_ignore_call302 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1_ignore_call352 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1_ignore_call352 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call264 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call418 = (in_stream_empty_n == 1'b0);
end

assign ap_block_state50_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage17_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage17_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage17_iter1_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage17_iter1_ignore_call359 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1_ignore_call359 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1_ignore_call314 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1_ignore_call364 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1_ignore_call317 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1_ignore_call364 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage21_iter1_ignore_call214 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage21_iter1_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage21_iter1_ignore_call320 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage21_iter1_ignore_call371 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage22_iter1_ignore_call214 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage22_iter1_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage22_iter1_ignore_call371 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage23_iter1_ignore_call254 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage23_iter1_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage23_iter1_ignore_call378 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1_ignore_call254 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1_ignore_call255 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1_ignore_call378 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1_ignore_call256 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1_ignore_call257 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1_ignore_call383 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1_ignore_call176 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1_ignore_call256 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1_ignore_call257 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1_ignore_call383 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0_ignore_call194 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0_ignore_call332 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1_ignore_call176 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1_ignore_call212 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1_ignore_call213 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1_ignore_call390 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1_ignore_call176 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1_ignore_call212 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1_ignore_call213 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1_ignore_call390 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1_ignore_call176 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1_ignore_call216 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1_ignore_call217 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1_ignore_call397 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1_ignore_call176 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1_ignore_call216 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1_ignore_call217 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1_ignore_call397 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1_ignore_call179 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1_ignore_call294 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1_ignore_call295 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1_ignore_call404 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2_ignore_call182 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2_ignore_call404 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2_ignore_call258 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2_ignore_call411 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2_ignore_call261 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2_ignore_call411 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2_ignore_call264 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2_ignore_call418 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2_ignore_call194 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2_ignore_call332 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call197 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call332 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2_ignore_call197 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2_ignore_call332 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2_ignore_call200 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2_ignore_call332 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2_ignore_call276 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2_ignore_call332 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2_ignore_call279 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2_ignore_call332 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage9_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage9_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage9_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage9_iter2_ignore_call282 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state74_pp0_stage9_iter2_ignore_call337 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage10_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage10_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage10_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage10_iter2_ignore_call218 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp0_stage10_iter2_ignore_call337 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter2_ignore_call221 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter2_ignore_call342 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state77_pp0_stage12_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state77_pp0_stage12_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state77_pp0_stage12_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state77_pp0_stage12_iter2_ignore_call224 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state77_pp0_stage12_iter2_ignore_call342 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state78_pp0_stage13_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state78_pp0_stage13_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state78_pp0_stage13_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state78_pp0_stage13_iter2_ignore_call296 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state78_pp0_stage13_iter2_ignore_call347 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state79_pp0_stage14_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state79_pp0_stage14_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state79_pp0_stage14_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state79_pp0_stage14_iter2_ignore_call299 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state79_pp0_stage14_iter2_ignore_call347 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call200 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call332 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state80_pp0_stage15_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state80_pp0_stage15_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state80_pp0_stage15_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state80_pp0_stage15_iter2_ignore_call302 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state80_pp0_stage15_iter2_ignore_call352 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state81_pp0_stage16_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state81_pp0_stage16_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state81_pp0_stage16_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state81_pp0_stage16_iter2_ignore_call236 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state81_pp0_stage16_iter2_ignore_call352 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state82_pp0_stage17_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state82_pp0_stage17_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state82_pp0_stage17_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state82_pp0_stage17_iter2_ignore_call239 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state82_pp0_stage17_iter2_ignore_call359 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state83_pp0_stage18_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state83_pp0_stage18_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state83_pp0_stage18_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state83_pp0_stage18_iter2_ignore_call242 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state83_pp0_stage18_iter2_ignore_call359 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state84_pp0_stage19_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state84_pp0_stage19_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state84_pp0_stage19_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state84_pp0_stage19_iter2_ignore_call314 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state84_pp0_stage19_iter2_ignore_call364 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state85_pp0_stage20_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state85_pp0_stage20_iter2_ignore_call174 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state85_pp0_stage20_iter2_ignore_call175 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state85_pp0_stage20_iter2_ignore_call317 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state85_pp0_stage20_iter2_ignore_call364 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state86_pp0_stage21_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state86_pp0_stage21_iter2_ignore_call214 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state86_pp0_stage21_iter2_ignore_call215 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state86_pp0_stage21_iter2_ignore_call320 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state86_pp0_stage21_iter2_ignore_call371 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state87_pp0_stage22_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state87_pp0_stage22_iter2_ignore_call214 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state87_pp0_stage22_iter2_ignore_call215 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state87_pp0_stage22_iter2_ignore_call371 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state88_pp0_stage23_iter2 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state88_pp0_stage23_iter2_ignore_call254 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state88_pp0_stage23_iter2_ignore_call255 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state88_pp0_stage23_iter2_ignore_call378 = (out_stream_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call276 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call332 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call174 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call175 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call279 = (in_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call332 = (in_stream_empty_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_cos_16_4_s_fu_97_ap_start = (grp_cos_16_4_s_fu_97_onepulse_ap_start | grp_cos_16_4_s_fu_97_ap_start_reg);

assign grp_radix2_bfly_fu_171_ap_start = grp_radix2_bfly_fu_171_ap_start_reg;

assign grp_sin_16_4_s_fu_118_ap_start = (grp_sin_16_4_s_fu_118_onepulse_ap_start | grp_sin_16_4_s_fu_118_ap_start_reg);

assign p_0_fu_968_p4 = {{{{1'd1}, {stage2_imag_31_1_reg_1844}}}, {stage2_real_31_1_reg_1839}};

assign p_10_fu_767_p4 = {{{{1'd0}, {reg_525}}}, {reg_521}};

assign p_11_fu_778_p4 = {{{{1'd0}, {reg_533}}}, {reg_529}};

assign p_12_fu_789_p4 = {{{{1'd0}, {reg_497}}}, {reg_493}};

assign p_13_fu_800_p4 = {{{{1'd0}, {reg_517}}}, {reg_513}};

assign p_14_fu_811_p4 = {{{{1'd0}, {reg_497}}}, {reg_493}};

assign p_15_fu_822_p4 = {{{{1'd0}, {reg_497}}}, {reg_493}};

assign p_16_fu_833_p4 = {{{{1'd0}, {stage2_imag_16_1_reg_1574}}}, {stage2_real_16_1_reg_1569}};

assign p_17_fu_842_p4 = {{{{1'd0}, {stage2_imag_17_1_reg_1594}}}, {stage2_real_17_1_reg_1589}};

assign p_18_fu_851_p4 = {{{{1'd0}, {stage2_imag_18_1_reg_1624}}}, {stage2_real_18_1_reg_1619}};

assign p_19_fu_860_p4 = {{{{1'd0}, {stage2_imag_19_1_reg_1644}}}, {stage2_real_19_1_reg_1639}};

assign p_1_fu_676_p4 = {{{{1'd0}, {reg_517}}}, {reg_513}};

assign p_20_fu_869_p4 = {{{{1'd0}, {stage2_imag_20_1_reg_1674}}}, {stage2_real_20_1_reg_1669}};

assign p_21_fu_878_p4 = {{{{1'd0}, {stage2_imag_21_1_reg_1714}}}, {stage2_real_21_1_reg_1709}};

assign p_22_fu_887_p4 = {{{{1'd0}, {stage2_imag_22_1_reg_1734}}}, {stage2_real_22_1_reg_1729}};

assign p_23_fu_896_p4 = {{{{1'd0}, {stage2_imag_23_1_reg_1764}}}, {stage2_real_23_1_reg_1759}};

assign p_24_fu_905_p4 = {{{{1'd0}, {stage2_imag_24_1_reg_1774}}}, {stage2_real_24_1_reg_1769}};

assign p_25_fu_914_p4 = {{{{1'd0}, {stage2_imag_25_1_reg_1784}}}, {stage2_real_25_1_reg_1779}};

assign p_26_fu_923_p4 = {{{{1'd0}, {stage2_imag_26_1_reg_1794}}}, {stage2_real_26_1_reg_1789}};

assign p_27_fu_932_p4 = {{{{1'd0}, {stage2_imag_27_1_reg_1804}}}, {stage2_real_27_1_reg_1799}};

assign p_28_fu_941_p4 = {{{{1'd0}, {stage2_imag_28_1_reg_1814}}}, {stage2_real_28_1_reg_1809}};

assign p_29_fu_950_p4 = {{{{1'd0}, {stage2_imag_29_1_reg_1824}}}, {stage2_real_29_1_reg_1819}};

assign p_2_fu_687_p4 = {{{{1'd0}, {reg_525}}}, {reg_521}};

assign p_30_fu_959_p4 = {{{{1'd0}, {stage2_imag_30_1_reg_1834}}}, {stage2_real_30_1_reg_1829}};

assign p_3_fu_698_p4 = {{{{1'd0}, {reg_533}}}, {reg_529}};

assign p_4_fu_709_p4 = {{{{1'd0}, {stage2_imag_4_1_reg_1664}}}, {stage2_real_4_1_reg_1659}};

assign p_5_fu_718_p4 = {{{{1'd0}, {stage2_imag_5_1_reg_1704}}}, {stage2_real_5_1_reg_1699}};

assign p_6_fu_727_p4 = {{{{1'd0}, {stage2_imag_6_1_reg_1724}}}, {stage2_real_6_1_reg_1719}};

assign p_7_fu_736_p4 = {{{{1'd0}, {stage2_imag_7_1_reg_1754}}}, {stage2_real_7_1_reg_1749}};

assign p_8_fu_745_p4 = {{{{1'd0}, {reg_497}}}, {reg_493}};

assign p_9_fu_756_p4 = {{{{1'd0}, {reg_517}}}, {reg_513}};

assign p_s_fu_665_p4 = {{{{1'd0}, {reg_497}}}, {reg_493}};

assign stage0_real_0_fu_537_p1 = in_stream_dout[15:0];

assign stage0_real_10_fu_577_p1 = in_stream_dout[15:0];

assign stage0_real_11_fu_641_p1 = in_stream_dout[15:0];

assign stage0_real_12_fu_561_p1 = in_stream_dout[15:0];

assign stage0_real_13_fu_625_p1 = in_stream_dout[15:0];

assign stage0_real_14_fu_593_p1 = in_stream_dout[15:0];

assign stage0_real_15_fu_657_p1 = in_stream_dout[15:0];

assign stage0_real_16_fu_541_p1 = in_stream_dout[15:0];

assign stage0_real_17_fu_605_p1 = in_stream_dout[15:0];

assign stage0_real_18_fu_573_p1 = in_stream_dout[15:0];

assign stage0_real_19_fu_637_p1 = in_stream_dout[15:0];

assign stage0_real_1_fu_601_p1 = in_stream_dout[15:0];

assign stage0_real_20_fu_557_p1 = in_stream_dout[15:0];

assign stage0_real_21_fu_621_p1 = in_stream_dout[15:0];

assign stage0_real_22_fu_589_p1 = in_stream_dout[15:0];

assign stage0_real_23_fu_653_p1 = in_stream_dout[15:0];

assign stage0_real_24_fu_549_p1 = in_stream_dout[15:0];

assign stage0_real_25_fu_613_p1 = in_stream_dout[15:0];

assign stage0_real_26_fu_581_p1 = in_stream_dout[15:0];

assign stage0_real_27_fu_645_p1 = in_stream_dout[15:0];

assign stage0_real_28_fu_565_p1 = in_stream_dout[15:0];

assign stage0_real_29_fu_629_p1 = in_stream_dout[15:0];

assign stage0_real_2_fu_569_p1 = in_stream_dout[15:0];

assign stage0_real_30_fu_597_p1 = in_stream_dout[15:0];

assign stage0_real_31_fu_661_p1 = in_stream_dout[15:0];

assign stage0_real_3_fu_633_p1 = in_stream_dout[15:0];

assign stage0_real_4_fu_553_p1 = in_stream_dout[15:0];

assign stage0_real_5_fu_617_p1 = in_stream_dout[15:0];

assign stage0_real_6_fu_585_p1 = in_stream_dout[15:0];

assign stage0_real_7_fu_649_p1 = in_stream_dout[15:0];

assign stage0_real_8_fu_545_p1 = in_stream_dout[15:0];

assign stage0_real_9_fu_609_p1 = in_stream_dout[15:0];

endmodule //fft32
