// Seed: 3231912445
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  logic id_3[1 : 1];
endmodule
module module_1;
  logic id_1, id_2;
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri0 id_10
);
  tri id_12 = id_1 & 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  final $signed(71);
  ;
  wire  id_13;
  logic id_14;
  initial if (1) $clog2(8);
  ;
endmodule
