-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "03/25/2019 23:35:20"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RC2014_fpga IS
    PORT (
	A : OUT std_logic_vector(15 DOWNTO 0);
	nM1 : OUT std_logic;
	nRST : IN std_logic;
	clk : IN std_logic;
	nINT : IN std_logic;
	nMREQ : OUT std_logic;
	nWR : OUT std_logic;
	nRD : OUT std_logic;
	nIORQ : OUT std_logic;
	D : INOUT std_logic_vector(7 DOWNTO 0);
	TX : OUT std_logic;
	RX : IN std_logic;
	nRFSH : OUT std_logic;
	nBUSAK : OUT std_logic;
	nHALT : OUT std_logic;
	nBUSRQ : IN std_logic;
	nWAIT : IN std_logic;
	nNMI : IN std_logic;
	rom_page_select : IN std_logic_vector(2 DOWNTO 0);
	rom_page_LED : OUT std_logic_vector(7 DOWNTO 0);
	RTS : OUT std_logic;
	SD_MOSI : OUT std_logic;
	SD_MISO : IN std_logic;
	SD_CS : OUT std_logic;
	SD_SCLK : OUT std_logic;
	SD_LED : OUT std_logic
	);
END RC2014_fpga;

-- Design Ports Information
-- A[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[2]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[3]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[6]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[8]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[9]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[10]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[11]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[12]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[13]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[14]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- A[15]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nM1	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nINT	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- nMREQ	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nWR	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nRD	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nIORQ	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- TX	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nRFSH	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nBUSAK	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nHALT	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_select[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rom_page_select[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rom_page_select[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rom_page_LED[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rom_page_LED[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- RTS	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_MOSI	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_CS	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_SCLK	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_LED	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[0]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[3]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[4]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- D[7]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- nRST	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- nWAIT	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- nBUSRQ	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SD_MISO	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- nNMI	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RX	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF RC2014_fpga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_A : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_nM1 : std_logic;
SIGNAL ww_nRST : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_nINT : std_logic;
SIGNAL ww_nMREQ : std_logic;
SIGNAL ww_nWR : std_logic;
SIGNAL ww_nRD : std_logic;
SIGNAL ww_nIORQ : std_logic;
SIGNAL ww_TX : std_logic;
SIGNAL ww_RX : std_logic;
SIGNAL ww_nRFSH : std_logic;
SIGNAL ww_nBUSAK : std_logic;
SIGNAL ww_nHALT : std_logic;
SIGNAL ww_nBUSRQ : std_logic;
SIGNAL ww_nWAIT : std_logic;
SIGNAL ww_nNMI : std_logic;
SIGNAL ww_rom_page_select : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_rom_page_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_RTS : std_logic;
SIGNAL ww_SD_MOSI : std_logic;
SIGNAL ww_SD_MISO : std_logic;
SIGNAL ww_SD_CS : std_logic;
SIGNAL ww_SD_SCLK : std_logic;
SIGNAL ww_SD_LED : std_logic;
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sd1|block_read~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SD_nWR~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nINT~input_o\ : std_logic;
SIGNAL \rom_page_select[0]~input_o\ : std_logic;
SIGNAL \rom_page_select[1]~input_o\ : std_logic;
SIGNAL \rom_page_select[2]~input_o\ : std_logic;
SIGNAL \D[0]~input_o\ : std_logic;
SIGNAL \D[1]~input_o\ : std_logic;
SIGNAL \D[2]~input_o\ : std_logic;
SIGNAL \D[3]~input_o\ : std_logic;
SIGNAL \D[4]~input_o\ : std_logic;
SIGNAL \D[5]~input_o\ : std_logic;
SIGNAL \D[6]~input_o\ : std_logic;
SIGNAL \D[7]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_TDO~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \~ALTERA_TDO~~obuf_o\ : std_logic;
SIGNAL \nRST~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \t80s:cpu|Equal0~0_combout\ : std_logic;
SIGNAL \UART_nCS~0_combout\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \D[7]~116_combout\ : std_logic;
SIGNAL \nWAIT~input_o\ : std_logic;
SIGNAL \t80s:cpu|u0|Auto_Wait_t2~q\ : std_logic;
SIGNAL \t80s:cpu|u0|TState[2]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TState[0]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TState[1]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[0]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[0]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[0]~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ISet~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal57~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R~7_combout\ : std_logic;
SIGNAL \nBUSRQ~input_o\ : std_logic;
SIGNAL \t80s:cpu|u0|BusReq_s~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusReq_s~q\ : std_logic;
SIGNAL \t80s:cpu|u0|process_7~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusAck~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusAck~q\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux116~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ISet~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux115~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal10~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ISet[1]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux250~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux85~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux85~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux231~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux85~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux85~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[0]~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal3~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux201~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux231~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux125~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux201~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux201~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux201~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux201~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux201~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux263~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal4~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux31~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux276~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux84~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux84~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux84~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux24~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux84~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[1]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[1]~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal0~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux267~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux267~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux267~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates[2]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TState[2]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TState[2]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TState[2]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|process_0~1_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~8_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~1_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|I_RLD~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux222~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal3~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux79~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~6_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux117~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux199~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux78~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux130~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux216~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~5_combout\ : std_logic;
SIGNAL \t80s:cpu|WR_n~0_combout\ : std_logic;
SIGNAL \t80s:cpu|WR_n~q\ : std_logic;
SIGNAL \uart1|RxRd~0_combout\ : std_logic;
SIGNAL \uart1|RxRd~q\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux110~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux68~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux250~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux198~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux252~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal4~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux251~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal4~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux250~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux250~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux250~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux250~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux101~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux253~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux253~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux253~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux253~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux198~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux216~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux262~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux69~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux253~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux253~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux99~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_3~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|XY_State[0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|process_0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|XY_State[1]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux190~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux47~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux61~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux219~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux62~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux246~0_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Equal8~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux246~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux218~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux208~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux63~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux247~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal57~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux273~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux110~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux273~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux273~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux273~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux83~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux110~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux270~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~54_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux110~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux275~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_3~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA_r~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal57~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[0]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux274~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[0]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegWEH~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegWEH~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux263~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux79~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux79~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal4~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux79~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux263~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux208~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|ALU_Op~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux96~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux122~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux122~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux99~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux99~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux283~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux281~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux101~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux121~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux121~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux121~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux282~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Equal0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux278~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_ALU_r~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_ALU_r~q\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux212~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux70~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Read_To_Reg_r~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux81~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegWEH~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[1]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux273~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[1]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux3~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[1]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux3~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux3~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][4]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux3~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux3~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[4]~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux296~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux87~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux223~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux223~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux223~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux271~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux271~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[3]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Alternate~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Alternate~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Alternate~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Alternate~q\ : std_logic;
SIGNAL \t80s:cpu|u0|process_1~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux246~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrB_r~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrB[2]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrB_r~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrB[0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrB[1]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux20~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux20~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux20~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux20~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[3]~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrB~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux65~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux249~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux249~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux203~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux203~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycles[2]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux255~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux294~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux112~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux296~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux296~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux103~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux103~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux103~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux103~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux287~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux287~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_1~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux208~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux209~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux209~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux209~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux209~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux209~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux209~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux260~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To[1]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux260~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux260~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux19~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux76~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux260~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux260~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrC~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrC~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegWEL~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux44~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux44~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux44~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~2_combout\ : std_logic;
SIGNAL \uart1|Selector15~0_combout\ : std_logic;
SIGNAL \uart1|RxBitCount[0]~0_combout\ : std_logic;
SIGNAL \RX~input_o\ : std_logic;
SIGNAL \uart1|RxDatDel0~0_combout\ : std_logic;
SIGNAL \uart1|RxDatDel0~q\ : std_logic;
SIGNAL \uart1|RxDatEdge~0_combout\ : std_logic;
SIGNAL \uart1|RxDatEdge~q\ : std_logic;
SIGNAL \uart1|RxClkDel~0_combout\ : std_logic;
SIGNAL \uart1|RxClkDel~q\ : std_logic;
SIGNAL \uart1|RxClkEdge~0_combout\ : std_logic;
SIGNAL \uart1|RxClkEdge~q\ : std_logic;
SIGNAL \uart1|Add0~0_combout\ : std_logic;
SIGNAL \uart1|Add0~17_combout\ : std_logic;
SIGNAL \uart1|Add0~1\ : std_logic;
SIGNAL \uart1|Add0~2_combout\ : std_logic;
SIGNAL \uart1|Add0~16_combout\ : std_logic;
SIGNAL \uart1|Add0~3\ : std_logic;
SIGNAL \uart1|Add0~4_combout\ : std_logic;
SIGNAL \uart1|Add0~15_combout\ : std_logic;
SIGNAL \uart1|Add0~5\ : std_logic;
SIGNAL \uart1|Add0~6_combout\ : std_logic;
SIGNAL \uart1|Add0~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|I_RRD~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~40_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux7~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux7~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux7~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][0]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux7~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux7~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[6]~24_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~0_combout\ : std_logic;
SIGNAL \uart1|RxDatDel1~0_combout\ : std_logic;
SIGNAL \uart1|RxDatDel1~q\ : std_logic;
SIGNAL \uart1|RxDatDel2~0_combout\ : std_logic;
SIGNAL \uart1|RxDatDel2~q\ : std_logic;
SIGNAL \uart1|RxShiftReg~11_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~12_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~13_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~14_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~7_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~8_combout\ : std_logic;
SIGNAL \uart1|RxReg~3_combout\ : std_logic;
SIGNAL \uart1|RxReg~1_combout\ : std_logic;
SIGNAL \uart1|OErr~0_combout\ : std_logic;
SIGNAL \uart1|OErr~q\ : std_logic;
SIGNAL \uart1|StatReg[5]~feeder_combout\ : std_logic;
SIGNAL \D[5]~54_combout\ : std_logic;
SIGNAL \D[5]~56_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[5]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux2~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux2~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux2~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux2~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux2~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[5]~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~25\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[5]~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux18~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux18~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux18~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux18~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[5]~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux42~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux42~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux42~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux42~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux42~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~48_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr~15_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~5_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~6_combout\ : std_logic;
SIGNAL \uart1|RxReg~2_combout\ : std_logic;
SIGNAL \uart1|RxReg[4]~feeder_combout\ : std_logic;
SIGNAL \uart1|FErr~0_combout\ : std_logic;
SIGNAL \uart1|FErr~q\ : std_logic;
SIGNAL \uart1|StatReg[4]~feeder_combout\ : std_logic;
SIGNAL \D[4]~42_combout\ : std_logic;
SIGNAL \D[4]~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux95~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux95~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux21~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux21~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux21~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux21~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[2]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[2]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegBusA_r[9]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[1]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~17\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux64~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux248~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux41~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux41~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux41~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux41~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux41~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~51_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux80~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux207~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux199~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Special_LD[1]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[2]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[7]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[0]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux276~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Fp[6]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux284~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[0]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[0]~9\ : std_logic;
SIGNAL \t80s:cpu|u0|R[1]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[1]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[1]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[1]~13\ : std_logic;
SIGNAL \t80s:cpu|u0|R[2]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[2]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux13~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux13~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux13~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux13~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux13~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~1\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegBusA_r[1]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[1]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux30~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux30~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux30~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux30~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[1]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[1]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[1]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux14~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux14~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux14~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux14~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux14~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~3\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[2]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[2]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[2]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux29~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux29~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux29~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux29~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[2]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~0_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~1_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~4_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg[2]~feeder_combout\ : std_logic;
SIGNAL \uart1|RxReg~0_combout\ : std_logic;
SIGNAL \rom_select|Equal0~0_combout\ : std_logic;
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal4~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux67~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux291~2_combout\ : std_logic;
SIGNAL \t80s:cpu|process_0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|process_0~3_combout\ : std_logic;
SIGNAL \t80s:cpu|IORQ_n~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux298~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux298~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux298~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux298~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux298~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux298~5_combout\ : std_logic;
SIGNAL \t80s:cpu|IORQ_n~1_combout\ : std_logic;
SIGNAL \t80s:cpu|IORQ_n~q\ : std_logic;
SIGNAL \IO_nWR~combout\ : std_logic;
SIGNAL \SD_nRD~combout\ : std_logic;
SIGNAL \sd1|host_read_flag~q\ : std_logic;
SIGNAL \sd1|process_2~0_combout\ : std_logic;
SIGNAL \SD_MISO~input_o\ : std_logic;
SIGNAL \sd1|process_5~1_combout\ : std_logic;
SIGNAL \sd1|Selector102~0_combout\ : std_logic;
SIGNAL \t80s:cpu|MREQ_n~1_combout\ : std_logic;
SIGNAL \t80s:cpu|RD_n~0_combout\ : std_logic;
SIGNAL \t80s:cpu|RD_n~q\ : std_logic;
SIGNAL \SD_nWR~combout\ : std_logic;
SIGNAL \SD_nWR~clkctrl_outclk\ : std_logic;
SIGNAL \sd1|process_3~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~15\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~17\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux38~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][1]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux38~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux38~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux38~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~42_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~45_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux98~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux98~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux31~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux31~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux31~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux31~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[0]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux47~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux47~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux47~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux47~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~1\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux46~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux46~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux46~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux46~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux98~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux98~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux98~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux98~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[1]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux61~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux61~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux218~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux218~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux245~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux22~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux22~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux22~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux22~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[1]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux258~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux265~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux266~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux265~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux265~2_combout\ : std_logic;
SIGNAL \uart1|RxReg~5_combout\ : std_logic;
SIGNAL \D[7]~78_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux96~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux96~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux96~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[3]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[2]~15\ : std_logic;
SIGNAL \t80s:cpu|u0|R[3]~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[3]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux12~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux12~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux12~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux12~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux12~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux96~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux36~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux36~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux36~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux36~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~51_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~19\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux37~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux37~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux37~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux37~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~47_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~48_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~46_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~49_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~21\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~52_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~50_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~53_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux96~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux96~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[3]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux284~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~69_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~45_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~46_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~47_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~48_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal15~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux295~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux18~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~49_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~50_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|LessThan1~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~36_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|comb~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add0~1_cout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[0]~1\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[1]~3\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[2]~5\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[3]~7\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux286~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux285~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~40_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~39_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~41_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~42_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~58_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~23\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~25\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux34~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux34~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux34~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux34~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~59_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~60_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~61_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~27\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux1~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux1~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][6]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux1~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux1~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux1~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~27\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux17~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux17~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux17~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux17~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[6]~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[6]~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[6]~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[6]~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][6]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux33~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux33~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux33~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux33~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~63_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~64_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~62_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~65_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux93~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux93~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux93~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux93~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[6]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[3]~17\ : std_logic;
SIGNAL \t80s:cpu|u0|R[4]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[4]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[4]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[4]~19\ : std_logic;
SIGNAL \t80s:cpu|u0|R[5]~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[5]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[5]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[5]~21\ : std_logic;
SIGNAL \t80s:cpu|u0|R[6]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC[6]~_wirecell_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux93~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux93~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[6]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~9\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux94~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux94~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux94~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux94~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux94~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[5]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~1\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~3\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~5\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~7\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~9\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[2][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[3][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[1][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux0~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][7]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[4][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux0~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux0~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux92~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|R[7]~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|I[7]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ACC~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux92~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux92~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux92~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~66_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux32~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux32~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~67_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~29\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~68_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~69_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux92~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[7]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|process_0~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|process_0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~11\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[7]~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~1\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~3\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~5\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~7\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~9\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~11\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~13\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|process_0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[7]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[7]~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux21~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux21~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux21~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux31~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux31~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[7]~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|B_i~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add1~1_cout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[4]~9\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[5]~11\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[6]~13\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add1~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add2~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux8~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux8~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[7]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[7]~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[7]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux16~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux16~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux16~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux16~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[7]~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[7]~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~29\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegBusA_r[15]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[7]~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[7]~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][7]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[6][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux32~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux32~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux32~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux33~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux34~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux35~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux35~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux35~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux36~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux37~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux38~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux39~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux39~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux39~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux40~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux40~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux40~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux40~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux40~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~11\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~13\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~15\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~17\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~19\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~21\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~23\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~25\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~27\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~29\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[15]~53_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[15]~52_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[15]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[15]~39_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~194_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~92_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~189_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux266~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[14]~51_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[14]~50_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[14]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[13]~49_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[13]~48_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[13]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[12]~47_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[12]~46_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[12]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[11]~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[11]~45_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[11]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[10]~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[10]~42_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[10]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[8]~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[8]~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[8]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~36_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux45~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux45~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux45~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux45~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux45~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux46~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux47~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~1\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~3\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~5\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~7\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[4]~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[7]~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[4]~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[4]~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[4]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[2]~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[2]~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[2]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[1]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[1]~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[1]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[0]~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[0]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~8\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~19\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~30\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~40\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~51\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~63\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~74\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~84\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~97\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~110\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~123\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~136\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~149\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~162\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~175\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~186_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~188_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~196_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~84_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~85_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~86_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~87_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ALU_Op_r~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux22~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux22~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux34~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[6]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[6]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[6]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[3]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[1]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[1]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[4]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[4]~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux71~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF2~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal3~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NextIs_XY_Fetch~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF2~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF2~q\ : std_logic;
SIGNAL \t80s:cpu|u0|F~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux292~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Arith16_r~q\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[6]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux9~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux9~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux9~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux12~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[3]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux14~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux12~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux11~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux11~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[5]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux10~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux10~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux10~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[2]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux13~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux13~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[1]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux14~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux14~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Overflow_v~combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux15~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux15~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux15~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Z16_r~q\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux13~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux11~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IncDecZ~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~21\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal22~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal22~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal22~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_1~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_1~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[5][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[4][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[6][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux11~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux11~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[1][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux11~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux11~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux11~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~5\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~7\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~9\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal22~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal22~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal22~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IncDecZ~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IncDecZ~q\ : std_logic;
SIGNAL \t80s:cpu|u0|F~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|No_BTR~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|No_BTR~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|No_BTR~q\ : std_logic;
SIGNAL \t80s:cpu|u0|BTR_r~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BTR_r~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BTR_r~q\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux258~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux74~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux258~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux258~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~80_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~81_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~82_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~83_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux109~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux293~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~64_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~65_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~66_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~67_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~54_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~55_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~40_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~41_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~42_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~36_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux125~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux288~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Halt_FF~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Halt_FF~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Halt_FF~q\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[0]~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~1\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~1\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[1]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[15]~39_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~1\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~3\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~3\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[2]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~5\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~7\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~6\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~11\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~5\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~7\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~46_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~47_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[4]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~16\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~21\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~26\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~9\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~11\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~13\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~9\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~11\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~13\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[7]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~15\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~56_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~57_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~58_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~59_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~31\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~15\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~39_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[8]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~17\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~19\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~48_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~36\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~41\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~45_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~17\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~19\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~47_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~49_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[10]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~46\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~50_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~21\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~68_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~69_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~70_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~71_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~53_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~21\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~52_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~54_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[11]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~23\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~72_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~73_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~74_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~75_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~58_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~23\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~57_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~51\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~55_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~59_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[12]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~25\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~62_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~56\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~60_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~25\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~76_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~77_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~78_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~79_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~63_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~64_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[13]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~27\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~67_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~61\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~65_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~27\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~68_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~69_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[14]~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~29\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~73_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~29\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~72_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~66\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~70_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~74_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[15]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~190_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~191_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~183_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~184_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~185_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~192_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~193_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~195_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[15]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[15]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~76_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~77_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~73_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~75_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~78_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~71_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~72_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~79_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|I_RETN~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~70_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~80_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[6]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~81_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~82_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~86_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~87_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~83_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~85_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~88_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~89_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~90_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~91_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[7]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~59_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~62_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~64_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~65_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~66_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~67_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~60_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~61_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~68_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~69_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[5]~feeder_combout\ : std_logic;
SIGNAL \rom_select|Equal0~1_combout\ : std_logic;
SIGNAL \rom_select|nPage~0_combout\ : std_logic;
SIGNAL \rom_select|nPage~q\ : std_logic;
SIGNAL \rom_select|nCS~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~181_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~174_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~176_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~171_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~172_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~173_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~177_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~178_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~179_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~180_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~182_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[14]~feeder_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~161_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~163_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~164_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~165_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~166_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~159_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~160_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~158_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~167_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~168_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~169_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~170_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[13]~feeder_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~104_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~93_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~94_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~95_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~96_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~98_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~99_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~100_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~101_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~102_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~103_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~105_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[8]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~106_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~107_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~108_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~112_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~109_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~111_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~113_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~114_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~115_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~116_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~117_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~118_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[9]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~130_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~126_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~122_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~124_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~125_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~127_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~119_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~120_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~121_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~128_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~129_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~131_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[10]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~143_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~132_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~133_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~134_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~138_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~139_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~135_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~137_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~140_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~141_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~142_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~144_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[11]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~152_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~151_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~148_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~150_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~153_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~145_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~146_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~147_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~154_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~155_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~156_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~157_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[12]~feeder_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|MREQ_n~0_combout\ : std_logic;
SIGNAL \t80s:cpu|MREQ_n~2_combout\ : std_logic;
SIGNAL \t80s:cpu|MREQ_n~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|MREQ_n~q\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|I_RLD~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[7]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~10_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \D[7]~70_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \D[7]~69_combout\ : std_logic;
SIGNAL \D[7]~71_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \D[7]~73_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \D[7]~72_combout\ : std_logic;
SIGNAL \D[7]~74_combout\ : std_logic;
SIGNAL \D[7]~75_combout\ : std_logic;
SIGNAL \sd1|recv_data[0]~0_combout\ : std_logic;
SIGNAL \sd1|recv_data[0]~1_combout\ : std_logic;
SIGNAL \sd1|recv_data[3]~6_combout\ : std_logic;
SIGNAL \sd1|recv_data[4]~4_combout\ : std_logic;
SIGNAL \sd1|recv_data[5]~5_combout\ : std_logic;
SIGNAL \sd1|recv_data[6]~8_combout\ : std_logic;
SIGNAL \sd1|recv_data[7]~7_combout\ : std_logic;
SIGNAL \sd1|Selector59~0_combout\ : std_logic;
SIGNAL \sd1|Selector81~0_combout\ : std_logic;
SIGNAL \sd1|state.init~q\ : std_logic;
SIGNAL \sd1|Selector96~0_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~1_combout\ : std_logic;
SIGNAL \sd1|Selector1~0_combout\ : std_logic;
SIGNAL \sd1|block_read~0_combout\ : std_logic;
SIGNAL \sd1|Selector98~0_combout\ : std_logic;
SIGNAL \sd1|init_busy~q\ : std_logic;
SIGNAL \sd1|Selector87~0_combout\ : std_logic;
SIGNAL \sd1|state.read_block_cmd~q\ : std_logic;
SIGNAL \sd1|Selector134~1_combout\ : std_logic;
SIGNAL \sd1|Selector134~2_combout\ : std_logic;
SIGNAL \sd1|block_start_ack~q\ : std_logic;
SIGNAL \sd1|block_read~1_combout\ : std_logic;
SIGNAL \sd1|block_read~1clkctrl_outclk\ : std_logic;
SIGNAL \sd1|block_read~q\ : std_logic;
SIGNAL \sd1|Selector86~0_combout\ : std_logic;
SIGNAL \sd1|Selector89~2_combout\ : std_logic;
SIGNAL \sd1|Selector116~0_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|Selector86~1_combout\ : std_logic;
SIGNAL \sd1|Selector97~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|recv_data[0]~2_combout\ : std_logic;
SIGNAL \sd1|Selector82~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd0~q\ : std_logic;
SIGNAL \sd1|Selector102~1_combout\ : std_logic;
SIGNAL \sd1|return_state.cmd55~q\ : std_logic;
SIGNAL \sd1|Selector83~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd55~q\ : std_logic;
SIGNAL \sd1|Selector103~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cmd41~q\ : std_logic;
SIGNAL \sd1|Selector84~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd41~q\ : std_logic;
SIGNAL \sd1|Selector104~0_combout\ : std_logic;
SIGNAL \sd1|return_state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|Selector85~0_combout\ : std_logic;
SIGNAL \sd1|state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|Selector86~2_combout\ : std_logic;
SIGNAL \sd1|Selector105~0_combout\ : std_logic;
SIGNAL \sd1|Selector105~1_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~0_combout\ : std_logic;
SIGNAL \sd1|Selector105~2_combout\ : std_logic;
SIGNAL \sd1|return_state.idle~q\ : std_logic;
SIGNAL \sd1|Selector86~3_combout\ : std_logic;
SIGNAL \sd1|state.idle~q\ : std_logic;
SIGNAL \sd1|Selector1~1_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~q\ : std_logic;
SIGNAL \sd1|host_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|host_write_flag~q\ : std_logic;
SIGNAL \sd1|process_5~0_combout\ : std_logic;
SIGNAL \sd1|Selector96~1_combout\ : std_logic;
SIGNAL \sd1|state.write_block_byte~q\ : std_logic;
SIGNAL \sd1|Selector134~0_combout\ : std_logic;
SIGNAL \sd1|WideOr22~0_combout\ : std_logic;
SIGNAL \sd1|Selector90~0_combout\ : std_logic;
SIGNAL \sd1|state.send_cmd~q\ : std_logic;
SIGNAL \sd1|Selector72~0_combout\ : std_logic;
SIGNAL \sd1|Selector72~1_combout\ : std_logic;
SIGNAL \sd1|WideOr23~0_combout\ : std_logic;
SIGNAL \sd1|Selector2~1_combout\ : std_logic;
SIGNAL \sd1|Selector71~0_combout\ : std_logic;
SIGNAL \sd1|Selector71~1_combout\ : std_logic;
SIGNAL \sd1|Selector91~0_combout\ : std_logic;
SIGNAL \sd1|Selector75~0_combout\ : std_logic;
SIGNAL \sd1|Selector77~0_combout\ : std_logic;
SIGNAL \sd1|Selector76~3_combout\ : std_logic;
SIGNAL \sd1|Selector76~5_combout\ : std_logic;
SIGNAL \sd1|Selector77~1_combout\ : std_logic;
SIGNAL \sd1|Selector77~2_combout\ : std_logic;
SIGNAL \sd1|Add0~0_combout\ : std_logic;
SIGNAL \sd1|Selector78~0_combout\ : std_logic;
SIGNAL \sd1|Selector70~0_combout\ : std_logic;
SIGNAL \sd1|Selector70~1_combout\ : std_logic;
SIGNAL \sd1|response_mode~q\ : std_logic;
SIGNAL \sd1|Selector78~1_combout\ : std_logic;
SIGNAL \sd1|Add0~1\ : std_logic;
SIGNAL \sd1|Add0~2_combout\ : std_logic;
SIGNAL \sd1|Selector77~3_combout\ : std_logic;
SIGNAL \sd1|Selector77~4_combout\ : std_logic;
SIGNAL \sd1|Add0~3\ : std_logic;
SIGNAL \sd1|Add0~4_combout\ : std_logic;
SIGNAL \sd1|Selector76~4_combout\ : std_logic;
SIGNAL \sd1|Selector76~6_combout\ : std_logic;
SIGNAL \sd1|Add0~5\ : std_logic;
SIGNAL \sd1|Add0~6_combout\ : std_logic;
SIGNAL \sd1|Selector75~2_combout\ : std_logic;
SIGNAL \sd1|Add0~7\ : std_logic;
SIGNAL \sd1|Add0~8_combout\ : std_logic;
SIGNAL \sd1|Selector74~0_combout\ : std_logic;
SIGNAL \sd1|Selector74~1_combout\ : std_logic;
SIGNAL \sd1|bit_counter~3_combout\ : std_logic;
SIGNAL \sd1|Selector73~0_combout\ : std_logic;
SIGNAL \sd1|Add0~9\ : std_logic;
SIGNAL \sd1|Add0~10_combout\ : std_logic;
SIGNAL \sd1|Selector73~2_combout\ : std_logic;
SIGNAL \sd1|Selector73~1_combout\ : std_logic;
SIGNAL \sd1|Selector73~3_combout\ : std_logic;
SIGNAL \sd1|Selector73~5_combout\ : std_logic;
SIGNAL \sd1|Selector73~6_combout\ : std_logic;
SIGNAL \sd1|Selector73~4_combout\ : std_logic;
SIGNAL \sd1|Selector73~7_combout\ : std_logic;
SIGNAL \sd1|Selector73~8_combout\ : std_logic;
SIGNAL \sd1|Add0~11\ : std_logic;
SIGNAL \sd1|Add0~12_combout\ : std_logic;
SIGNAL \sd1|Selector71~4_combout\ : std_logic;
SIGNAL \sd1|Selector72~2_combout\ : std_logic;
SIGNAL \sd1|Add0~13\ : std_logic;
SIGNAL \sd1|Add0~14_combout\ : std_logic;
SIGNAL \sd1|Selector71~2_combout\ : std_logic;
SIGNAL \sd1|Selector71~3_combout\ : std_logic;
SIGNAL \sd1|Equal9~0_combout\ : std_logic;
SIGNAL \sd1|Equal9~1_combout\ : std_logic;
SIGNAL \sd1|Equal9~2_combout\ : std_logic;
SIGNAL \sd1|Selector95~0_combout\ : std_logic;
SIGNAL \sd1|Selector95~2_combout\ : std_logic;
SIGNAL \sd1|state.write_block_data~q\ : std_logic;
SIGNAL \sd1|Selector76~2_combout\ : std_logic;
SIGNAL \sd1|Selector108~0_combout\ : std_logic;
SIGNAL \sd1|Selector108~1_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_data~q\ : std_logic;
SIGNAL \sd1|sd_read_flag~0_combout\ : std_logic;
SIGNAL \sd1|dout[7]~7_combout\ : std_logic;
SIGNAL \sd1|Selector126~0_combout\ : std_logic;
SIGNAL \D[7]~68_combout\ : std_logic;
SIGNAL \D[7]~76_combout\ : std_logic;
SIGNAL \D[7]~79_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[9]~41_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[9]~40_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[9]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~60_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~61_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~62_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~63_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~40_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~42_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[9]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux90~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[5]~5_combout\ : std_logic;
SIGNAL \sd1|process_3~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[6]~6_combout\ : std_logic;
SIGNAL \sd1|process_3~2_combout\ : std_logic;
SIGNAL \sd1|block_write~0_combout\ : std_logic;
SIGNAL \sd1|block_write~q\ : std_logic;
SIGNAL \sd1|Selector93~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_cmd~q\ : std_logic;
SIGNAL \sd1|Selector113~0_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_init~q\ : std_logic;
SIGNAL \sd1|Selector94~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_init~q\ : std_logic;
SIGNAL \sd1|Add1~1\ : std_logic;
SIGNAL \sd1|Add1~2_combout\ : std_logic;
SIGNAL \sd1|Selector67~0_combout\ : std_logic;
SIGNAL \sd1|Selector67~1_combout\ : std_logic;
SIGNAL \sd1|Equal11~0_combout\ : std_logic;
SIGNAL \sd1|Selector91~1_combout\ : std_logic;
SIGNAL \sd1|Selector91~2_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte_wait~q\ : std_logic;
SIGNAL \sd1|Selector2~2_combout\ : std_logic;
SIGNAL \sd1|Selector2~3_combout\ : std_logic;
SIGNAL \sd1|Selector2~0_combout\ : std_logic;
SIGNAL \sd1|WideOr2~combout\ : std_logic;
SIGNAL \sd1|Selector2~4_combout\ : std_logic;
SIGNAL \sd1|sclk_sig~q\ : std_logic;
SIGNAL \sd1|Selector75~1_combout\ : std_logic;
SIGNAL \sd1|Add1~3\ : std_logic;
SIGNAL \sd1|Add1~4_combout\ : std_logic;
SIGNAL \sd1|Selector66~0_combout\ : std_logic;
SIGNAL \sd1|Add1~5\ : std_logic;
SIGNAL \sd1|Add1~6_combout\ : std_logic;
SIGNAL \sd1|Selector65~0_combout\ : std_logic;
SIGNAL \sd1|Add1~7\ : std_logic;
SIGNAL \sd1|Add1~9\ : std_logic;
SIGNAL \sd1|Add1~10_combout\ : std_logic;
SIGNAL \sd1|Selector63~0_combout\ : std_logic;
SIGNAL \sd1|Add1~11\ : std_logic;
SIGNAL \sd1|Add1~12_combout\ : std_logic;
SIGNAL \sd1|Selector62~0_combout\ : std_logic;
SIGNAL \sd1|Add1~13\ : std_logic;
SIGNAL \sd1|Add1~14_combout\ : std_logic;
SIGNAL \sd1|Selector61~0_combout\ : std_logic;
SIGNAL \sd1|Add1~15\ : std_logic;
SIGNAL \sd1|Add1~16_combout\ : std_logic;
SIGNAL \sd1|Selector60~3_combout\ : std_logic;
SIGNAL \sd1|Add1~17\ : std_logic;
SIGNAL \sd1|Add1~18_combout\ : std_logic;
SIGNAL \sd1|Selector59~1_combout\ : std_logic;
SIGNAL \sd1|Selector59~3_combout\ : std_logic;
SIGNAL \sd1|Equal10~3_combout\ : std_logic;
SIGNAL \sd1|Selector59~2_combout\ : std_logic;
SIGNAL \sd1|sclk_sig~0_combout\ : std_logic;
SIGNAL \sd1|WideOr16~0_combout\ : std_logic;
SIGNAL \sd1|Selector60~1_combout\ : std_logic;
SIGNAL \sd1|Selector60~2_combout\ : std_logic;
SIGNAL \sd1|Add1~8_combout\ : std_logic;
SIGNAL \sd1|Selector64~0_combout\ : std_logic;
SIGNAL \sd1|Equal10~0_combout\ : std_logic;
SIGNAL \sd1|Equal10~1_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|bit_counter~2_combout\ : std_logic;
SIGNAL \sd1|Selector60~0_combout\ : std_logic;
SIGNAL \sd1|Add1~0_combout\ : std_logic;
SIGNAL \sd1|Selector68~0_combout\ : std_logic;
SIGNAL \sd1|Selector68~1_combout\ : std_logic;
SIGNAL \sd1|Equal10~2_combout\ : std_logic;
SIGNAL \sd1|Selector95~1_combout\ : std_logic;
SIGNAL \sd1|Selector107~0_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|Selector88~0_combout\ : std_logic;
SIGNAL \sd1|state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|WideOr35~0_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~1_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~2_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~q\ : std_logic;
SIGNAL \sd1|Selector80~0_combout\ : std_logic;
SIGNAL \sd1|state.rst~q\ : std_logic;
SIGNAL \sd1|Selector0~0_combout\ : std_logic;
SIGNAL \sd1|Selector0~1_combout\ : std_logic;
SIGNAL \sd1|sd_read_flag~feeder_combout\ : std_logic;
SIGNAL \sd1|sd_read_flag~q\ : std_logic;
SIGNAL \sd1|Selector89~4_combout\ : std_logic;
SIGNAL \sd1|Selector89~3_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~q\ : std_logic;
SIGNAL \sd1|Selector76~7_combout\ : std_logic;
SIGNAL \sd1|Selector92~0_combout\ : std_logic;
SIGNAL \sd1|Selector92~1_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte~q\ : std_logic;
SIGNAL \sd1|recv_data[1]~9_combout\ : std_logic;
SIGNAL \sd1|recv_data[2]~3_combout\ : std_logic;
SIGNAL \sd1|dout[2]~2_combout\ : std_logic;
SIGNAL \sd1|Selector131~0_combout\ : std_logic;
SIGNAL \D[2]~23_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \D[2]~28_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \D[2]~27_combout\ : std_logic;
SIGNAL \D[2]~29_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \D[2]~24_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \D[2]~25_combout\ : std_logic;
SIGNAL \D[2]~26_combout\ : std_logic;
SIGNAL \D[2]~30_combout\ : std_logic;
SIGNAL \D[2]~31_combout\ : std_logic;
SIGNAL \D[2]~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux89~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[2]~2_combout\ : std_logic;
SIGNAL \uart1|TxReg~2_combout\ : std_logic;
SIGNAL \uart1|CtrlReg~0_combout\ : std_logic;
SIGNAL \uart1|CtrlReg~1_combout\ : std_logic;
SIGNAL \uart1|RxParity~0_combout\ : std_logic;
SIGNAL \uart1|RxParity~1_combout\ : std_logic;
SIGNAL \uart1|Add0~7\ : std_logic;
SIGNAL \uart1|Add0~8_combout\ : std_logic;
SIGNAL \uart1|Add0~14_combout\ : std_logic;
SIGNAL \uart1|Add0~9\ : std_logic;
SIGNAL \uart1|Add0~10_combout\ : std_logic;
SIGNAL \uart1|Add0~12_combout\ : std_logic;
SIGNAL \uart1|Mux3~2_combout\ : std_logic;
SIGNAL \uart1|RxParity~2_combout\ : std_logic;
SIGNAL \uart1|Mux3~3_combout\ : std_logic;
SIGNAL \uart1|RxParity~3_combout\ : std_logic;
SIGNAL \uart1|RxParity~q\ : std_logic;
SIGNAL \uart1|acia_rx_receive~0_combout\ : std_logic;
SIGNAL \uart1|Selector21~1_combout\ : std_logic;
SIGNAL \uart1|RxAck~0_combout\ : std_logic;
SIGNAL \uart1|PErr~q\ : std_logic;
SIGNAL \uart1|StatReg[6]~feeder_combout\ : std_logic;
SIGNAL \uart1|RxReg~6_combout\ : std_logic;
SIGNAL \D[6]~89_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \D[6]~82_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \D[6]~81_combout\ : std_logic;
SIGNAL \D[6]~83_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \D[6]~84_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \D[6]~85_combout\ : std_logic;
SIGNAL \D[6]~86_combout\ : std_logic;
SIGNAL \D[6]~87_combout\ : std_logic;
SIGNAL \sd1|dout[6]~6_combout\ : std_logic;
SIGNAL \sd1|Selector127~0_combout\ : std_logic;
SIGNAL \D[6]~80_combout\ : std_logic;
SIGNAL \D[6]~88_combout\ : std_logic;
SIGNAL \D[6]~91_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[6]~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[6]~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[6]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~52_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~53_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[6]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux25~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux25~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux25~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux25~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[6]~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux85~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux32~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux32~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[6]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[6]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[6]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[6]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[6]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~11\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~13\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~36_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux8~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux23~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux23~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux23~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux28~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux23~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux23~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux23~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux24~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux24~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux24~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux24~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[7]~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux84~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[3]~3_combout\ : std_logic;
SIGNAL \uart1|TxReg~3_combout\ : std_logic;
SIGNAL \uart1|CtrlReg[3]~feeder_combout\ : std_logic;
SIGNAL \uart1|TxClkEdge~0_combout\ : std_logic;
SIGNAL \uart1|TxClkEdge~feeder_combout\ : std_logic;
SIGNAL \uart1|TxClkEdge~q\ : std_logic;
SIGNAL \uart1|TxClkCnt[0]~6_combout\ : std_logic;
SIGNAL \uart1|TxClkCnt[0]~7\ : std_logic;
SIGNAL \uart1|TxClkCnt[1]~8_combout\ : std_logic;
SIGNAL \uart1|TxClkCnt[1]~9\ : std_logic;
SIGNAL \uart1|TxClkCnt[2]~10_combout\ : std_logic;
SIGNAL \uart1|TxClkCnt[2]~11\ : std_logic;
SIGNAL \uart1|TxClkCnt[3]~12_combout\ : std_logic;
SIGNAL \uart1|TxClkCnt[3]~13\ : std_logic;
SIGNAL \uart1|TxClkCnt[4]~14_combout\ : std_logic;
SIGNAL \uart1|TxClkCnt[4]~15\ : std_logic;
SIGNAL \uart1|TxClkCnt[5]~16_combout\ : std_logic;
SIGNAL \uart1|Mux4~0_combout\ : std_logic;
SIGNAL \uart1|Mux4~2_combout\ : std_logic;
SIGNAL \uart1|Mux4~3_combout\ : std_logic;
SIGNAL \uart1|TxBdDel~q\ : std_logic;
SIGNAL \uart1|TxDat~2_combout\ : std_logic;
SIGNAL \uart1|TxDat~3_combout\ : std_logic;
SIGNAL \uart1|TxState.TxState_Start~q\ : std_logic;
SIGNAL \uart1|Mux4~1_combout\ : std_logic;
SIGNAL \uart1|acia_tx_transmit~0_combout\ : std_logic;
SIGNAL \uart1|TxState~12_combout\ : std_logic;
SIGNAL \uart1|TxState.TxState_Data~q\ : std_logic;
SIGNAL \uart1|TxParity~1_combout\ : std_logic;
SIGNAL \uart1|Selector40~0_combout\ : std_logic;
SIGNAL \uart1|TxBitCount[0]~0_combout\ : std_logic;
SIGNAL \uart1|TxBitCount~3_combout\ : std_logic;
SIGNAL \uart1|TxBitCount~4_combout\ : std_logic;
SIGNAL \uart1|TxBitCount[1]~feeder_combout\ : std_logic;
SIGNAL \uart1|TxBitCount~1_combout\ : std_logic;
SIGNAL \uart1|TxBitCount~2_combout\ : std_logic;
SIGNAL \uart1|Equal1~0_combout\ : std_logic;
SIGNAL \uart1|Selector35~0_combout\ : std_logic;
SIGNAL \uart1|TxState.TxState_Parity~q\ : std_logic;
SIGNAL \uart1|Selector36~0_combout\ : std_logic;
SIGNAL \uart1|Selector36~1_combout\ : std_logic;
SIGNAL \uart1|TxState.TxState_Stop~q\ : std_logic;
SIGNAL \uart1|TxState~13_combout\ : std_logic;
SIGNAL \uart1|TxState~14_combout\ : std_logic;
SIGNAL \uart1|TxWr~0_combout\ : std_logic;
SIGNAL \uart1|TxWr~q\ : std_logic;
SIGNAL \uart1|TxReq~0_combout\ : std_logic;
SIGNAL \uart1|TxReq~q\ : std_logic;
SIGNAL \uart1|TxState~15_combout\ : std_logic;
SIGNAL \uart1|TxState~16_combout\ : std_logic;
SIGNAL \uart1|TxState.TxState_Idle~feeder_combout\ : std_logic;
SIGNAL \uart1|TxState.TxState_Idle~q\ : std_logic;
SIGNAL \uart1|Selector33~0_combout\ : std_logic;
SIGNAL \uart1|TxAck~0_combout\ : std_logic;
SIGNAL \uart1|TxAck~1_combout\ : std_logic;
SIGNAL \uart1|TxAck~2_combout\ : std_logic;
SIGNAL \uart1|TxAck~3_combout\ : std_logic;
SIGNAL \uart1|TxAck~q\ : std_logic;
SIGNAL \uart1|TxRdy~0_combout\ : std_logic;
SIGNAL \uart1|TxRdy~q\ : std_logic;
SIGNAL \uart1|StatReg[1]~feeder_combout\ : std_logic;
SIGNAL \D[1]~114_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \D[1]~109_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \D[1]~108_combout\ : std_logic;
SIGNAL \D[1]~110_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \D[1]~106_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \D[1]~105_combout\ : std_logic;
SIGNAL \D[1]~107_combout\ : std_logic;
SIGNAL \D[1]~111_combout\ : std_logic;
SIGNAL \sd1|dout[1]~1_combout\ : std_logic;
SIGNAL \sd1|Selector132~0_combout\ : std_logic;
SIGNAL \D[1]~104_combout\ : std_logic;
SIGNAL \D[1]~112_combout\ : std_logic;
SIGNAL \D[1]~115_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[1]~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux37~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux37~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux37~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux37~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux37~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[1]~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[1]~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[1]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[1]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][1]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][1]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux6~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux6~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux6~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux6~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux6~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~19\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegBusA_r[10]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[2]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[2]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][2]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux5~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux5~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux5~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux5~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux5~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux97~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux97~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux97~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux97~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux97~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[2]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add3~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add5~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[2]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[2]~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[2]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux36~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux36~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[2]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[2]~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[2]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~3\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~5\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~7\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux43~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux43~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux95~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux95~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux95~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux95~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[4]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_v[4]~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[4]~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[4]~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux34~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux34~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[4]~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[4]~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[4]~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux27~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux27~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux27~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux27~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[4]~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[4]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[4]~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[4]~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[0][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux43~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux43~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux43~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~9\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[5]~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[5]~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[5]~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[5]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~49_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~50_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[5]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux26~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux26~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux26~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux26~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[5]~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~51_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux25~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux25~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux25~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux25~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux24~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux25~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux25~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~54_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~55_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~52_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~53_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~56_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~57_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~58_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux86~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux33~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux33~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[5]~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[5]~36_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[5]~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[5]~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[5]~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[5]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[5]~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[5]~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[3][5]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux10~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux10~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux10~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux10~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux10~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~11\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[6]~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[6]~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][6]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux9~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux9~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux9~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux9~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux9~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~13\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[7]~30_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[7]~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[7]~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[7][7]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux8~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux8~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux8~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux8~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux8~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~15\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux23~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux23~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux23~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux23~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[0]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[0][0]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux39~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux39~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~39_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~41_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux91~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[0]~0_combout\ : std_logic;
SIGNAL \uart1|CtrlReg~3_combout\ : std_logic;
SIGNAL \uart1|CtrlReg[0]~feeder_combout\ : std_logic;
SIGNAL \uart1|Mux3~0_combout\ : std_logic;
SIGNAL \uart1|Mux3~1_combout\ : std_logic;
SIGNAL \uart1|RxBdDel~feeder_combout\ : std_logic;
SIGNAL \uart1|RxBdDel~q\ : std_logic;
SIGNAL \uart1|acia_rx_receive~1_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~4_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~5_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~6_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~7_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~1_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~19_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~2_combout\ : std_logic;
SIGNAL \uart1|RxBitCount~3_combout\ : std_logic;
SIGNAL \uart1|Equal0~0_combout\ : std_logic;
SIGNAL \uart1|Selector18~1_combout\ : std_logic;
SIGNAL \uart1|RxState.RxState_Parity~q\ : std_logic;
SIGNAL \uart1|RxShiftReg~2_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~3_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~9_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~10_combout\ : std_logic;
SIGNAL \uart1|RxReg~4_combout\ : std_logic;
SIGNAL \D[3]~67_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add5~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[3]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[3]~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[3]~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|TmpAddr[3]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC~45_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add3~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add2~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add4~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PC[3]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~59_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|F_Out~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux27~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux27~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~60_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~61_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~62_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~63_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~64_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~65_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~66_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~67_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~68_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux28~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux28~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux28~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux28~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[3]~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux88~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux35~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux35~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux35~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux35~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux35~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux35~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[3]~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[3]~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[3]~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[3]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[3]~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[7][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux4~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux4~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux4~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux4~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux4~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~23\ : std_logic;
SIGNAL \t80s:cpu|u0|Add9~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux19~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux19~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux19~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux19~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[4]~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[4]~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIH[4]~19_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsH[5][4]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux35~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux35~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~55_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add6~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~56_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|SP~57_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux87~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Q_t~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux38~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux7~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux38~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Save_Mux[0]~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux279~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux279~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux279~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|PreserveC_r~q\ : std_logic;
SIGNAL \t80s:cpu|u0|F~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Add2~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux30~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux30~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux30~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|LessThan0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|DAA_Q~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux30~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux30~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|alu|Mux30~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|F~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux45~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux45~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux45~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux47~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux88~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux272~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_1~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA_r~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[2]~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrA[2]~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux15~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux15~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux15~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux15~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux15~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux99~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux99~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux99~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux99~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Mux99~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|BusA[0]~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[4]~4_combout\ : std_logic;
SIGNAL \uart1|TxReg~4_combout\ : std_logic;
SIGNAL \uart1|CtrlReg[4]~feeder_combout\ : std_logic;
SIGNAL \uart1|Selector18~0_combout\ : std_logic;
SIGNAL \uart1|Selector21~0_combout\ : std_logic;
SIGNAL \uart1|RxState.RxState_Stop~q\ : std_logic;
SIGNAL \uart1|RxState~13_combout\ : std_logic;
SIGNAL \uart1|RxState~14_combout\ : std_logic;
SIGNAL \uart1|RxState~15_combout\ : std_logic;
SIGNAL \uart1|RxState.RxState_Wait~q\ : std_logic;
SIGNAL \uart1|RxState~10_combout\ : std_logic;
SIGNAL \uart1|RxState~11_combout\ : std_logic;
SIGNAL \uart1|RxState~12_combout\ : std_logic;
SIGNAL \uart1|RxState.RxState_Data~q\ : std_logic;
SIGNAL \uart1|Selector20~0_combout\ : std_logic;
SIGNAL \uart1|RxAck~q\ : std_logic;
SIGNAL \uart1|RxReq~0_combout\ : std_logic;
SIGNAL \uart1|RxReq~q\ : std_logic;
SIGNAL \uart1|RxRdy~0_combout\ : std_logic;
SIGNAL \uart1|RxRdy~q\ : std_logic;
SIGNAL \uart1|TxReg~8_combout\ : std_logic;
SIGNAL \uart1|StatReg~0_combout\ : std_logic;
SIGNAL \uart1|TxReg~0_combout\ : std_logic;
SIGNAL \uart1|TxReg~1_combout\ : std_logic;
SIGNAL \uart1|StatReg~1_combout\ : std_logic;
SIGNAL \D[7]~77_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[7]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[7]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[7]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal3~2_combout\ : std_logic;
SIGNAL \nNMI~input_o\ : std_logic;
SIGNAL \t80s:cpu|u0|OldNMI_n~q\ : std_logic;
SIGNAL \t80s:cpu|u0|NMI_s~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NMI_s~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal56~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_7~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NMICycle~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|NMICycle~q\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|TStates~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Auto_Wait_t1~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Auto_Wait_t1~q\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|DO[1]~1_combout\ : std_logic;
SIGNAL \uart1|CtrlReg~2_combout\ : std_logic;
SIGNAL \uart1|CtrlReg[1]~feeder_combout\ : std_logic;
SIGNAL \uart1|ac_rst~0_combout\ : std_logic;
SIGNAL \uart1|ac_rst~q\ : std_logic;
SIGNAL \uart1|RxShiftReg~17_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~18_combout\ : std_logic;
SIGNAL \uart1|RxReg~8_combout\ : std_logic;
SIGNAL \D[1]~113_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[1]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux65~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux208~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux264~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~6_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux261~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux75~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux259~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~197_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[0]~feeder_combout\ : std_logic;
SIGNAL \D[2]~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[2]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux238~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|IMode[0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|IMode[0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IStatus[1]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~18_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~20_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~21_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~22_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~23_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~16_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~17_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~24_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~25_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[1]~feeder_combout\ : std_logic;
SIGNAL \UART_nCS~2_combout\ : std_logic;
SIGNAL \sd1|Selector125~0_combout\ : std_logic;
SIGNAL \sd1|block_busy~q\ : std_logic;
SIGNAL \sd1|dout[5]~5_combout\ : std_logic;
SIGNAL \sd1|Selector128~0_combout\ : std_logic;
SIGNAL \D[5]~45_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \D[5]~49_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \D[5]~50_combout\ : std_logic;
SIGNAL \D[5]~51_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \D[5]~46_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \D[5]~47_combout\ : std_logic;
SIGNAL \D[5]~48_combout\ : std_logic;
SIGNAL \D[5]~52_combout\ : std_logic;
SIGNAL \D[5]~53_combout\ : std_logic;
SIGNAL \D[5]~55_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[5]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~11_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~10_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux72~13_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycles[1]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux204~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux204~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux73~9_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycles[0]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux205~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux205~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_7~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_7~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add11~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_7~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Pre_XY_F_M[0]~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Pre_XY_F_M[2]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add10~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~1_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_3~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[3]~12_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[3]~14_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegDIL[3]~15_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|RegsL[2][3]~q\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux44~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Regs|Mux44~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~46_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~42_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~39_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~41_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~44_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~37_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~38_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~45_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~47_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[3]~feeder_combout\ : std_logic;
SIGNAL \SD_nCS~2_combout\ : std_logic;
SIGNAL \sd1|dout[4]~4_combout\ : std_logic;
SIGNAL \sd1|Selector129~0_combout\ : std_logic;
SIGNAL \D[4]~33_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \D[4]~38_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \D[4]~37_combout\ : std_logic;
SIGNAL \D[4]~39_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \D[4]~35_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \D[4]~34_combout\ : std_logic;
SIGNAL \D[4]~36_combout\ : std_logic;
SIGNAL \D[4]~40_combout\ : std_logic;
SIGNAL \D[4]~41_combout\ : std_logic;
SIGNAL \D[4]~43_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[4]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux290~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF1~q\ : std_logic;
SIGNAL \t80s:cpu|u0|INT_s~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|INT_s~q\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF2~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF2~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntE_FF2~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IntCycle~q\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~5_combout\ : std_logic;
SIGNAL \D[6]~90_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~7_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[6]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal3~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux116~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal56~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|XY_Ind~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|XY_Ind~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|XY_Ind~q\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|MCycle~6_combout\ : std_logic;
SIGNAL \t80s:cpu|Equal0~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux210~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux210~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux210~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux210~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux210~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux261~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux77~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux261~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux261~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux261~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux261~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~32_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~33_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~29_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~31_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~34_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~27_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~28_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~35_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~26_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~36_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[2]~feeder_combout\ : std_logic;
SIGNAL \UART_nCS~1_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \D[3]~60_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \D[3]~59_combout\ : std_logic;
SIGNAL \D[3]~61_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \D[3]~63_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \D[3]~62_combout\ : std_logic;
SIGNAL \D[3]~64_combout\ : std_logic;
SIGNAL \D[3]~65_combout\ : std_logic;
SIGNAL \sd1|dout[3]~3_combout\ : std_logic;
SIGNAL \sd1|Selector130~0_combout\ : std_logic;
SIGNAL \D[3]~58_combout\ : std_logic;
SIGNAL \D[3]~66_combout\ : std_logic;
SIGNAL \D[3]~57_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~5_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[3]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux237~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|IMode[1]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~6_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_0~7_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~15_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg~16_combout\ : std_logic;
SIGNAL \uart1|RxShiftReg[0]~feeder_combout\ : std_logic;
SIGNAL \uart1|RxReg~7_combout\ : std_logic;
SIGNAL \uart1|StatReg[0]~feeder_combout\ : std_logic;
SIGNAL \D[0]~101_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\ : std_logic;
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \D[0]~93_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \D[0]~94_combout\ : std_logic;
SIGNAL \D[0]~95_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \D[0]~97_combout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \D[0]~96_combout\ : std_logic;
SIGNAL \D[0]~98_combout\ : std_logic;
SIGNAL \D[0]~99_combout\ : std_logic;
SIGNAL \sd1|dout[0]~0_combout\ : std_logic;
SIGNAL \sd1|dout[0]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector133~0_combout\ : std_logic;
SIGNAL \D[0]~92_combout\ : std_logic;
SIGNAL \D[0]~100_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR~8_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|IR[0]~feeder_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ISet~1_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|mcode|Mux279~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|ISet~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|XY_State[1]~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrC~2_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RegAddrC~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~57_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~53_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~54_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~50_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~52_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~55_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~48_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~49_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~56_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Add1~58_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|A[4]~feeder_combout\ : std_logic;
SIGNAL \SD_nCS~0_combout\ : std_logic;
SIGNAL \SD_nCS~1_combout\ : std_logic;
SIGNAL \D[0]~102_combout\ : std_logic;
SIGNAL \D[0]~103_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|Equal57~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~3_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|M1_n~q\ : std_logic;
SIGNAL \uart1|TxReg~5_combout\ : std_logic;
SIGNAL \uart1|TxReg[0]~feeder_combout\ : std_logic;
SIGNAL \uart1|TxReg~6_combout\ : std_logic;
SIGNAL \uart1|TxReg~7_combout\ : std_logic;
SIGNAL \uart1|CtrlReg~4_combout\ : std_logic;
SIGNAL \uart1|TxShiftReg~2_combout\ : std_logic;
SIGNAL \uart1|TxShiftReg~3_combout\ : std_logic;
SIGNAL \uart1|Selector24~0_combout\ : std_logic;
SIGNAL \uart1|TxShiftReg~0_combout\ : std_logic;
SIGNAL \uart1|TxShiftReg~1_combout\ : std_logic;
SIGNAL \uart1|Selector25~0_combout\ : std_logic;
SIGNAL \uart1|Selector26~0_combout\ : std_logic;
SIGNAL \uart1|Selector27~0_combout\ : std_logic;
SIGNAL \uart1|Selector28~0_combout\ : std_logic;
SIGNAL \uart1|Selector29~0_combout\ : std_logic;
SIGNAL \uart1|Selector30~0_combout\ : std_logic;
SIGNAL \uart1|Selector22~0_combout\ : std_logic;
SIGNAL \uart1|TxParity~0_combout\ : std_logic;
SIGNAL \uart1|TxParity~2_combout\ : std_logic;
SIGNAL \uart1|TxParity~q\ : std_logic;
SIGNAL \uart1|TxDat~0_combout\ : std_logic;
SIGNAL \uart1|TxDat~1_combout\ : std_logic;
SIGNAL \uart1|TxDat~q\ : std_logic;
SIGNAL \uart1|Mux0~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|process_5~0_combout\ : std_logic;
SIGNAL \t80s:cpu|u0|RFSH_n~q\ : std_logic;
SIGNAL \uart1|Mux2~0_combout\ : std_logic;
SIGNAL \sd1|cmd_out~0_combout\ : std_logic;
SIGNAL \sd1|process_1~0_combout\ : std_logic;
SIGNAL \sd1|Selector121~2_combout\ : std_logic;
SIGNAL \sd1|Selector121~3_combout\ : std_logic;
SIGNAL \sd1|Selector121~0_combout\ : std_logic;
SIGNAL \sd1|Selector122~0_combout\ : std_logic;
SIGNAL \sd1|Selector123~0_combout\ : std_logic;
SIGNAL \sd1|Equal14~0_combout\ : std_logic;
SIGNAL \sd1|Selector124~1_combout\ : std_logic;
SIGNAL \sd1|Selector124~2_combout\ : std_logic;
SIGNAL \sd1|WideOr40~0_combout\ : std_logic;
SIGNAL \sd1|Selector124~0_combout\ : std_logic;
SIGNAL \sd1|Selector124~3_combout\ : std_logic;
SIGNAL \sd1|Selector124~4_combout\ : std_logic;
SIGNAL \sd1|Selector123~1_combout\ : std_logic;
SIGNAL \sd1|Selector123~2_combout\ : std_logic;
SIGNAL \sd1|Selector123~3_combout\ : std_logic;
SIGNAL \sd1|Selector123~4_combout\ : std_logic;
SIGNAL \sd1|Selector122~1_combout\ : std_logic;
SIGNAL \sd1|Selector122~2_combout\ : std_logic;
SIGNAL \sd1|Selector122~3_combout\ : std_logic;
SIGNAL \sd1|Selector122~4_combout\ : std_logic;
SIGNAL \sd1|Selector121~1_combout\ : std_logic;
SIGNAL \sd1|Selector121~4_combout\ : std_logic;
SIGNAL \sd1|Selector120~1_combout\ : std_logic;
SIGNAL \sd1|Selector120~2_combout\ : std_logic;
SIGNAL \sd1|Selector120~3_combout\ : std_logic;
SIGNAL \sd1|Selector120~0_combout\ : std_logic;
SIGNAL \sd1|Selector120~4_combout\ : std_logic;
SIGNAL \sd1|Selector119~1_combout\ : std_logic;
SIGNAL \sd1|Selector119~0_combout\ : std_logic;
SIGNAL \sd1|Selector119~2_combout\ : std_logic;
SIGNAL \sd1|Selector119~3_combout\ : std_logic;
SIGNAL \sd1|Selector119~4_combout\ : std_logic;
SIGNAL \sd1|Selector118~1_combout\ : std_logic;
SIGNAL \sd1|Selector118~0_combout\ : std_logic;
SIGNAL \sd1|Selector118~2_combout\ : std_logic;
SIGNAL \sd1|Selector118~3_combout\ : std_logic;
SIGNAL \sd1|Selector118~4_combout\ : std_logic;
SIGNAL \sd1|Selector117~1_combout\ : std_logic;
SIGNAL \sd1|Selector117~0_combout\ : std_logic;
SIGNAL \sd1|Selector117~2_combout\ : std_logic;
SIGNAL \sd1|Selector117~3_combout\ : std_logic;
SIGNAL \sd1|Selector117~4_combout\ : std_logic;
SIGNAL \sd1|WideOr4~0_combout\ : std_logic;
SIGNAL \sd1|Selector13~0_combout\ : std_logic;
SIGNAL \sd1|Selector18~1_combout\ : std_logic;
SIGNAL \sd1|Selector18~0_combout\ : std_logic;
SIGNAL \sd1|Selector18~2_combout\ : std_logic;
SIGNAL \sd1|Equal4~0_combout\ : std_logic;
SIGNAL \sd1|Selector23~1_combout\ : std_logic;
SIGNAL \sd1|Selector24~1_combout\ : std_logic;
SIGNAL \sd1|Equal4~1_combout\ : std_logic;
SIGNAL \sd1|Selector26~1_combout\ : std_logic;
SIGNAL \sd1|address[23]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector27~1_combout\ : std_logic;
SIGNAL \sd1|Selector28~1_combout\ : std_logic;
SIGNAL \sd1|address[17]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector33~1_combout\ : std_logic;
SIGNAL \sd1|address[13]~feeder_combout\ : std_logic;
SIGNAL \sd1|Equal4~2_combout\ : std_logic;
SIGNAL \sd1|Selector37~1_combout\ : std_logic;
SIGNAL \sd1|Selector38~1_combout\ : std_logic;
SIGNAL \sd1|Selector39~1_combout\ : std_logic;
SIGNAL \sd1|address[10]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector40~1_combout\ : std_logic;
SIGNAL \sd1|address[9]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector41~1_combout\ : std_logic;
SIGNAL \sd1|WideOr14~combout\ : std_logic;
SIGNAL \sd1|Selector57~0_combout\ : std_logic;
SIGNAL \sd1|Selector57~1_combout\ : std_logic;
SIGNAL \sd1|Selector56~0_combout\ : std_logic;
SIGNAL \sd1|Selector56~1_combout\ : std_logic;
SIGNAL \sd1|Selector55~0_combout\ : std_logic;
SIGNAL \sd1|Selector55~1_combout\ : std_logic;
SIGNAL \sd1|Selector54~0_combout\ : std_logic;
SIGNAL \sd1|Selector54~1_combout\ : std_logic;
SIGNAL \sd1|Selector53~0_combout\ : std_logic;
SIGNAL \sd1|Selector53~1_combout\ : std_logic;
SIGNAL \sd1|Selector52~0_combout\ : std_logic;
SIGNAL \sd1|Selector52~1_combout\ : std_logic;
SIGNAL \sd1|Selector51~0_combout\ : std_logic;
SIGNAL \sd1|Selector51~1_combout\ : std_logic;
SIGNAL \sd1|Selector50~0_combout\ : std_logic;
SIGNAL \sd1|Selector50~1_combout\ : std_logic;
SIGNAL \sd1|Selector49~0_combout\ : std_logic;
SIGNAL \sd1|Selector49~1_combout\ : std_logic;
SIGNAL \sd1|Selector48~0_combout\ : std_logic;
SIGNAL \sd1|Selector48~1_combout\ : std_logic;
SIGNAL \sd1|Selector47~0_combout\ : std_logic;
SIGNAL \sd1|Selector47~1_combout\ : std_logic;
SIGNAL \sd1|Selector46~0_combout\ : std_logic;
SIGNAL \sd1|Selector46~1_combout\ : std_logic;
SIGNAL \sd1|Selector45~0_combout\ : std_logic;
SIGNAL \sd1|Selector45~1_combout\ : std_logic;
SIGNAL \sd1|Selector44~0_combout\ : std_logic;
SIGNAL \sd1|Selector44~1_combout\ : std_logic;
SIGNAL \sd1|Selector43~0_combout\ : std_logic;
SIGNAL \sd1|Selector43~1_combout\ : std_logic;
SIGNAL \sd1|Selector42~0_combout\ : std_logic;
SIGNAL \sd1|Selector42~1_combout\ : std_logic;
SIGNAL \sd1|Selector41~0_combout\ : std_logic;
SIGNAL \sd1|Selector41~2_combout\ : std_logic;
SIGNAL \sd1|Selector40~0_combout\ : std_logic;
SIGNAL \sd1|Selector40~2_combout\ : std_logic;
SIGNAL \sd1|Selector39~0_combout\ : std_logic;
SIGNAL \sd1|Selector39~2_combout\ : std_logic;
SIGNAL \sd1|Selector38~0_combout\ : std_logic;
SIGNAL \sd1|Selector38~2_combout\ : std_logic;
SIGNAL \sd1|Selector37~0_combout\ : std_logic;
SIGNAL \sd1|Selector37~2_combout\ : std_logic;
SIGNAL \sd1|Selector36~0_combout\ : std_logic;
SIGNAL \sd1|Selector36~1_combout\ : std_logic;
SIGNAL \sd1|Selector36~2_combout\ : std_logic;
SIGNAL \sd1|Selector35~0_combout\ : std_logic;
SIGNAL \sd1|address[15]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector35~1_combout\ : std_logic;
SIGNAL \sd1|Selector35~2_combout\ : std_logic;
SIGNAL \sd1|Selector34~0_combout\ : std_logic;
SIGNAL \sd1|Selector34~1_combout\ : std_logic;
SIGNAL \sd1|Selector34~2_combout\ : std_logic;
SIGNAL \sd1|Selector33~0_combout\ : std_logic;
SIGNAL \sd1|Selector33~2_combout\ : std_logic;
SIGNAL \sd1|Selector32~0_combout\ : std_logic;
SIGNAL \sd1|address[18]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector32~1_combout\ : std_logic;
SIGNAL \sd1|Selector32~2_combout\ : std_logic;
SIGNAL \sd1|Selector31~0_combout\ : std_logic;
SIGNAL \sd1|Selector31~1_combout\ : std_logic;
SIGNAL \sd1|Selector31~2_combout\ : std_logic;
SIGNAL \sd1|Selector30~0_combout\ : std_logic;
SIGNAL \sd1|Selector30~1_combout\ : std_logic;
SIGNAL \sd1|Selector30~2_combout\ : std_logic;
SIGNAL \sd1|Selector29~0_combout\ : std_logic;
SIGNAL \sd1|address[21]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector29~1_combout\ : std_logic;
SIGNAL \sd1|Selector29~2_combout\ : std_logic;
SIGNAL \sd1|Selector28~0_combout\ : std_logic;
SIGNAL \sd1|Selector28~2_combout\ : std_logic;
SIGNAL \sd1|Selector27~0_combout\ : std_logic;
SIGNAL \sd1|Selector27~2_combout\ : std_logic;
SIGNAL \sd1|Selector26~0_combout\ : std_logic;
SIGNAL \sd1|Selector26~2_combout\ : std_logic;
SIGNAL \sd1|Selector25~0_combout\ : std_logic;
SIGNAL \sd1|Selector25~1_combout\ : std_logic;
SIGNAL \sd1|Selector25~2_combout\ : std_logic;
SIGNAL \sd1|Selector24~0_combout\ : std_logic;
SIGNAL \sd1|Selector24~2_combout\ : std_logic;
SIGNAL \sd1|Selector23~0_combout\ : std_logic;
SIGNAL \sd1|Selector23~2_combout\ : std_logic;
SIGNAL \sd1|Selector22~0_combout\ : std_logic;
SIGNAL \sd1|address[28]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector22~1_combout\ : std_logic;
SIGNAL \sd1|Selector22~2_combout\ : std_logic;
SIGNAL \sd1|Selector21~0_combout\ : std_logic;
SIGNAL \sd1|address[29]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector21~1_combout\ : std_logic;
SIGNAL \sd1|Selector21~2_combout\ : std_logic;
SIGNAL \sd1|Selector20~0_combout\ : std_logic;
SIGNAL \sd1|address[30]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector20~1_combout\ : std_logic;
SIGNAL \sd1|Selector20~2_combout\ : std_logic;
SIGNAL \sd1|Selector19~0_combout\ : std_logic;
SIGNAL \sd1|address[31]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector19~1_combout\ : std_logic;
SIGNAL \sd1|Selector19~2_combout\ : std_logic;
SIGNAL \sd1|Selector18~3_combout\ : std_logic;
SIGNAL \sd1|Selector17~0_combout\ : std_logic;
SIGNAL \sd1|Selector17~1_combout\ : std_logic;
SIGNAL \sd1|Selector16~0_combout\ : std_logic;
SIGNAL \sd1|Selector16~1_combout\ : std_logic;
SIGNAL \sd1|Selector69~0_combout\ : std_logic;
SIGNAL \sd1|Selector15~0_combout\ : std_logic;
SIGNAL \sd1|Selector15~1_combout\ : std_logic;
SIGNAL \sd1|Selector14~0_combout\ : std_logic;
SIGNAL \sd1|Selector14~1_combout\ : std_logic;
SIGNAL \sd1|Selector13~1_combout\ : std_logic;
SIGNAL \sd1|Selector13~2_combout\ : std_logic;
SIGNAL \sd1|Selector12~0_combout\ : std_logic;
SIGNAL \sd1|Selector12~1_combout\ : std_logic;
SIGNAL \sd1|Selector11~0_combout\ : std_logic;
SIGNAL \sd1|Selector11~1_combout\ : std_logic;
SIGNAL \sd1|Selector10~0_combout\ : std_logic;
SIGNAL \sd1|Selector10~1_combout\ : std_logic;
SIGNAL \sd1|Selector9~0_combout\ : std_logic;
SIGNAL \sd1|Selector9~1_combout\ : std_logic;
SIGNAL \sd1|Selector8~0_combout\ : std_logic;
SIGNAL \sd1|Selector8~1_combout\ : std_logic;
SIGNAL \sd1|Selector7~0_combout\ : std_logic;
SIGNAL \sd1|Selector7~1_combout\ : std_logic;
SIGNAL \sd1|Selector6~0_combout\ : std_logic;
SIGNAL \sd1|Selector6~1_combout\ : std_logic;
SIGNAL \sd1|Selector5~0_combout\ : std_logic;
SIGNAL \sd1|Selector5~1_combout\ : std_logic;
SIGNAL \sd1|Selector4~0_combout\ : std_logic;
SIGNAL \sd1|Selector4~1_combout\ : std_logic;
SIGNAL \sd1|Selector3~0_combout\ : std_logic;
SIGNAL \sd1|Selector3~1_combout\ : std_logic;
SIGNAL \sd1|Selector69~1_combout\ : std_logic;
SIGNAL \sd1|cmd_mode~q\ : std_logic;
SIGNAL \sd1|sdMOSI~0_combout\ : std_logic;
SIGNAL \sd1|Selector79~0_combout\ : std_logic;
SIGNAL \sd1|sdCS~q\ : std_logic;
SIGNAL \sd1|Add2~5\ : std_logic;
SIGNAL \sd1|Add2~6_combout\ : std_logic;
SIGNAL \sd1|led_on_count[3]~3_combout\ : std_logic;
SIGNAL \sd1|process_6~0_combout\ : std_logic;
SIGNAL \sd1|Add2~7\ : std_logic;
SIGNAL \sd1|Add2~8_combout\ : std_logic;
SIGNAL \sd1|Add2~9\ : std_logic;
SIGNAL \sd1|Add2~10_combout\ : std_logic;
SIGNAL \sd1|Add2~11\ : std_logic;
SIGNAL \sd1|Add2~12_combout\ : std_logic;
SIGNAL \sd1|led_on_count[6]~2_combout\ : std_logic;
SIGNAL \sd1|Add2~13\ : std_logic;
SIGNAL \sd1|Add2~14_combout\ : std_logic;
SIGNAL \sd1|led_on_count[7]~1_combout\ : std_logic;
SIGNAL \sd1|LessThan1~0_combout\ : std_logic;
SIGNAL \sd1|led_on_count[0]~0_combout\ : std_logic;
SIGNAL \sd1|Add2~1_cout\ : std_logic;
SIGNAL \sd1|Add2~2_combout\ : std_logic;
SIGNAL \sd1|Add2~3\ : std_logic;
SIGNAL \sd1|Add2~4_combout\ : std_logic;
SIGNAL \sd1|LessThan1~1_combout\ : std_logic;
SIGNAL \sd1|LessThan1~2_combout\ : std_logic;
SIGNAL \sd1|driveLED~0_combout\ : std_logic;
SIGNAL \sd1|driveLED~q\ : std_logic;
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|A\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart1|RxClkCnt\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \t80s:cpu|u0|ISet\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \t80s:cpu|u0|DO\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart1|StatReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|MCycles\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \t80s:cpu|u0|TmpAddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart1|RxBitCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \t80s:cpu|u0|IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart1|TxReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart1|TxBitCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \t80s:cpu|u0|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \t80s:cpu|u0|Read_To_Reg_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \uart1|TxShiftReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|Pre_XY_F_M\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \uart1|TxClkCnt\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|recv_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \t80s:cpu|u0|I\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart1|CtrlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|data_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|cmd_out\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \uart1|RxShiftReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|MCycle\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \t80s:cpu|u0|F\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart1|RxReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|IStatus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \t80s:cpu|u0|BusA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|DI_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \t80s:cpu|u0|RegAddrC\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \t80s:cpu|u0|XY_State\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \t80s:cpu|u0|TState\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|led_on_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|ACC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|bit_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|din_latched\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|byte_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \t80s:cpu|u0|BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|Fp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \t80s:cpu|u0|RegAddrA_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \t80s:cpu|u0|RegBusA_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \t80s:cpu|u0|RegAddrB_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \t80s:cpu|u0|Ap\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|address\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sd1|ALT_INV_sdCS~q\ : std_logic;
SIGNAL \t80s:cpu|u0|ALT_INV_Halt_FF~q\ : std_logic;
SIGNAL \t80s:cpu|u0|ALT_INV_BusAck~q\ : std_logic;
SIGNAL \t80s:cpu|u0|ALT_INV_RFSH_n~q\ : std_logic;
SIGNAL \t80s:cpu|ALT_INV_IORQ_n~q\ : std_logic;
SIGNAL \t80s:cpu|ALT_INV_RD_n~q\ : std_logic;
SIGNAL \t80s:cpu|ALT_INV_WR_n~q\ : std_logic;
SIGNAL \t80s:cpu|ALT_INV_MREQ_n~q\ : std_logic;
SIGNAL \t80s:cpu|u0|ALT_INV_M1_n~q\ : std_logic;
SIGNAL \t80s:cpu|u0|ALT_INV_ISet\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \t80s:cpu|u0|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.receive_byte~q\ : std_logic;
SIGNAL \uart1|ALT_INV_ac_rst~q\ : std_logic;
SIGNAL \sd1|ALT_INV_process_6~0_combout\ : std_logic;
SIGNAL \ALT_INV_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \sd1|ALT_INV_block_read~1clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_nRST~input_o\ : std_logic;

BEGIN

A <= ww_A;
nM1 <= ww_nM1;
ww_nRST <= nRST;
ww_clk <= clk;
ww_nINT <= nINT;
nMREQ <= ww_nMREQ;
nWR <= ww_nWR;
nRD <= ww_nRD;
nIORQ <= ww_nIORQ;
TX <= ww_TX;
ww_RX <= RX;
nRFSH <= ww_nRFSH;
nBUSAK <= ww_nBUSAK;
nHALT <= ww_nHALT;
ww_nBUSRQ <= nBUSRQ;
ww_nWAIT <= nWAIT;
ww_nNMI <= nNMI;
ww_rom_page_select <= rom_page_select;
rom_page_LED <= ww_rom_page_LED;
RTS <= ww_RTS;
SD_MOSI <= ww_SD_MOSI;
ww_SD_MISO <= SD_MISO;
SD_CS <= ww_SD_CS;
SD_SCLK <= ww_SD_SCLK;
SD_LED <= ww_SD_LED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\c_clk:clocks_inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\(0);
\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\(1);
\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\(2);
\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\(3);
\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\(4);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(2);

\ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(4);

\ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(5);

\ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(3);

\ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(7);

\ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(6);

\ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & 
\t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & \t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \t80s:cpu|u0|DO\(1);

\ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\t80s:cpu|u0|A\(12) & \t80s:cpu|u0|A\(11) & \t80s:cpu|u0|A\(10) & \t80s:cpu|u0|A\(9) & \t80s:cpu|u0|A\(8) & \t80s:cpu|u0|A\(7) & \t80s:cpu|u0|A\(6) & \t80s:cpu|u0|A\(5) & 
\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(3) & \t80s:cpu|u0|A\(2) & \t80s:cpu|u0|A\(1) & \t80s:cpu|u0|A\(0));

\ram64k|ram_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\sd1|block_read~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sd1|block_read~1_combout\);

\SD_nWR~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \SD_nWR~combout\);

\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(2));

\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk\(0));

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\sd1|ALT_INV_sdCS~q\ <= NOT \sd1|sdCS~q\;
\t80s:cpu|u0|ALT_INV_Halt_FF~q\ <= NOT \t80s:cpu|u0|Halt_FF~q\;
\t80s:cpu|u0|ALT_INV_BusAck~q\ <= NOT \t80s:cpu|u0|BusAck~q\;
\t80s:cpu|u0|ALT_INV_RFSH_n~q\ <= NOT \t80s:cpu|u0|RFSH_n~q\;
\t80s:cpu|ALT_INV_IORQ_n~q\ <= NOT \t80s:cpu|IORQ_n~q\;
\t80s:cpu|ALT_INV_RD_n~q\ <= NOT \t80s:cpu|RD_n~q\;
\t80s:cpu|ALT_INV_WR_n~q\ <= NOT \t80s:cpu|WR_n~q\;
\t80s:cpu|ALT_INV_MREQ_n~q\ <= NOT \t80s:cpu|MREQ_n~q\;
\t80s:cpu|u0|ALT_INV_M1_n~q\ <= NOT \t80s:cpu|u0|M1_n~q\;
\t80s:cpu|u0|ALT_INV_ISet\(1) <= NOT \t80s:cpu|u0|ISet\(1);
\t80s:cpu|u0|ALT_INV_process_0~4_combout\ <= NOT \t80s:cpu|u0|process_0~4_combout\;
\sd1|ALT_INV_state.receive_byte~q\ <= NOT \sd1|state.receive_byte~q\;
\uart1|ALT_INV_ac_rst~q\ <= NOT \uart1|ac_rst~q\;
\sd1|ALT_INV_process_6~0_combout\ <= NOT \sd1|process_6~0_combout\;
\ALT_INV_clk~inputclkctrl_outclk\ <= NOT \clk~inputclkctrl_outclk\;
\sd1|ALT_INV_block_read~1clkctrl_outclk\ <= NOT \sd1|block_read~1clkctrl_outclk\;
\ALT_INV_nRST~input_o\ <= NOT \nRST~input_o\;

-- Location: LCCOMB_X44_Y42_N30
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X24_Y0_N16
\A[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(0),
	devoe => ww_devoe,
	o => ww_A(0));

-- Location: IOOBUF_X18_Y0_N2
\A[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(1),
	devoe => ww_devoe,
	o => ww_A(1));

-- Location: IOOBUF_X20_Y0_N30
\A[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(2),
	devoe => ww_devoe,
	o => ww_A(2));

-- Location: IOOBUF_X20_Y0_N9
\A[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(3),
	devoe => ww_devoe,
	o => ww_A(3));

-- Location: IOOBUF_X20_Y0_N2
\A[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(4),
	devoe => ww_devoe,
	o => ww_A(4));

-- Location: IOOBUF_X34_Y0_N2
\A[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(5),
	devoe => ww_devoe,
	o => ww_A(5));

-- Location: IOOBUF_X36_Y0_N9
\A[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(6),
	devoe => ww_devoe,
	o => ww_A(6));

-- Location: IOOBUF_X36_Y0_N2
\A[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(7),
	devoe => ww_devoe,
	o => ww_A(7));

-- Location: IOOBUF_X54_Y0_N2
\A[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(8),
	devoe => ww_devoe,
	o => ww_A(8));

-- Location: IOOBUF_X46_Y0_N2
\A[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(9),
	devoe => ww_devoe,
	o => ww_A(9));

-- Location: IOOBUF_X54_Y0_N30
\A[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(10),
	devoe => ww_devoe,
	o => ww_A(10));

-- Location: IOOBUF_X34_Y39_N2
\A[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(11),
	devoe => ww_devoe,
	o => ww_A(11));

-- Location: IOOBUF_X34_Y39_N30
\A[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(12),
	devoe => ww_devoe,
	o => ww_A(12));

-- Location: IOOBUF_X78_Y15_N9
\A[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(13),
	devoe => ww_devoe,
	o => ww_A(13));

-- Location: IOOBUF_X56_Y0_N2
\A[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(14),
	devoe => ww_devoe,
	o => ww_A(14));

-- Location: IOOBUF_X78_Y23_N9
\A[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|A\(15),
	devoe => ww_devoe,
	o => ww_A(15));

-- Location: IOOBUF_X31_Y0_N23
\nM1~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|ALT_INV_M1_n~q\,
	devoe => ww_devoe,
	o => ww_nM1);

-- Location: IOOBUF_X20_Y0_N23
\nMREQ~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|ALT_INV_MREQ_n~q\,
	devoe => ww_devoe,
	o => ww_nMREQ);

-- Location: IOOBUF_X16_Y0_N30
\nWR~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|ALT_INV_WR_n~q\,
	devoe => ww_devoe,
	o => ww_nWR);

-- Location: IOOBUF_X49_Y54_N9
\nRD~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|ALT_INV_RD_n~q\,
	devoe => ww_devoe,
	o => ww_nRD);

-- Location: IOOBUF_X78_Y24_N16
\nIORQ~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|ALT_INV_IORQ_n~q\,
	devoe => ww_devoe,
	o => ww_nIORQ);

-- Location: IOOBUF_X22_Y0_N2
\TX~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart1|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_TX);

-- Location: IOOBUF_X29_Y0_N16
\nRFSH~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|ALT_INV_RFSH_n~q\,
	devoe => ww_devoe,
	o => ww_nRFSH);

-- Location: IOOBUF_X36_Y39_N16
\nBUSAK~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devoe => ww_devoe,
	o => ww_nBUSAK);

-- Location: IOOBUF_X49_Y54_N16
\nHALT~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \t80s:cpu|u0|ALT_INV_Halt_FF~q\,
	devoe => ww_devoe,
	o => ww_nHALT);

-- Location: IOOBUF_X46_Y54_N2
\rom_page_LED[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_rom_page_LED(0));

-- Location: IOOBUF_X46_Y54_N23
\rom_page_LED[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(1));

-- Location: IOOBUF_X51_Y54_N16
\rom_page_LED[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(2));

-- Location: IOOBUF_X46_Y54_N9
\rom_page_LED[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(3));

-- Location: IOOBUF_X56_Y54_N30
\rom_page_LED[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(4));

-- Location: IOOBUF_X58_Y54_N23
\rom_page_LED[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(5));

-- Location: IOOBUF_X66_Y54_N23
\rom_page_LED[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(6));

-- Location: IOOBUF_X56_Y54_N9
\rom_page_LED[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rom_page_LED(7));

-- Location: IOOBUF_X14_Y0_N9
\RTS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_RTS);

-- Location: IOOBUF_X51_Y0_N30
\SD_MOSI~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|sdMOSI~0_combout\,
	devoe => ww_devoe,
	o => ww_SD_MOSI);

-- Location: IOOBUF_X49_Y0_N16
\SD_CS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|ALT_INV_sdCS~q\,
	devoe => ww_devoe,
	o => ww_SD_CS);

-- Location: IOOBUF_X51_Y0_N9
\SD_SCLK~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|sclk_sig~q\,
	devoe => ww_devoe,
	o => ww_SD_SCLK);

-- Location: IOOBUF_X49_Y0_N23
\SD_LED~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|driveLED~q\,
	devoe => ww_devoe,
	o => ww_SD_LED);

-- Location: IOOBUF_X14_Y0_N2
\D[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[0]~103_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(0));

-- Location: IOOBUF_X51_Y0_N23
\D[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[1]~115_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(1));

-- Location: IOOBUF_X46_Y0_N9
\D[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[2]~32_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(2));

-- Location: IOOBUF_X40_Y0_N23
\D[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[3]~67_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(3));

-- Location: IOOBUF_X38_Y0_N9
\D[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[4]~44_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(4));

-- Location: IOOBUF_X38_Y0_N16
\D[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[5]~56_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(5));

-- Location: IOOBUF_X34_Y0_N23
\D[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[6]~91_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(6));

-- Location: IOOBUF_X31_Y0_N16
\D[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \D[7]~79_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => D(7));

-- Location: IOIBUF_X46_Y54_N29
\nRST~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nRST,
	o => \nRST~input_o\);

-- Location: IOIBUF_X34_Y0_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\c_clk:clocks_inst|altpll_component|auto_generated|pll1\ : fiftyfivenm_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 229,
	c0_initial => 1,
	c0_low => 228,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 31,
	c1_initial => 1,
	c1_low => 31,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c1",
	clk0_divide_by => 217,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 32,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "c0",
	clk2_divide_by => 3199,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 64,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock2",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 64,
	m_initial => 1,
	m_ph => 0,
	n => 7,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 273,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_nRST~input_o\,
	fbin => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \c_clk:clocks_inst|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G19
\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X46_Y33_N8
\t80s:cpu|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~0_combout\ = (!\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y24_N6
\UART_nCS~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \UART_nCS~0_combout\ = (!\t80s:cpu|u0|A\(1) & (!\t80s:cpu|u0|A\(3) & !\t80s:cpu|u0|A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(1),
	datab => \t80s:cpu|u0|A\(3),
	datad => \t80s:cpu|u0|A\(2),
	combout => \UART_nCS~0_combout\);

-- Location: CLKCTRL_G16
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X55_Y23_N18
\D[7]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~116_combout\ = (!\t80s:cpu|u0|A\(2) & (\SD_nCS~1_combout\ & (!\t80s:cpu|u0|A\(3) & !\t80s:cpu|u0|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(2),
	datab => \SD_nCS~1_combout\,
	datac => \t80s:cpu|u0|A\(3),
	datad => \t80s:cpu|u0|A\(1),
	combout => \D[7]~116_combout\);

-- Location: IOIBUF_X34_Y39_N22
\nWAIT~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nWAIT,
	o => \nWAIT~input_o\);

-- Location: FF_X44_Y28_N3
\t80s:cpu|u0|Auto_Wait_t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Auto_Wait_t1~q\,
	clrn => \nRST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Auto_Wait_t2~q\);

-- Location: LCCOMB_X44_Y28_N2
\t80s:cpu|u0|TState[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TState[2]~1_combout\ = ((\t80s:cpu|u0|Auto_Wait_t2~q\) # ((!\t80s:cpu|u0|IntCycle~q\ & !\t80s:cpu|u0|NMICycle~q\))) # (!\t80s:cpu|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IntCycle~q\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|Auto_Wait_t2~q\,
	datad => \t80s:cpu|u0|NMICycle~q\,
	combout => \t80s:cpu|u0|TState[2]~1_combout\);

-- Location: LCCOMB_X43_Y28_N26
\t80s:cpu|u0|TState[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TState[0]~5_combout\ = (\t80s:cpu|u0|TState[2]~2_combout\ & ((\t80s:cpu|u0|Equal0~2_combout\) # (!\t80s:cpu|u0|TState\(0)))) # (!\t80s:cpu|u0|TState[2]~2_combout\ & (\t80s:cpu|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState[2]~2_combout\,
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|TState[0]~5_combout\);

-- Location: FF_X43_Y28_N27
\t80s:cpu|u0|TState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TState[0]~5_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TState\(0));

-- Location: LCCOMB_X43_Y28_N0
\t80s:cpu|u0|TState[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TState[1]~4_combout\ = (\t80s:cpu|u0|TState[2]~2_combout\ & (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|TState\(1) $ (\t80s:cpu|u0|TState\(0))))) # (!\t80s:cpu|u0|TState[2]~2_combout\ & (((\t80s:cpu|u0|TState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState[2]~2_combout\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|TState\(0),
	combout => \t80s:cpu|u0|TState[1]~4_combout\);

-- Location: FF_X43_Y28_N1
\t80s:cpu|u0|TState[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TState[1]~4_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TState\(1));

-- Location: LCCOMB_X43_Y29_N2
\t80s:cpu|u0|mcode|TStates[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[0]~8_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(6) & \t80s:cpu|u0|IR\(7)))) # (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|TStates[0]~8_combout\);

-- Location: LCCOMB_X43_Y29_N8
\t80s:cpu|u0|mcode|TStates[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[0]~3_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|ISet\(1) & \t80s:cpu|u0|mcode|TStates[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|TStates[0]~8_combout\,
	combout => \t80s:cpu|u0|mcode|TStates[0]~3_combout\);

-- Location: LCCOMB_X42_Y29_N24
\t80s:cpu|u0|mcode|TStates[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[0]~23_combout\ = (\t80s:cpu|u0|MCycle\(1)) # ((\t80s:cpu|u0|MCycle\(2)) # ((\t80s:cpu|u0|mcode|TStates[0]~3_combout\) # (\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|mcode|TStates[0]~3_combout\,
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|TStates[0]~23_combout\);

-- Location: LCCOMB_X44_Y27_N0
\t80s:cpu|u0|ISet~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ISet~4_combout\ = (!\t80s:cpu|u0|ISet~0_combout\ & (\t80s:cpu|u0|mcode|Mux116~1_combout\ & (!\t80s:cpu|u0|ISet\(0) & !\t80s:cpu|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux116~1_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|ISet~4_combout\);

-- Location: LCCOMB_X42_Y28_N30
\t80s:cpu|u0|process_0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~4_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|TState\(2) & !\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|TState\(2),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|process_0~4_combout\);

-- Location: LCCOMB_X43_Y27_N0
\t80s:cpu|u0|Equal57~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal57~2_combout\ = (!\t80s:cpu|u0|TState\(0) & (\t80s:cpu|u0|TState\(1) & !\t80s:cpu|u0|TState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|Equal57~2_combout\);

-- Location: LCCOMB_X44_Y27_N30
\t80s:cpu|u0|R~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R~7_combout\ = (\t80s:cpu|Equal0~3_combout\ & (!\t80s:cpu|u0|TState\(2) & (\nWAIT~input_o\ & \t80s:cpu|u0|Equal57~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \nWAIT~input_o\,
	datad => \t80s:cpu|u0|Equal57~2_combout\,
	combout => \t80s:cpu|u0|R~7_combout\);

-- Location: IOIBUF_X36_Y39_N22
\nBUSRQ~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nBUSRQ,
	o => \nBUSRQ~input_o\);

-- Location: LCCOMB_X43_Y28_N10
\t80s:cpu|u0|BusReq_s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusReq_s~0_combout\ = !\nBUSRQ~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nBUSRQ~input_o\,
	combout => \t80s:cpu|u0|BusReq_s~0_combout\);

-- Location: FF_X43_Y28_N11
\t80s:cpu|u0|BusReq_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusReq_s~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusReq_s~q\);

-- Location: LCCOMB_X43_Y28_N12
\t80s:cpu|u0|process_7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_7~2_combout\ = (!\nWAIT~input_o\ & (!\t80s:cpu|u0|TState\(2) & (!\t80s:cpu|u0|TState\(0) & \t80s:cpu|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nWAIT~input_o\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|u0|process_7~2_combout\);

-- Location: LCCOMB_X43_Y28_N2
\t80s:cpu|u0|BusAck~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusAck~0_combout\ = (\t80s:cpu|u0|BusReq_s~q\ & ((\t80s:cpu|u0|BusAck~q\) # ((\t80s:cpu|u0|Equal0~2_combout\ & !\t80s:cpu|u0|process_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusReq_s~q\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|BusAck~q\,
	datad => \t80s:cpu|u0|process_7~2_combout\,
	combout => \t80s:cpu|u0|BusAck~0_combout\);

-- Location: FF_X43_Y28_N3
\t80s:cpu|u0|BusAck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusAck~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusAck~q\);

-- Location: LCCOMB_X44_Y30_N26
\t80s:cpu|u0|mcode|Mux116~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux116~0_combout\ = (\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(4)))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux116~0_combout\);

-- Location: LCCOMB_X44_Y30_N6
\t80s:cpu|u0|ISet~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ISet~2_combout\ = (\t80s:cpu|u0|mcode|Mux116~0_combout\ & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & \t80s:cpu|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux116~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|ISet~2_combout\);

-- Location: LCCOMB_X44_Y30_N20
\t80s:cpu|u0|mcode|Mux115~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux115~0_combout\ = (\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(5)) # (\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux115~0_combout\);

-- Location: LCCOMB_X44_Y30_N10
\t80s:cpu|u0|Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal10~0_combout\ = ((\t80s:cpu|u0|mcode|Mux115~0_combout\ & (\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|Equal3~2_combout\))) # (!\t80s:cpu|u0|ISet~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux115~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|Equal10~0_combout\);

-- Location: LCCOMB_X44_Y27_N16
\t80s:cpu|u0|ISet[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ISet[1]~3_combout\ = (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|R~7_combout\) # ((!\t80s:cpu|u0|Equal10~0_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R~7_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|Equal10~0_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|ISet[1]~3_combout\);

-- Location: FF_X44_Y27_N1
\t80s:cpu|u0|ISet[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ISet~4_combout\,
	asdata => VCC,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|ISet[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ISet\(0));

-- Location: LCCOMB_X43_Y29_N20
\t80s:cpu|u0|mcode|Mux250~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux250~0_combout\ = (!\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|IR\(6) $ (!\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux250~0_combout\);

-- Location: LCCOMB_X43_Y29_N26
\t80s:cpu|u0|mcode|Mux85~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux85~2_combout\ = (\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(3))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux85~2_combout\);

-- Location: LCCOMB_X43_Y29_N14
\t80s:cpu|u0|mcode|Mux85~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux85~3_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(2))) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux85~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux85~2_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux85~3_combout\);

-- Location: LCCOMB_X49_Y27_N22
\t80s:cpu|u0|mcode|Mux231~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux231~0_combout\ = (!\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux231~0_combout\);

-- Location: LCCOMB_X43_Y29_N22
\t80s:cpu|u0|mcode|Mux85~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux85~0_combout\ = (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|IR\(4)) # (\t80s:cpu|u0|mcode|TStates~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|mcode|TStates~20_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux85~0_combout\);

-- Location: LCCOMB_X43_Y29_N16
\t80s:cpu|u0|mcode|Mux85~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux85~1_combout\ = (\t80s:cpu|u0|mcode|Mux231~0_combout\ & (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux85~0_combout\) # (\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux85~0_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux85~1_combout\);

-- Location: LCCOMB_X43_Y29_N6
\t80s:cpu|u0|mcode|TStates[0]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[0]~21_combout\ = (\t80s:cpu|u0|mcode|Mux250~0_combout\ & ((\t80s:cpu|u0|mcode|Mux85~1_combout\) # ((\t80s:cpu|u0|IR\(0) & \t80s:cpu|u0|mcode|Mux85~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux250~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux85~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux85~1_combout\,
	combout => \t80s:cpu|u0|mcode|TStates[0]~21_combout\);

-- Location: LCCOMB_X43_Y29_N18
\t80s:cpu|u0|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal0~0_combout\ = \t80s:cpu|u0|TState\(0) $ (((!\t80s:cpu|Equal0~5_combout\ & ((\t80s:cpu|u0|mcode|TStates[0]~23_combout\) # (\t80s:cpu|u0|mcode|TStates[0]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|TStates[0]~23_combout\,
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|mcode|TStates[0]~21_combout\,
	combout => \t80s:cpu|u0|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y27_N0
\t80s:cpu|u0|Equal3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal3~4_combout\ = (\t80s:cpu|u0|IR\(0) & \t80s:cpu|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|Equal3~4_combout\);

-- Location: LCCOMB_X42_Y29_N30
\t80s:cpu|u0|mcode|Mux201~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux201~4_combout\ = (\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(1) & ((\t80s:cpu|u0|MCycle\(0))))) # (!\t80s:cpu|u0|MCycle\(2) & (((!\t80s:cpu|u0|Equal3~4_combout\ & !\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|Equal3~4_combout\,
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux201~4_combout\);

-- Location: LCCOMB_X47_Y31_N16
\t80s:cpu|u0|mcode|Mux231~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux231~1_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux231~1_combout\);

-- Location: LCCOMB_X42_Y28_N10
\t80s:cpu|u0|mcode|Mux125~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux125~0_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux125~0_combout\);

-- Location: LCCOMB_X42_Y28_N28
\t80s:cpu|u0|mcode|Mux201~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux201~2_combout\ = (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & !\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux201~2_combout\);

-- Location: LCCOMB_X42_Y28_N22
\t80s:cpu|u0|mcode|Mux201~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux201~0_combout\ = (!\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|MCycle\(2) & !\t80s:cpu|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux201~0_combout\);

-- Location: LCCOMB_X42_Y28_N4
\t80s:cpu|u0|mcode|Mux201~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux201~1_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux201~0_combout\) # (!\t80s:cpu|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux201~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux201~1_combout\);

-- Location: LCCOMB_X42_Y28_N0
\t80s:cpu|u0|mcode|Mux201~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux201~3_combout\ = (\t80s:cpu|u0|mcode|Mux125~0_combout\ & ((\t80s:cpu|u0|mcode|Mux201~1_combout\) # ((\t80s:cpu|u0|mcode|Mux201~2_combout\ & \t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux125~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux201~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux201~1_combout\,
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux201~3_combout\);

-- Location: LCCOMB_X42_Y29_N16
\t80s:cpu|u0|mcode|Mux201~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux201~5_combout\ = (\t80s:cpu|Equal0~3_combout\) # ((\t80s:cpu|u0|mcode|Mux201~3_combout\) # ((\t80s:cpu|u0|mcode|Mux201~4_combout\ & \t80s:cpu|u0|mcode|Mux231~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux201~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux201~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux201~5_combout\);

-- Location: LCCOMB_X49_Y28_N0
\t80s:cpu|u0|mcode|Mux263~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux263~0_combout\ = (!\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|ISet\(1) & !\t80s:cpu|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux263~0_combout\);

-- Location: LCCOMB_X42_Y32_N6
\t80s:cpu|u0|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal4~0_combout\ = (!\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|Equal4~0_combout\);

-- Location: LCCOMB_X47_Y30_N18
\t80s:cpu|u0|mcode|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux31~0_combout\ = (!\t80s:cpu|u0|MCycle\(2) & ((\t80s:cpu|u0|MCycle\(1)) # (!\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux31~0_combout\);

-- Location: LCCOMB_X43_Y30_N4
\t80s:cpu|u0|mcode|Mux276~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux276~0_combout\ = (!\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux276~0_combout\);

-- Location: LCCOMB_X43_Y30_N10
\t80s:cpu|u0|mcode|Mux84~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux84~0_combout\ = (!\t80s:cpu|u0|mcode|Mux31~0_combout\ & (\t80s:cpu|u0|mcode|Mux276~0_combout\ & ((\t80s:cpu|u0|NMICycle~q\) # (\t80s:cpu|u0|IntCycle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|NMICycle~q\,
	datab => \t80s:cpu|u0|mcode|Mux31~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux276~0_combout\,
	datad => \t80s:cpu|u0|IntCycle~q\,
	combout => \t80s:cpu|u0|mcode|Mux84~0_combout\);

-- Location: LCCOMB_X47_Y29_N28
\t80s:cpu|u0|mcode|Mux67~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~0_combout\ = (!\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux67~0_combout\);

-- Location: LCCOMB_X47_Y29_N16
\t80s:cpu|u0|mcode|Mux84~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux84~1_combout\ = (\t80s:cpu|u0|Equal4~0_combout\ & ((\t80s:cpu|u0|Equal3~4_combout\) # ((\t80s:cpu|u0|mcode|Mux84~0_combout\ & \t80s:cpu|u0|mcode|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~0_combout\,
	datab => \t80s:cpu|u0|Equal3~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux84~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux67~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux84~1_combout\);

-- Location: LCCOMB_X47_Y29_N22
\t80s:cpu|u0|mcode|Mux84~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux84~3_combout\ = (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(6) & \t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux84~3_combout\);

-- Location: LCCOMB_X46_Y29_N0
\t80s:cpu|u0|mcode|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux24~0_combout\ = (\t80s:cpu|u0|MCycle\(0)) # ((\t80s:cpu|u0|MCycle\(2) & \t80s:cpu|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux24~0_combout\);

-- Location: LCCOMB_X47_Y29_N6
\t80s:cpu|u0|mcode|Mux84~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux84~2_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux24~0_combout\ & (!\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(3)))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux24~0_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux84~2_combout\);

-- Location: LCCOMB_X47_Y29_N12
\t80s:cpu|u0|mcode|TStates[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[1]~18_combout\ = (\t80s:cpu|u0|mcode|Mux263~0_combout\ & ((\t80s:cpu|u0|mcode|Mux84~1_combout\) # ((\t80s:cpu|u0|mcode|Mux84~3_combout\ & \t80s:cpu|u0|mcode|Mux84~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux263~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux84~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux84~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux84~2_combout\,
	combout => \t80s:cpu|u0|mcode|TStates[1]~18_combout\);

-- Location: LCCOMB_X47_Y29_N14
\t80s:cpu|u0|mcode|TStates[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[1]~19_combout\ = ((\t80s:cpu|u0|mcode|TStates[1]~18_combout\) # ((!\t80s:cpu|u0|mcode|Mux201~5_combout\ & \t80s:cpu|u0|ISet\(1)))) # (!\t80s:cpu|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux201~5_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|TStates[1]~18_combout\,
	combout => \t80s:cpu|u0|mcode|TStates[1]~19_combout\);

-- Location: LCCOMB_X47_Y29_N24
\t80s:cpu|u0|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal0~1_combout\ = (!\t80s:cpu|u0|Equal0~0_combout\ & (\t80s:cpu|u0|TState\(1) $ (((\t80s:cpu|Equal0~5_combout\) # (!\t80s:cpu|u0|mcode|TStates[1]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState\(1),
	datab => \t80s:cpu|u0|Equal0~0_combout\,
	datac => \t80s:cpu|u0|mcode|TStates[1]~19_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y30_N28
\t80s:cpu|u0|mcode|Mux87~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~0_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux87~0_combout\);

-- Location: LCCOMB_X47_Y29_N30
\t80s:cpu|u0|mcode|Mux267~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux267~0_combout\ = (\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|IR\(6)) # (!\t80s:cpu|u0|mcode|Mux87~0_combout\)) # (!\t80s:cpu|u0|mcode|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux24~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux87~0_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux267~0_combout\);

-- Location: LCCOMB_X47_Y29_N8
\t80s:cpu|u0|mcode|Mux267~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux267~1_combout\ = (\t80s:cpu|u0|mcode|Mux267~0_combout\) # (((\t80s:cpu|u0|ISet\(0)) # (\t80s:cpu|u0|IR\(2))) # (!\t80s:cpu|u0|mcode|Mux67~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux267~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~0_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux267~1_combout\);

-- Location: LCCOMB_X47_Y29_N18
\t80s:cpu|u0|mcode|Mux267~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux267~2_combout\ = (\t80s:cpu|u0|mcode|Mux267~1_combout\) # ((!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(6)) # (!\t80s:cpu|u0|mcode|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux84~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux267~1_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux267~2_combout\);

-- Location: LCCOMB_X47_Y29_N26
\t80s:cpu|u0|mcode|TStates[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates[2]~22_combout\ = (\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux201~5_combout\)) # (!\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux267~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux201~5_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux267~2_combout\,
	combout => \t80s:cpu|u0|mcode|TStates[2]~22_combout\);

-- Location: LCCOMB_X47_Y29_N4
\t80s:cpu|u0|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal0~2_combout\ = (\t80s:cpu|u0|Equal0~1_combout\ & (\t80s:cpu|u0|TState\(2) $ (((!\t80s:cpu|Equal0~5_combout\ & !\t80s:cpu|u0|mcode|TStates[2]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|Equal0~1_combout\,
	datac => \t80s:cpu|u0|mcode|TStates[2]~22_combout\,
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|Equal0~2_combout\);

-- Location: LCCOMB_X43_Y28_N20
\t80s:cpu|u0|TState[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TState[2]~0_combout\ = (\t80s:cpu|u0|BusReq_s~q\ & (!\t80s:cpu|u0|BusAck~q\ & ((\nWAIT~input_o\) # (!\t80s:cpu|u0|Equal57~2_combout\)))) # (!\t80s:cpu|u0|BusReq_s~q\ & (((\nWAIT~input_o\)) # (!\t80s:cpu|u0|Equal57~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusReq_s~q\,
	datab => \t80s:cpu|u0|Equal57~2_combout\,
	datac => \t80s:cpu|u0|BusAck~q\,
	datad => \nWAIT~input_o\,
	combout => \t80s:cpu|u0|TState[2]~0_combout\);

-- Location: LCCOMB_X43_Y28_N30
\t80s:cpu|u0|TState[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TState[2]~2_combout\ = (\t80s:cpu|u0|TState[2]~0_combout\ & ((\t80s:cpu|u0|Equal0~2_combout\ & ((!\t80s:cpu|u0|BusReq_s~q\))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|TState[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState[2]~1_combout\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|TState[2]~0_combout\,
	datad => \t80s:cpu|u0|BusReq_s~q\,
	combout => \t80s:cpu|u0|TState[2]~2_combout\);

-- Location: LCCOMB_X43_Y28_N16
\t80s:cpu|u0|RegAddrA~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA~12_combout\ = (!\t80s:cpu|u0|TState\(1)) # (!\t80s:cpu|u0|TState\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|u0|RegAddrA~12_combout\);

-- Location: LCCOMB_X43_Y28_N24
\t80s:cpu|u0|TState[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TState[2]~3_combout\ = (\t80s:cpu|u0|TState[2]~2_combout\ & (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|TState\(2) $ (!\t80s:cpu|u0|RegAddrA~12_combout\)))) # (!\t80s:cpu|u0|TState[2]~2_combout\ & (((\t80s:cpu|u0|TState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState[2]~2_combout\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|TState\(2),
	datad => \t80s:cpu|u0|RegAddrA~12_combout\,
	combout => \t80s:cpu|u0|TState[2]~3_combout\);

-- Location: FF_X43_Y28_N25
\t80s:cpu|u0|TState[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TState[2]~3_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TState\(2));

-- Location: LCCOMB_X43_Y28_N4
\t80s:cpu|process_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|process_0~1_combout\ = (!\t80s:cpu|u0|TState\(2) & ((\t80s:cpu|u0|TState\(0) & ((!\t80s:cpu|u0|TState\(1)))) # (!\t80s:cpu|u0|TState\(0) & (!\nWAIT~input_o\ & \t80s:cpu|u0|TState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nWAIT~input_o\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|process_0~1_combout\);

-- Location: LCCOMB_X43_Y33_N12
\t80s:cpu|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~8_combout\ = (\t80s:cpu|u0|MCycle\(2) & !\t80s:cpu|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|Equal0~8_combout\);

-- Location: LCCOMB_X43_Y33_N30
\t80s:cpu|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~2_combout\ = (\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~2_combout\);

-- Location: LCCOMB_X43_Y33_N2
\t80s:cpu|u0|mcode|Mux262~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~2_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|Equal0~8_combout\ & (!\t80s:cpu|u0|IR\(3)))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~8_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux262~2_combout\);

-- Location: LCCOMB_X47_Y31_N28
\t80s:cpu|u0|mcode|Mux262~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~1_combout\ = (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux262~1_combout\);

-- Location: LCCOMB_X47_Y30_N2
\t80s:cpu|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~6_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~6_combout\);

-- Location: LCCOMB_X47_Y31_N12
\t80s:cpu|u0|mcode|I_RLD~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|I_RLD~0_combout\ = (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|Equal0~6_combout\ & (\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|Equal0~6_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|I_RLD~0_combout\);

-- Location: LCCOMB_X47_Y31_N4
\t80s:cpu|u0|mcode|Mux262~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~3_combout\ = (\t80s:cpu|u0|mcode|Mux262~1_combout\ & ((\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|I_RLD~0_combout\))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux262~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux262~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux262~1_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|I_RLD~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux262~3_combout\);

-- Location: LCCOMB_X49_Y27_N4
\t80s:cpu|u0|mcode|Mux222~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux222~0_combout\ = (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(1)) # (!\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux222~0_combout\);

-- Location: LCCOMB_X49_Y27_N0
\t80s:cpu|u0|mcode|Mux262~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~4_combout\ = (\t80s:cpu|Equal0~0_combout\ & (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux222~0_combout\ & !\t80s:cpu|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~0_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux222~0_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux262~4_combout\);

-- Location: LCCOMB_X49_Y29_N10
\t80s:cpu|u0|mcode|Mux78~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~17_combout\ = (\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux78~17_combout\);

-- Location: LCCOMB_X49_Y30_N26
\t80s:cpu|u0|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal3~0_combout\ = (!\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|Equal3~0_combout\);

-- Location: LCCOMB_X49_Y29_N28
\t80s:cpu|u0|mcode|Mux78~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~16_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & ((\t80s:cpu|u0|IR\(1)) # (!\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux78~16_combout\);

-- Location: LCCOMB_X49_Y29_N2
\t80s:cpu|u0|mcode|Mux78~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~18_combout\ = (\t80s:cpu|u0|mcode|Mux78~16_combout\) # ((\t80s:cpu|u0|mcode|Mux78~17_combout\ & (\t80s:cpu|u0|Equal3~0_combout\ & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~17_combout\,
	datab => \t80s:cpu|u0|Equal3~0_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux78~16_combout\,
	combout => \t80s:cpu|u0|mcode|Mux78~18_combout\);

-- Location: LCCOMB_X47_Y30_N0
\t80s:cpu|u0|mcode|Mux78~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~1_combout\ = (\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux78~1_combout\);

-- Location: LCCOMB_X49_Y31_N18
\t80s:cpu|u0|mcode|Mux78~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~14_combout\ = (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux78~1_combout\ & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux78~14_combout\);

-- Location: LCCOMB_X49_Y31_N8
\t80s:cpu|u0|mcode|Mux78~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~13_combout\ = (!\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux78~13_combout\);

-- Location: LCCOMB_X49_Y31_N22
\t80s:cpu|u0|mcode|Mux78~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~15_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux78~13_combout\))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux78~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~14_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux78~13_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux78~15_combout\);

-- Location: LCCOMB_X49_Y30_N14
\t80s:cpu|u0|mcode|Mux78~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~12_combout\ = (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux78~12_combout\);

-- Location: LCCOMB_X49_Y31_N4
\t80s:cpu|u0|mcode|Mux78~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~19_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux78~15_combout\ & (\t80s:cpu|u0|mcode|Mux78~18_combout\)) # (!\t80s:cpu|u0|mcode|Mux78~15_combout\ & ((\t80s:cpu|u0|mcode|Mux78~12_combout\))))) # (!\t80s:cpu|u0|IR\(0) & 
-- (((\t80s:cpu|u0|mcode|Mux78~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~18_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux78~15_combout\,
	datad => \t80s:cpu|u0|mcode|Mux78~12_combout\,
	combout => \t80s:cpu|u0|mcode|Mux78~19_combout\);

-- Location: LCCOMB_X45_Y31_N28
\t80s:cpu|u0|mcode|Mux78~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~4_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(3)) # ((\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux78~4_combout\);

-- Location: LCCOMB_X45_Y31_N4
\t80s:cpu|u0|mcode|Mux78~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~5_combout\ = (\t80s:cpu|Equal0~0_combout\ & (!\t80s:cpu|u0|mcode|Mux78~4_combout\ & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux78~4_combout\,
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux78~5_combout\);

-- Location: LCCOMB_X45_Y30_N22
\t80s:cpu|u0|mcode|Mux79~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux79~0_combout\ = (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|MCycle\(2) & \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux79~0_combout\);

-- Location: LCCOMB_X45_Y30_N4
\t80s:cpu|u0|mcode|Mux78~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~7_combout\ = (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|MCycle\(2) & !\t80s:cpu|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux78~7_combout\);

-- Location: LCCOMB_X45_Y30_N24
\t80s:cpu|u0|mcode|Mux78~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~8_combout\ = (\t80s:cpu|u0|mcode|Mux79~0_combout\) # ((\t80s:cpu|u0|mcode|Mux78~7_combout\ & ((\t80s:cpu|u0|MCycle\(0)) # (!\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux79~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux78~7_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux78~8_combout\);

-- Location: LCCOMB_X43_Y30_N0
\t80s:cpu|u0|mcode|Mux78~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~6_combout\ = (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|mcode|TStates~20_combout\ & (!\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|mcode|TStates~20_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux78~6_combout\);

-- Location: LCCOMB_X47_Y30_N12
\t80s:cpu|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~4_combout\ = (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y31_N12
\t80s:cpu|u0|mcode|Mux78~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~9_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux78~8_combout\) # ((\t80s:cpu|u0|mcode|Mux78~6_combout\ & \t80s:cpu|Equal0~4_combout\)))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|mcode|Mux78~6_combout\ & 
-- \t80s:cpu|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux78~8_combout\,
	datac => \t80s:cpu|u0|mcode|Mux78~6_combout\,
	datad => \t80s:cpu|Equal0~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux78~9_combout\);

-- Location: LCCOMB_X45_Y31_N14
\t80s:cpu|u0|mcode|Mux78~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~10_combout\ = (!\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(0) & \t80s:cpu|u0|mcode|Mux78~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux78~9_combout\,
	combout => \t80s:cpu|u0|mcode|Mux78~10_combout\);

-- Location: LCCOMB_X45_Y31_N0
\t80s:cpu|u0|mcode|Mux78~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~11_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux78~5_combout\) # ((\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|mcode|Mux78~10_combout\ & !\t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux78~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux78~10_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux78~11_combout\);

-- Location: LCCOMB_X49_Y30_N10
\t80s:cpu|u0|mcode|Mux117~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux117~0_combout\ = \t80s:cpu|u0|MCycle\(2) $ (\t80s:cpu|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux117~0_combout\);

-- Location: LCCOMB_X49_Y30_N8
\t80s:cpu|u0|mcode|Mux88~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~1_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux88~1_combout\);

-- Location: LCCOMB_X49_Y30_N18
\t80s:cpu|u0|mcode|Mux78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~0_combout\ = (\t80s:cpu|u0|mcode|Mux117~0_combout\ & (\t80s:cpu|u0|mcode|Mux88~1_combout\ & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux117~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux88~1_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux78~0_combout\);

-- Location: LCCOMB_X50_Y29_N0
\t80s:cpu|u0|mcode|Mux199~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux199~0_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux199~0_combout\);

-- Location: LCCOMB_X49_Y30_N0
\t80s:cpu|u0|mcode|Mux78~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~2_combout\ = (\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|Equal0~0_combout\ & \t80s:cpu|u0|mcode|Mux199~0_combout\)))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux78~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	datab => \t80s:cpu|Equal0~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux199~0_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux78~2_combout\);

-- Location: LCCOMB_X49_Y30_N22
\t80s:cpu|u0|mcode|Mux78~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~3_combout\ = (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|mcode|Mux78~0_combout\) # ((\t80s:cpu|u0|mcode|Mux78~2_combout\ & \t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux78~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux78~2_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux78~3_combout\);

-- Location: LCCOMB_X46_Y31_N16
\t80s:cpu|u0|mcode|Mux78~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux78~20_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux78~11_combout\ & (\t80s:cpu|u0|mcode|Mux78~19_combout\)) # (!\t80s:cpu|u0|mcode|Mux78~11_combout\ & ((\t80s:cpu|u0|mcode|Mux78~3_combout\))))) # (!\t80s:cpu|u0|IR\(6) & 
-- (((\t80s:cpu|u0|mcode|Mux78~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux78~19_combout\,
	datac => \t80s:cpu|u0|mcode|Mux78~11_combout\,
	datad => \t80s:cpu|u0|mcode|Mux78~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux78~20_combout\);

-- Location: LCCOMB_X46_Y31_N22
\t80s:cpu|u0|mcode|Mux130~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux130~0_combout\ = (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(7)) # (!\t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux130~0_combout\);

-- Location: LCCOMB_X42_Y33_N30
\t80s:cpu|u0|mcode|Mux216~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux216~0_combout\ = (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux216~0_combout\);

-- Location: LCCOMB_X46_Y31_N24
\t80s:cpu|u0|mcode|Mux262~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~0_combout\ = (\t80s:cpu|u0|ISet\(0) & (((\t80s:cpu|u0|mcode|Mux130~0_combout\ & \t80s:cpu|u0|mcode|Mux216~0_combout\)))) # (!\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux78~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|mcode|Mux78~20_combout\,
	datac => \t80s:cpu|u0|mcode|Mux130~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux262~0_combout\);

-- Location: LCCOMB_X49_Y28_N24
\t80s:cpu|u0|mcode|Mux262~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~5_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux262~3_combout\) # ((\t80s:cpu|u0|mcode|Mux262~4_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux262~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux262~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux262~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux262~0_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux262~5_combout\);

-- Location: LCCOMB_X50_Y24_N18
\t80s:cpu|WR_n~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|WR_n~0_combout\ = (!\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|process_0~1_combout\ & \t80s:cpu|u0|mcode|Mux262~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|process_0~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux262~5_combout\,
	combout => \t80s:cpu|WR_n~0_combout\);

-- Location: FF_X50_Y24_N19
\t80s:cpu|WR_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|WR_n~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|WR_n~q\);

-- Location: LCCOMB_X50_Y24_N2
\uart1|RxRd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxRd~0_combout\ = (\t80s:cpu|u0|A\(0) & (\UART_nCS~0_combout\ & (!\t80s:cpu|WR_n~q\ & \SD_nCS~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \UART_nCS~0_combout\,
	datac => \t80s:cpu|WR_n~q\,
	datad => \SD_nCS~1_combout\,
	combout => \uart1|RxRd~0_combout\);

-- Location: FF_X51_Y28_N25
\uart1|RxRd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxRd~0_combout\,
	sclr => \ALT_INV_nRST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxRd~q\);

-- Location: LCCOMB_X46_Y33_N30
\t80s:cpu|u0|mcode|Mux68~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~0_combout\ = (\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux68~0_combout\);

-- Location: LCCOMB_X41_Y32_N22
\t80s:cpu|u0|mcode|Mux68~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~3_combout\ = (\t80s:cpu|u0|mcode|Mux68~0_combout\ & ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(0)))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux68~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~3_combout\);

-- Location: LCCOMB_X41_Y32_N20
\t80s:cpu|u0|mcode|Mux68~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~2_combout\ = (\t80s:cpu|u0|mcode|Mux68~0_combout\ & (((!\t80s:cpu|u0|IR\(0) & \t80s:cpu|Equal0~2_combout\)) # (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux68~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~2_combout\);

-- Location: LCCOMB_X41_Y31_N10
\t80s:cpu|u0|mcode|Mux110~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux110~0_combout\ = (!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux110~0_combout\);

-- Location: LCCOMB_X41_Y32_N6
\t80s:cpu|u0|mcode|Mux69~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~1_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & !\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux69~1_combout\);

-- Location: LCCOMB_X41_Y32_N26
\t80s:cpu|u0|mcode|Mux68~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~4_combout\ = (\t80s:cpu|u0|mcode|Mux68~3_combout\) # ((\t80s:cpu|u0|mcode|Mux68~2_combout\ & (\t80s:cpu|u0|IR\(3))) # (!\t80s:cpu|u0|mcode|Mux68~2_combout\ & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|mcode|Mux69~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux68~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux68~2_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|mcode|Mux69~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~4_combout\);

-- Location: LCCOMB_X42_Y32_N10
\t80s:cpu|u0|mcode|Mux68~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~1_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|Equal0~2_combout\) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~1_combout\);

-- Location: LCCOMB_X41_Y32_N16
\t80s:cpu|u0|mcode|Mux68~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~5_combout\ = (\t80s:cpu|u0|mcode|Mux68~1_combout\) # ((\t80s:cpu|u0|mcode|Mux68~4_combout\ & ((\t80s:cpu|u0|mcode|Mux68~2_combout\) # (!\t80s:cpu|u0|IR\(5)))) # (!\t80s:cpu|u0|mcode|Mux68~4_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux68~2_combout\ & !\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux68~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux68~2_combout\,
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux68~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~5_combout\);

-- Location: LCCOMB_X41_Y31_N0
\t80s:cpu|u0|mcode|Mux68~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~6_combout\ = (\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux68~6_combout\);

-- Location: LCCOMB_X42_Y32_N8
\t80s:cpu|u0|mcode|Mux68~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~7_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux68~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux68~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~7_combout\);

-- Location: LCCOMB_X44_Y32_N4
\t80s:cpu|u0|mcode|Mux68~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~8_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(2) & ((!\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux68~8_combout\);

-- Location: LCCOMB_X43_Y32_N20
\t80s:cpu|u0|mcode|Mux67~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~4_combout\ = ((\t80s:cpu|Equal0~2_combout\) # ((\t80s:cpu|u0|IR\(0)) # (!\t80s:cpu|u0|IR\(1)))) # (!\t80s:cpu|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux67~4_combout\);

-- Location: LCCOMB_X43_Y32_N8
\t80s:cpu|u0|mcode|Mux68~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~9_combout\ = (\t80s:cpu|u0|mcode|Mux68~8_combout\ & ((\t80s:cpu|u0|IR\(0)) # ((\t80s:cpu|u0|mcode|Mux67~4_combout\ & \t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|mcode|Mux68~8_combout\ & (\t80s:cpu|u0|mcode|Mux67~4_combout\ & 
-- (\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux68~8_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~4_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux68~9_combout\);

-- Location: LCCOMB_X42_Y32_N0
\t80s:cpu|u0|mcode|Mux68~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~10_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux68~7_combout\) # ((\t80s:cpu|u0|IR\(4))))) # (!\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|mcode|Mux68~9_combout\ & !\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux68~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux68~9_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux68~10_combout\);

-- Location: LCCOMB_X42_Y32_N2
\t80s:cpu|u0|mcode|Mux68~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~11_combout\ = (\t80s:cpu|u0|mcode|Mux65~0_combout\ & ((\t80s:cpu|Equal0~2_combout\) # ((\t80s:cpu|u0|mcode|Mux69~1_combout\ & \t80s:cpu|u0|IR\(4))))) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\ & (\t80s:cpu|u0|mcode|Mux69~1_combout\ & 
-- ((\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux69~1_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux68~11_combout\);

-- Location: LCCOMB_X43_Y32_N4
\t80s:cpu|u0|mcode|Mux68~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~12_combout\ = (!\t80s:cpu|u0|IR\(5) & (((\t80s:cpu|Equal0~4_combout\ & \t80s:cpu|u0|MCycle\(0))) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|Equal0~4_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux68~12_combout\);

-- Location: LCCOMB_X43_Y32_N18
\t80s:cpu|u0|mcode|Mux68~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~13_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux68~11_combout\) # ((\t80s:cpu|u0|IR\(3))))) # (!\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|mcode|Mux68~12_combout\ & !\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux68~11_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux68~12_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux68~13_combout\);

-- Location: LCCOMB_X43_Y32_N12
\t80s:cpu|u0|mcode|Mux68~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~14_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|mcode|Mux65~0_combout\ & ((\t80s:cpu|Equal0~2_combout\))) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\ & (!\t80s:cpu|u0|mcode|Mux68~13_combout\)))) # (!\t80s:cpu|u0|IR\(3) & 
-- (((\t80s:cpu|u0|mcode|Mux68~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux68~13_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux68~14_combout\);

-- Location: LCCOMB_X42_Y32_N28
\t80s:cpu|u0|mcode|Mux68~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux68~15_combout\ = (\t80s:cpu|u0|mcode|Mux68~10_combout\ & (((\t80s:cpu|u0|mcode|Mux68~14_combout\) # (!\t80s:cpu|u0|IR\(4))))) # (!\t80s:cpu|u0|mcode|Mux68~10_combout\ & (\t80s:cpu|u0|mcode|Mux68~5_combout\ & ((\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux68~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux68~10_combout\,
	datac => \t80s:cpu|u0|mcode|Mux68~14_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux68~15_combout\);

-- Location: LCCOMB_X41_Y32_N2
\t80s:cpu|u0|mcode|Mux252~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~0_combout\ = (\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|IR\(1))) # (!\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux68~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux68~15_combout\,
	combout => \t80s:cpu|u0|mcode|Mux252~0_combout\);

-- Location: LCCOMB_X42_Y33_N2
\t80s:cpu|u0|mcode|Mux250~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux250~1_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux250~1_combout\);

-- Location: LCCOMB_X42_Y33_N12
\t80s:cpu|u0|mcode|Mux252~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~4_combout\ = (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|mcode|Mux216~0_combout\ & ((!\t80s:cpu|u0|IR\(4))))) # (!\t80s:cpu|u0|IR\(5) & (((\t80s:cpu|u0|mcode|Mux250~1_combout\ & \t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux250~1_combout\,
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux252~4_combout\);

-- Location: LCCOMB_X42_Y33_N24
\t80s:cpu|u0|mcode|Mux74~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~10_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux74~10_combout\);

-- Location: LCCOMB_X42_Y33_N28
\t80s:cpu|u0|mcode|Mux252~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~2_combout\ = (\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux252~2_combout\);

-- Location: LCCOMB_X42_Y33_N8
\t80s:cpu|u0|mcode|Mux252~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~3_combout\ = (\t80s:cpu|u0|mcode|Mux231~0_combout\ & ((\t80s:cpu|u0|IR\(2)) # ((\t80s:cpu|u0|mcode|Mux74~10_combout\ & \t80s:cpu|u0|mcode|Mux252~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux74~10_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux252~3_combout\);

-- Location: LCCOMB_X44_Y29_N8
\t80s:cpu|u0|mcode|Mux198~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux198~0_combout\ = (\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux198~0_combout\);

-- Location: LCCOMB_X42_Y33_N4
\t80s:cpu|u0|mcode|Mux252~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~5_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & ((\t80s:cpu|u0|mcode|Mux252~3_combout\) # ((\t80s:cpu|u0|mcode|Mux252~4_combout\ & \t80s:cpu|u0|Equal3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~4_combout\,
	datab => \t80s:cpu|u0|Equal3~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux252~5_combout\);

-- Location: LCCOMB_X43_Y33_N18
\t80s:cpu|u0|mcode|Mux252~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~1_combout\ = (\t80s:cpu|Equal0~4_combout\ & (\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux231~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux252~1_combout\);

-- Location: LCCOMB_X42_Y33_N10
\t80s:cpu|u0|mcode|Mux252~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux252~6_combout\ = (\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux252~5_combout\) # (\t80s:cpu|u0|mcode|Mux252~1_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~0_combout\,
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|mcode|Mux252~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux252~6_combout\);

-- Location: LCCOMB_X45_Y32_N10
\t80s:cpu|u0|mcode|Mux251~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~3_combout\ = (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux251~3_combout\);

-- Location: LCCOMB_X45_Y32_N2
\t80s:cpu|u0|mcode|Mux251~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~4_combout\ = (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|mcode|Mux251~3_combout\)) # (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|mcode|Mux251~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux251~4_combout\);

-- Location: LCCOMB_X45_Y32_N28
\t80s:cpu|u0|mcode|Mux251~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~5_combout\ = (\t80s:cpu|u0|mcode|Mux251~4_combout\ & (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux78~1_combout\ & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~4_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux251~5_combout\);

-- Location: LCCOMB_X39_Y31_N6
\t80s:cpu|u0|alu|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~1_combout\ = (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Mux7~1_combout\);

-- Location: LCCOMB_X42_Y33_N6
\t80s:cpu|u0|mcode|Mux251~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~1_combout\ = (\t80s:cpu|u0|alu|Mux7~1_combout\ & (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux216~0_combout\) # (\t80s:cpu|u0|mcode|Mux250~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux250~1_combout\,
	datac => \t80s:cpu|u0|alu|Mux7~1_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux251~1_combout\);

-- Location: LCCOMB_X41_Y31_N16
\t80s:cpu|u0|mcode|Mux251~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~2_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux198~0_combout\ & ((\t80s:cpu|u0|mcode|Mux251~1_combout\) # (\t80s:cpu|u0|mcode|Mux201~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux201~2_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux251~2_combout\);

-- Location: LCCOMB_X45_Y33_N12
\t80s:cpu|u0|mcode|Mux67~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~14_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux67~14_combout\);

-- Location: LCCOMB_X45_Y33_N4
\t80s:cpu|u0|mcode|Mux67~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~2_combout\ = (\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|MCycle\(1) $ (\t80s:cpu|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux67~2_combout\);

-- Location: LCCOMB_X43_Y29_N24
\t80s:cpu|u0|Equal4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal4~4_combout\ = (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|Equal4~4_combout\);

-- Location: LCCOMB_X43_Y33_N0
\t80s:cpu|u0|mcode|Mux67~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~15_combout\ = (\t80s:cpu|Equal0~4_combout\ & (!\t80s:cpu|u0|IR\(1) & ((!\t80s:cpu|u0|Equal4~4_combout\) # (!\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|Equal4~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux67~15_combout\);

-- Location: LCCOMB_X45_Y33_N16
\t80s:cpu|u0|mcode|Mux67~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~16_combout\ = (\t80s:cpu|u0|mcode|Mux67~14_combout\ & ((\t80s:cpu|u0|mcode|Mux67~15_combout\) # ((\t80s:cpu|u0|mcode|Mux67~2_combout\ & \t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux67~14_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~15_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux67~16_combout\);

-- Location: LCCOMB_X46_Y32_N20
\t80s:cpu|u0|mcode|Mux67~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~17_combout\ = (\t80s:cpu|u0|mcode|Mux67~16_combout\) # ((\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux68~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux67~16_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux68~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux67~17_combout\);

-- Location: LCCOMB_X47_Y30_N20
\t80s:cpu|u0|mcode|Mux67~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~6_combout\ = (\t80s:cpu|Equal0~4_combout\ & (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux67~6_combout\);

-- Location: LCCOMB_X47_Y30_N26
\t80s:cpu|u0|mcode|Mux67~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~7_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|MCycle\(2) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux67~7_combout\);

-- Location: LCCOMB_X47_Y30_N24
\t80s:cpu|u0|mcode|Mux67~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~8_combout\ = (\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux67~6_combout\) # (\t80s:cpu|u0|mcode|Mux67~7_combout\)))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux67~6_combout\ & 
-- ((\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux67~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~7_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux67~8_combout\);

-- Location: LCCOMB_X41_Y32_N10
\t80s:cpu|u0|mcode|Mux67~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~3_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|mcode|Mux110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux67~3_combout\);

-- Location: LCCOMB_X42_Y32_N30
\t80s:cpu|u0|mcode|Mux67~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~9_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|IR\(5))))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|mcode|Mux67~8_combout\)) # (!\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|mcode|Mux67~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux67~8_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~3_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux67~9_combout\);

-- Location: LCCOMB_X40_Y30_N2
\t80s:cpu|u0|mcode|Mux75~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~3_combout\ = (\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux75~3_combout\);

-- Location: LCCOMB_X42_Y32_N12
\t80s:cpu|u0|mcode|Mux67~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~10_combout\ = (\t80s:cpu|Equal0~2_combout\ & (((!\t80s:cpu|u0|mcode|Mux75~3_combout\ & !\t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|IR\(1)))) # (!\t80s:cpu|Equal0~2_combout\ & (!\t80s:cpu|u0|mcode|Mux75~3_combout\ & 
-- ((!\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux75~3_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux67~10_combout\);

-- Location: LCCOMB_X42_Y32_N20
\t80s:cpu|u0|mcode|Mux67~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~11_combout\ = (\t80s:cpu|u0|mcode|Mux67~10_combout\) # ((!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|Equal3~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux67~10_combout\,
	combout => \t80s:cpu|u0|mcode|Mux67~11_combout\);

-- Location: LCCOMB_X42_Y32_N26
\t80s:cpu|u0|mcode|Mux67~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~12_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux67~9_combout\ & ((\t80s:cpu|u0|mcode|Mux67~11_combout\))) # (!\t80s:cpu|u0|mcode|Mux67~9_combout\ & (\t80s:cpu|u0|Equal3~4_combout\)))) # (!\t80s:cpu|u0|IR\(2) & 
-- (\t80s:cpu|u0|mcode|Mux67~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux67~9_combout\,
	datac => \t80s:cpu|u0|Equal3~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux67~11_combout\,
	combout => \t80s:cpu|u0|mcode|Mux67~12_combout\);

-- Location: LCCOMB_X43_Y32_N22
\t80s:cpu|u0|mcode|Mux67~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~13_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux67~4_combout\)) # (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux67~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux67~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~12_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux67~13_combout\);

-- Location: LCCOMB_X42_Y32_N14
\t80s:cpu|u0|mcode|Mux67~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~5_combout\ = (!\t80s:cpu|u0|mcode|Mux75~3_combout\ & (\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|Equal0~2_combout\) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux75~3_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux67~5_combout\);

-- Location: LCCOMB_X42_Y32_N18
\t80s:cpu|u0|mcode|Mux67~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~18_combout\ = (\t80s:cpu|u0|mcode|Mux67~13_combout\ & ((\t80s:cpu|u0|mcode|Mux67~17_combout\) # ((!\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|mcode|Mux67~13_combout\ & (((\t80s:cpu|u0|mcode|Mux67~5_combout\ & \t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux67~17_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~13_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~5_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux67~18_combout\);

-- Location: LCCOMB_X41_Y32_N4
\t80s:cpu|u0|mcode|Mux251~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~0_combout\ = (\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|IR\(2)))) # (!\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux67~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|mcode|Mux67~18_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux251~0_combout\);

-- Location: LCCOMB_X41_Y31_N12
\t80s:cpu|u0|mcode|Mux251~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux251~6_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux251~5_combout\) # ((\t80s:cpu|u0|mcode|Mux251~2_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux251~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~0_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux251~6_combout\);

-- Location: LCCOMB_X46_Y33_N6
\t80s:cpu|u0|Equal4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal4~1_combout\ = (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|Equal4~1_combout\);

-- Location: LCCOMB_X46_Y29_N26
\t80s:cpu|u0|mcode|Mux69~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~0_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux69~0_combout\);

-- Location: LCCOMB_X46_Y29_N20
\t80s:cpu|u0|mcode|Mux250~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux250~4_combout\ = (\t80s:cpu|u0|Equal4~1_combout\ & (\t80s:cpu|u0|mcode|Mux250~0_combout\ & (\t80s:cpu|u0|mcode|Mux69~0_combout\ & \t80s:cpu|u0|mcode|Mux110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux250~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux69~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux250~4_combout\);

-- Location: LCCOMB_X46_Y29_N28
\t80s:cpu|u0|mcode|Mux250~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux250~2_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|Equal4~4_combout\ & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux78~17_combout\))) # (!\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~4_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux78~17_combout\,
	combout => \t80s:cpu|u0|mcode|Mux250~2_combout\);

-- Location: LCCOMB_X43_Y29_N28
\t80s:cpu|u0|process_0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~9_combout\ = (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|ISet\(1) & !\t80s:cpu|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|process_0~9_combout\);

-- Location: LCCOMB_X45_Y29_N12
\t80s:cpu|u0|mcode|Mux250~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux250~3_combout\ = (\t80s:cpu|u0|mcode|Mux250~2_combout\ & (\t80s:cpu|u0|process_0~9_combout\ & (\t80s:cpu|u0|IR\(1) $ (\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux250~2_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|process_0~9_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux250~3_combout\);

-- Location: LCCOMB_X45_Y29_N8
\t80s:cpu|u0|mcode|Mux250~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux250~5_combout\ = (\t80s:cpu|u0|mcode|Mux250~3_combout\) # ((\t80s:cpu|u0|mcode|Mux250~4_combout\ & ((\t80s:cpu|u0|MCycle\(0)) # (!\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux250~4_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|mcode|Mux250~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux250~5_combout\);

-- Location: LCCOMB_X43_Y33_N24
\t80s:cpu|u0|mcode|Mux101~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux101~1_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(0) & \t80s:cpu|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux101~1_combout\);

-- Location: LCCOMB_X43_Y33_N10
\t80s:cpu|u0|mcode|Mux253~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux253~2_combout\ = (\t80s:cpu|Equal0~8_combout\ & (\t80s:cpu|u0|mcode|Mux101~1_combout\ & (\t80s:cpu|u0|Equal4~4_combout\ $ (\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~8_combout\,
	datab => \t80s:cpu|u0|Equal4~4_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|mcode|Mux101~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux253~2_combout\);

-- Location: LCCOMB_X43_Y33_N8
\t80s:cpu|u0|mcode|Mux253~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux253~3_combout\ = (\t80s:cpu|u0|mcode|Mux253~2_combout\) # ((\t80s:cpu|u0|mcode|Mux68~6_combout\ & ((\t80s:cpu|u0|IR\(3)) # (\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux68~6_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux253~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux253~3_combout\);

-- Location: LCCOMB_X44_Y31_N12
\t80s:cpu|u0|mcode|Mux253~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux253~1_combout\ = (\t80s:cpu|u0|mcode|Mux78~1_combout\ & (\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux253~1_combout\);

-- Location: LCCOMB_X43_Y31_N22
\t80s:cpu|u0|mcode|Mux253~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux253~4_combout\ = (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux253~1_combout\) # ((\t80s:cpu|u0|mcode|Mux253~3_combout\ & \t80s:cpu|u0|mcode|Mux198~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux253~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux253~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux253~4_combout\);

-- Location: LCCOMB_X43_Y31_N4
\t80s:cpu|u0|mcode|Mux198~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux198~1_combout\ = (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux198~1_combout\);

-- Location: LCCOMB_X42_Y31_N26
\t80s:cpu|u0|mcode|Mux216~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux216~1_combout\ = (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|mcode|Mux216~0_combout\ & \t80s:cpu|u0|mcode|Mux198~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux198~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux216~1_combout\);

-- Location: LCCOMB_X47_Y31_N6
\t80s:cpu|u0|mcode|Mux69~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~2_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(5))) # (!\t80s:cpu|u0|IR\(0) & ((!\t80s:cpu|Equal0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux69~2_combout\);

-- Location: LCCOMB_X47_Y31_N14
\t80s:cpu|u0|mcode|Mux262~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux262~6_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux262~6_combout\);

-- Location: LCCOMB_X47_Y31_N0
\t80s:cpu|u0|mcode|Mux69~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~3_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux262~6_combout\))) # (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|I_RLD~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RLD~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux262~6_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux69~3_combout\);

-- Location: LCCOMB_X47_Y31_N20
\t80s:cpu|u0|mcode|Mux69~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~4_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|mcode|Mux69~3_combout\ & \t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|mcode|Mux69~2_combout\))) # (!\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|mcode|Mux69~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux69~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux69~3_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux69~4_combout\);

-- Location: LCCOMB_X43_Y32_N28
\t80s:cpu|u0|mcode|Mux69~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~13_combout\ = (\t80s:cpu|u0|mcode|Mux65~0_combout\ & (\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|Equal0~4_combout\))) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\ & (((!\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|Equal0~4_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux69~13_combout\);

-- Location: LCCOMB_X50_Y29_N12
\t80s:cpu|u0|mcode|Mux69~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~6_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|IR\(0))))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux69~6_combout\);

-- Location: LCCOMB_X46_Y29_N14
\t80s:cpu|u0|mcode|Mux69~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~5_combout\ = (\t80s:cpu|u0|mcode|Mux69~0_combout\ & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & ((\t80s:cpu|u0|Equal4~4_combout\) # (\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~4_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|mcode|Mux69~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux69~5_combout\);

-- Location: LCCOMB_X49_Y29_N6
\t80s:cpu|u0|mcode|Mux69~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~7_combout\ = (\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux69~7_combout\);

-- Location: LCCOMB_X50_Y29_N14
\t80s:cpu|u0|mcode|Mux69~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~8_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux69~5_combout\) # ((\t80s:cpu|u0|mcode|Mux69~6_combout\ & \t80s:cpu|u0|mcode|Mux69~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux69~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux69~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux69~7_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux69~8_combout\);

-- Location: LCCOMB_X43_Y32_N10
\t80s:cpu|u0|mcode|Mux69~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~10_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(2) $ (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux69~10_combout\);

-- Location: LCCOMB_X43_Y32_N16
\t80s:cpu|u0|mcode|Mux69~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~9_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|Equal4~4_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|Equal0~4_combout\ & (\t80s:cpu|u0|MCycle\(0) $ (\t80s:cpu|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|Equal0~4_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|Equal4~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux69~9_combout\);

-- Location: LCCOMB_X43_Y32_N14
\t80s:cpu|u0|mcode|Mux69~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~11_combout\ = (\t80s:cpu|u0|mcode|Mux69~10_combout\ & ((\t80s:cpu|u0|mcode|Mux69~9_combout\) # ((\t80s:cpu|u0|mcode|Mux67~4_combout\ & \t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|mcode|Mux69~10_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux67~4_combout\ & ((\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux69~10_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux69~9_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux69~11_combout\);

-- Location: LCCOMB_X43_Y32_N30
\t80s:cpu|u0|mcode|Mux69~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~12_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux69~8_combout\) # ((\t80s:cpu|u0|IR\(3))))) # (!\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|mcode|Mux69~11_combout\ & !\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux69~8_combout\,
	datac => \t80s:cpu|u0|mcode|Mux69~11_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux69~12_combout\);

-- Location: LCCOMB_X43_Y32_N26
\t80s:cpu|u0|mcode|Mux69~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux69~14_combout\ = (\t80s:cpu|u0|mcode|Mux69~12_combout\ & (((\t80s:cpu|u0|mcode|Mux69~13_combout\) # (!\t80s:cpu|u0|IR\(3))))) # (!\t80s:cpu|u0|mcode|Mux69~12_combout\ & (\t80s:cpu|u0|mcode|Mux69~4_combout\ & ((\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux69~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux69~13_combout\,
	datac => \t80s:cpu|u0|mcode|Mux69~12_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux69~14_combout\);

-- Location: LCCOMB_X43_Y31_N18
\t80s:cpu|u0|mcode|Mux253~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux253~0_combout\ = (\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|IR\(0)))) # (!\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux69~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux69~14_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|mcode|Mux253~0_combout\);

-- Location: LCCOMB_X42_Y31_N18
\t80s:cpu|u0|mcode|Mux253~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux253~5_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux253~4_combout\) # ((\t80s:cpu|u0|mcode|Mux216~1_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux253~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux253~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux216~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux253~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux253~5_combout\);

-- Location: LCCOMB_X38_Y27_N8
\t80s:cpu|u0|Mux99~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux99~0_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\) # ((\t80s:cpu|u0|mcode|Mux252~6_combout\ & \t80s:cpu|u0|mcode|Mux253~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	combout => \t80s:cpu|u0|Mux99~0_combout\);

-- Location: LCCOMB_X43_Y27_N4
\t80s:cpu|u0|process_3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_3~0_combout\ = (\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|u0|TState\(0) & (\t80s:cpu|u0|TState\(1) & !\t80s:cpu|u0|TState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|process_3~0_combout\);

-- Location: LCCOMB_X45_Y28_N12
\t80s:cpu|u0|XY_State[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|XY_State[0]~2_combout\ = (\t80s:cpu|u0|ISet~0_combout\ & (\t80s:cpu|u0|mcode|Mux116~1_combout\ & !\t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux116~1_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|XY_State[0]~2_combout\);

-- Location: LCCOMB_X43_Y28_N8
\t80s:cpu|process_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|process_0~0_combout\ = (\nWAIT~input_o\ & (!\t80s:cpu|u0|TState\(2) & (!\t80s:cpu|u0|TState\(0) & \t80s:cpu|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nWAIT~input_o\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|process_0~0_combout\);

-- Location: LCCOMB_X45_Y28_N30
\t80s:cpu|u0|XY_State[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|XY_State[1]~1_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|process_0~0_combout\ & \t80s:cpu|u0|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|process_0~0_combout\,
	datad => \t80s:cpu|u0|Equal10~0_combout\,
	combout => \t80s:cpu|u0|XY_State[1]~1_combout\);

-- Location: FF_X45_Y28_N13
\t80s:cpu|u0|XY_State[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|XY_State[0]~2_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|XY_State[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|XY_State\(0));

-- Location: LCCOMB_X42_Y27_N24
\t80s:cpu|u0|RegAddrA~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA~0_combout\ = (!\t80s:cpu|u0|XY_State\(1) & !\t80s:cpu|u0|XY_State\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_State\(1),
	datad => \t80s:cpu|u0|XY_State\(0),
	combout => \t80s:cpu|u0|RegAddrA~0_combout\);

-- Location: LCCOMB_X42_Y30_N26
\t80s:cpu|u0|mcode|Mux274~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~3_combout\ = (!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|ISet\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux274~3_combout\);

-- Location: LCCOMB_X43_Y30_N22
\t80s:cpu|u0|mcode|Mux274~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~0_combout\ = (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|NMICycle~q\) # (\t80s:cpu|u0|IntCycle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|NMICycle~q\,
	datab => \t80s:cpu|u0|IntCycle~q\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux274~0_combout\);

-- Location: LCCOMB_X44_Y31_N16
\t80s:cpu|u0|mcode|Mux190~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux190~0_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(1) $ (!\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux190~0_combout\);

-- Location: LCCOMB_X43_Y30_N12
\t80s:cpu|u0|mcode|Mux274~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~2_combout\ = (\t80s:cpu|u0|mcode|Mux274~0_combout\ & (\t80s:cpu|u0|mcode|Mux276~0_combout\ & \t80s:cpu|u0|mcode|Mux190~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux274~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux276~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux274~2_combout\);

-- Location: LCCOMB_X42_Y30_N28
\t80s:cpu|u0|mcode|Mux274~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~1_combout\ = (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (!\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux274~1_combout\);

-- Location: LCCOMB_X43_Y30_N24
\t80s:cpu|u0|mcode|Mux272~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~2_combout\ = (\t80s:cpu|u0|mcode|Mux274~1_combout\ & ((\t80s:cpu|u0|mcode|Mux274~2_combout\) # ((\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux274~2_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux274~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux272~2_combout\);

-- Location: LCCOMB_X42_Y31_N12
\t80s:cpu|u0|mcode|Mux88~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~0_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|MCycle\(0) $ (!\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux88~0_combout\);

-- Location: LCCOMB_X43_Y30_N8
\t80s:cpu|u0|mcode|Mux272~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~8_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux88~0_combout\) # ((\t80s:cpu|u0|mcode|Mux31~0_combout\ & !\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux88~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux31~0_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux272~8_combout\);

-- Location: LCCOMB_X42_Y30_N6
\t80s:cpu|u0|mcode|Mux272~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~5_combout\ = (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux272~5_combout\);

-- Location: LCCOMB_X42_Y30_N12
\t80s:cpu|u0|mcode|Mux272~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~4_combout\ = (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|Equal0~4_combout\ & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|Equal0~4_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux272~4_combout\);

-- Location: LCCOMB_X42_Y30_N14
\t80s:cpu|u0|mcode|Mux272~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~6_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|mcode|Mux272~4_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux272~8_combout\ & (\t80s:cpu|u0|mcode|Mux272~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux272~8_combout\,
	datac => \t80s:cpu|u0|mcode|Mux272~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux272~6_combout\);

-- Location: LCCOMB_X49_Y30_N12
\t80s:cpu|u0|mcode|Mux88~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~4_combout\ = (\t80s:cpu|u0|mcode|Mux88~1_combout\ & (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|MCycle\(2) $ (\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|mcode|Mux88~1_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux88~4_combout\);

-- Location: LCCOMB_X49_Y30_N6
\t80s:cpu|u0|mcode|Mux88~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~5_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(4)) # (\t80s:cpu|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux88~5_combout\);

-- Location: LCCOMB_X49_Y30_N28
\t80s:cpu|u0|mcode|Mux88~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~6_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|mcode|Mux88~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|mcode|Mux88~5_combout\,
	combout => \t80s:cpu|u0|mcode|Mux88~6_combout\);

-- Location: LCCOMB_X49_Y30_N2
\t80s:cpu|u0|mcode|Mux88~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~7_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|IR\(1))))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux88~4_combout\)) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux88~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux88~4_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux88~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux88~7_combout\);

-- Location: LCCOMB_X47_Y32_N8
\t80s:cpu|u0|mcode|Mux47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux47~0_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(2))) # (!\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux47~0_combout\);

-- Location: LCCOMB_X46_Y30_N10
\t80s:cpu|u0|mcode|Mux61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux61~0_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|mcode|Mux47~0_combout\ & (!\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux47~0_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux61~0_combout\);

-- Location: LCCOMB_X47_Y32_N4
\t80s:cpu|u0|mcode|Mux219~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~2_combout\ = (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|mcode|Mux47~0_combout\ & (\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux47~0_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|Equal4~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux219~2_combout\);

-- Location: LCCOMB_X47_Y32_N6
\t80s:cpu|u0|mcode|Mux219~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~3_combout\ = (\t80s:cpu|u0|mcode|Mux219~2_combout\) # ((\t80s:cpu|Equal0~4_combout\ & (!\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux219~2_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux219~3_combout\);

-- Location: LCCOMB_X47_Y32_N2
\t80s:cpu|u0|mcode|Mux219~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~1_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux219~1_combout\);

-- Location: LCCOMB_X47_Y32_N0
\t80s:cpu|u0|mcode|Mux219~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~4_combout\ = (\t80s:cpu|u0|mcode|Mux219~1_combout\) # ((\t80s:cpu|u0|mcode|Mux219~3_combout\ & \t80s:cpu|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux219~3_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux219~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux219~4_combout\);

-- Location: LCCOMB_X47_Y32_N30
\t80s:cpu|u0|mcode|Mux219~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~5_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|mcode|Mux219~4_combout\ & !\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|Equal0~2_combout\ & ((\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux219~4_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux219~5_combout\);

-- Location: LCCOMB_X46_Y32_N26
\t80s:cpu|u0|mcode|Mux219~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~6_combout\ = (\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|mcode|Mux219~5_combout\) # (\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux219~5_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux219~6_combout\);

-- Location: LCCOMB_X45_Y32_N24
\t80s:cpu|u0|mcode|Mux219~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~7_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux219~7_combout\);

-- Location: LCCOMB_X46_Y32_N0
\t80s:cpu|u0|mcode|Mux219~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~8_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & ((\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux219~7_combout\ & \t80s:cpu|u0|IR\(1))) # (!\t80s:cpu|u0|IR\(0) & ((!\t80s:cpu|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|mcode|Mux219~7_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux219~8_combout\);

-- Location: LCCOMB_X46_Y32_N18
\t80s:cpu|u0|mcode|Mux219~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~0_combout\ = (!\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux219~0_combout\);

-- Location: LCCOMB_X46_Y32_N10
\t80s:cpu|u0|mcode|Mux219~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux219~9_combout\ = (\t80s:cpu|u0|mcode|Mux219~6_combout\ & ((\t80s:cpu|u0|mcode|Mux219~8_combout\) # ((!\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux219~6_combout\ & (((\t80s:cpu|u0|IR\(2) & 
-- \t80s:cpu|u0|mcode|Mux219~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux219~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux219~8_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux219~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux219~9_combout\);

-- Location: LCCOMB_X45_Y32_N14
\t80s:cpu|u0|mcode|Mux76~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~6_combout\ = (!\t80s:cpu|u0|IR\(0) & \t80s:cpu|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux76~6_combout\);

-- Location: LCCOMB_X45_Y32_N4
\t80s:cpu|u0|mcode|Mux63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~0_combout\ = (\t80s:cpu|u0|mcode|Mux78~1_combout\ & (\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux63~0_combout\);

-- Location: LCCOMB_X45_Y30_N18
\t80s:cpu|u0|mcode|Mux62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~0_combout\ = ((!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(1)))) # (!\t80s:cpu|u0|Equal4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~1_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux62~0_combout\);

-- Location: LCCOMB_X45_Y32_N0
\t80s:cpu|u0|mcode|Mux62~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~1_combout\ = (\t80s:cpu|u0|mcode|Mux76~6_combout\ & (((\t80s:cpu|u0|mcode|Mux63~0_combout\)))) # (!\t80s:cpu|u0|mcode|Mux76~6_combout\ & (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux76~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux63~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux62~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~1_combout\);

-- Location: LCCOMB_X42_Y33_N22
\t80s:cpu|u0|mcode|Mux77~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~5_combout\ = (\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(1)))) # (!\t80s:cpu|u0|MCycle\(2) & (((!\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux77~5_combout\);

-- Location: LCCOMB_X42_Y33_N26
\t80s:cpu|u0|mcode|Mux62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~5_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|mcode|Mux77~5_combout\))) # (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|mcode|Mux77~5_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux62~5_combout\);

-- Location: LCCOMB_X42_Y33_N14
\t80s:cpu|u0|mcode|Mux62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~4_combout\ = (!\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux62~4_combout\);

-- Location: LCCOMB_X42_Y33_N18
\t80s:cpu|u0|mcode|Mux62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~6_combout\ = (\t80s:cpu|u0|mcode|Mux62~4_combout\ & ((\t80s:cpu|u0|mcode|Mux62~5_combout\) # ((\t80s:cpu|u0|mcode|Mux78~6_combout\ & \t80s:cpu|u0|mcode|Mux190~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux62~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux62~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux78~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~6_combout\);

-- Location: LCCOMB_X42_Y33_N16
\t80s:cpu|u0|mcode|Mux62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~7_combout\ = (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux62~6_combout\) # ((\t80s:cpu|u0|mcode|Mux67~3_combout\ & \t80s:cpu|u0|alu|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux67~3_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|alu|Mux7~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux62~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~7_combout\);

-- Location: LCCOMB_X45_Y33_N30
\t80s:cpu|u0|mcode|Mux62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~2_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux62~2_combout\);

-- Location: LCCOMB_X45_Y33_N10
\t80s:cpu|u0|mcode|Mux62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~3_combout\ = (\t80s:cpu|u0|mcode|Mux62~2_combout\ & ((\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|mcode|Mux67~2_combout\))) # (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|mcode|Mux74~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~10_combout\,
	datab => \t80s:cpu|u0|mcode|Mux67~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux62~2_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux62~3_combout\);

-- Location: LCCOMB_X45_Y33_N2
\t80s:cpu|u0|mcode|Mux62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~8_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux62~3_combout\))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux62~7_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|mcode|Mux62~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~8_combout\);

-- Location: LCCOMB_X46_Y30_N14
\t80s:cpu|u0|mcode|Mux88~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~2_combout\ = (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(0) $ (!\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux88~2_combout\);

-- Location: LCCOMB_X46_Y30_N20
\t80s:cpu|u0|mcode|Mux62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~9_combout\ = (\t80s:cpu|u0|IR\(5) & ((!\t80s:cpu|u0|IR\(4)) # (!\t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux62~9_combout\);

-- Location: LCCOMB_X46_Y30_N26
\t80s:cpu|u0|mcode|Mux62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~10_combout\ = (\t80s:cpu|u0|mcode|Mux61~0_combout\) # (((\t80s:cpu|u0|mcode|Mux88~2_combout\ & \t80s:cpu|u0|mcode|Mux62~9_combout\)) # (!\t80s:cpu|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux61~0_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|mcode|Mux88~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux62~9_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~10_combout\);

-- Location: LCCOMB_X47_Y32_N26
\t80s:cpu|u0|mcode|Mux62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~13_combout\ = ((!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(1) $ (!\t80s:cpu|u0|MCycle\(0))))) # (!\t80s:cpu|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux62~13_combout\);

-- Location: LCCOMB_X47_Y32_N24
\t80s:cpu|u0|mcode|Mux62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~11_combout\ = ((\t80s:cpu|u0|mcode|Mux47~0_combout\ & ((\t80s:cpu|u0|mcode|Mux45~2_combout\) # (\t80s:cpu|u0|MCycle\(2))))) # (!\t80s:cpu|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux47~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux62~11_combout\);

-- Location: LCCOMB_X47_Y32_N10
\t80s:cpu|u0|mcode|Mux62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~12_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(1))))) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(1) & (\t80s:cpu|Equal0~2_combout\)) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux62~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux62~11_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux62~12_combout\);

-- Location: LCCOMB_X47_Y32_N22
\t80s:cpu|u0|mcode|Mux62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~14_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux62~12_combout\ & ((\t80s:cpu|u0|mcode|Mux62~13_combout\))) # (!\t80s:cpu|u0|mcode|Mux62~12_combout\ & (\t80s:cpu|u0|mcode|Mux62~10_combout\)))) # (!\t80s:cpu|u0|IR\(0) & 
-- (((\t80s:cpu|u0|mcode|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux62~10_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux62~13_combout\,
	datad => \t80s:cpu|u0|mcode|Mux62~12_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~14_combout\);

-- Location: LCCOMB_X46_Y32_N2
\t80s:cpu|u0|mcode|Mux62~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux62~15_combout\ = (\t80s:cpu|u0|mcode|Mux62~8_combout\ & (((\t80s:cpu|u0|mcode|Mux62~14_combout\) # (!\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux62~8_combout\ & (\t80s:cpu|u0|mcode|Mux62~1_combout\ & (\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux62~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux62~8_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux62~14_combout\,
	combout => \t80s:cpu|u0|mcode|Mux62~15_combout\);

-- Location: LCCOMB_X46_Y32_N4
\t80s:cpu|u0|mcode|Mux246~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux246~0_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux219~9_combout\)) # (!\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux62~15_combout\ & !\t80s:cpu|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux219~9_combout\,
	datab => \t80s:cpu|u0|mcode|Mux62~15_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux246~0_combout\);

-- Location: LCCOMB_X42_Y27_N0
\t80s:cpu|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~7_combout\ = (\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~7_combout\);

-- Location: LCCOMB_X42_Y29_N12
\t80s:cpu|u0|mcode|Equal8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Equal8~0_combout\ = (!\t80s:cpu|u0|ISet\(1) & \t80s:cpu|u0|ISet\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|mcode|Equal8~0_combout\);

-- Location: LCCOMB_X42_Y27_N6
\t80s:cpu|u0|mcode|Mux246~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux246~1_combout\ = (\t80s:cpu|Equal0~7_combout\ & (\t80s:cpu|u0|IR\(2))) # (!\t80s:cpu|Equal0~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~0_combout\) # ((\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux246~0_combout\,
	datac => \t80s:cpu|Equal0~7_combout\,
	datad => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux246~1_combout\);

-- Location: LCCOMB_X45_Y31_N10
\t80s:cpu|u0|mcode|Mux282~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~0_combout\ = (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(0) $ (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux282~0_combout\);

-- Location: LCCOMB_X45_Y31_N20
\t80s:cpu|u0|mcode|Mux278~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~0_combout\ = (\t80s:cpu|u0|mcode|Mux282~0_combout\ & (((\t80s:cpu|u0|alu|Mux7~1_combout\ & \t80s:cpu|Equal0~0_combout\)) # (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|alu|Mux7~1_combout\,
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux282~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~0_combout\);

-- Location: LCCOMB_X47_Y32_N28
\t80s:cpu|u0|mcode|Mux218~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux218~0_combout\ = (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux218~0_combout\);

-- Location: LCCOMB_X47_Y32_N14
\t80s:cpu|u0|mcode|Mux247~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~0_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux219~2_combout\) # ((!\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|mcode|Mux218~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|mcode|Mux219~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux218~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux247~0_combout\);

-- Location: LCCOMB_X47_Y32_N20
\t80s:cpu|u0|mcode|Mux247~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~1_combout\ = (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|mcode|Mux219~1_combout\) # (\t80s:cpu|u0|mcode|Mux247~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux219~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux247~0_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux247~1_combout\);

-- Location: LCCOMB_X43_Y31_N28
\t80s:cpu|u0|mcode|Mux247~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~2_combout\ = (!\t80s:cpu|Equal0~7_combout\ & (\t80s:cpu|u0|mcode|Mux198~0_combout\ & ((\t80s:cpu|u0|mcode|Mux278~0_combout\) # (\t80s:cpu|u0|mcode|Mux247~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux278~0_combout\,
	datab => \t80s:cpu|Equal0~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux247~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux247~2_combout\);

-- Location: LCCOMB_X42_Y29_N18
\t80s:cpu|u0|mcode|Mux247~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~3_combout\ = (!\t80s:cpu|u0|MCycle\(2) & ((\t80s:cpu|u0|MCycle\(0) & ((\t80s:cpu|u0|MCycle\(1)))) # (!\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux247~3_combout\);

-- Location: LCCOMB_X42_Y29_N10
\t80s:cpu|u0|mcode|Mux247~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~4_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux247~2_combout\) # ((\t80s:cpu|u0|mcode|Mux231~1_combout\ & \t80s:cpu|u0|mcode|Mux247~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux247~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux247~4_combout\);

-- Location: LCCOMB_X42_Y29_N2
\t80s:cpu|u0|mcode|Mux247~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~5_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Equal8~0_combout\) # ((\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux247~5_combout\);

-- Location: LCCOMB_X42_Y29_N26
\t80s:cpu|u0|mcode|Mux247~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~6_combout\ = (!\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|ISet\(1) & ((!\t80s:cpu|u0|MCycle\(2)) # (!\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux247~6_combout\);

-- Location: LCCOMB_X45_Y32_N8
\t80s:cpu|u0|mcode|Mux63~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~1_combout\ = (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|Equal0~2_combout\) # ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|Equal4~4_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux63~1_combout\);

-- Location: LCCOMB_X45_Y32_N26
\t80s:cpu|u0|mcode|Mux63~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~2_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux63~2_combout\);

-- Location: LCCOMB_X44_Y32_N18
\t80s:cpu|u0|mcode|Mux208~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux208~3_combout\ = \t80s:cpu|u0|IR\(7) $ (\t80s:cpu|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux208~3_combout\);

-- Location: LCCOMB_X45_Y32_N22
\t80s:cpu|u0|mcode|Mux63~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~3_combout\ = (!\t80s:cpu|u0|mcode|Mux208~3_combout\ & ((\t80s:cpu|u0|mcode|Mux63~1_combout\) # ((\t80s:cpu|u0|mcode|Mux88~2_combout\ & \t80s:cpu|u0|mcode|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux88~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux63~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux63~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux63~3_combout\);

-- Location: LCCOMB_X40_Y31_N10
\t80s:cpu|u0|alu|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~0_combout\ = (\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Mux7~0_combout\);

-- Location: LCCOMB_X46_Y31_N14
\t80s:cpu|u0|mcode|Mux63~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~8_combout\ = (\t80s:cpu|u0|alu|Mux7~0_combout\ & (\t80s:cpu|u0|Equal4~0_combout\ & (\t80s:cpu|u0|IR\(3) $ (!\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|alu|Mux7~0_combout\,
	datac => \t80s:cpu|u0|Equal4~0_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux63~8_combout\);

-- Location: LCCOMB_X46_Y31_N6
\t80s:cpu|u0|mcode|Mux63~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~9_combout\ = (\t80s:cpu|u0|mcode|Mux63~8_combout\ & ((\t80s:cpu|u0|IR\(3) & (\t80s:cpu|Equal0~4_combout\)) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|Equal0~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux63~8_combout\,
	datad => \t80s:cpu|Equal0~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux63~9_combout\);

-- Location: LCCOMB_X44_Y33_N22
\t80s:cpu|u0|mcode|Mux63~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~6_combout\ = (\t80s:cpu|u0|mcode|Mux74~10_combout\ & (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~10_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux63~6_combout\);

-- Location: LCCOMB_X44_Y33_N8
\t80s:cpu|u0|mcode|Mux63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~4_combout\ = (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(4) & (\t80s:cpu|Equal0~0_combout\))) # (!\t80s:cpu|u0|IR\(5) & (((\t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|Equal0~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux63~4_combout\);

-- Location: LCCOMB_X44_Y33_N20
\t80s:cpu|u0|mcode|Mux63~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~5_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|mcode|Mux63~4_combout\ & (!\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|mcode|Mux63~4_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux63~5_combout\);

-- Location: LCCOMB_X44_Y33_N4
\t80s:cpu|u0|mcode|Mux64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~0_combout\ = (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|Equal0~3_combout\) # ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|Equal4~4_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux64~0_combout\);

-- Location: LCCOMB_X44_Y33_N16
\t80s:cpu|u0|mcode|Mux63~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~7_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux63~6_combout\) # ((\t80s:cpu|u0|mcode|Mux64~0_combout\)))) # (!\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|mcode|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux63~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux63~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux64~0_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux63~7_combout\);

-- Location: LCCOMB_X45_Y32_N20
\t80s:cpu|u0|mcode|Mux63~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~10_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|IR\(1))))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux63~7_combout\))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux63~9_combout\,
	datab => \t80s:cpu|u0|mcode|Mux63~7_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux63~10_combout\);

-- Location: LCCOMB_X45_Y32_N12
\t80s:cpu|u0|mcode|Mux63~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~11_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(0)) # ((\t80s:cpu|Equal0~2_combout\)))) # (!\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux63~0_combout\,
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux63~11_combout\);

-- Location: LCCOMB_X45_Y32_N6
\t80s:cpu|u0|mcode|Mux63~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~12_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux62~0_combout\ & !\t80s:cpu|u0|mcode|Mux63~11_combout\)) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux63~11_combout\))))) # 
-- (!\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|mcode|Mux63~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux62~0_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux63~11_combout\,
	combout => \t80s:cpu|u0|mcode|Mux63~12_combout\);

-- Location: LCCOMB_X45_Y32_N18
\t80s:cpu|u0|mcode|Mux63~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux63~13_combout\ = (\t80s:cpu|u0|mcode|Mux63~10_combout\ & (((\t80s:cpu|u0|mcode|Mux63~12_combout\) # (!\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux63~10_combout\ & (\t80s:cpu|u0|mcode|Mux63~3_combout\ & (\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux63~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux63~10_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux63~12_combout\,
	combout => \t80s:cpu|u0|mcode|Mux63~13_combout\);

-- Location: LCCOMB_X42_Y29_N8
\t80s:cpu|u0|mcode|Mux247~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux247~7_combout\ = (\t80s:cpu|u0|mcode|Mux247~4_combout\) # ((\t80s:cpu|u0|mcode|Mux247~5_combout\) # ((\t80s:cpu|u0|mcode|Mux247~6_combout\ & \t80s:cpu|u0|mcode|Mux63~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux247~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux63~13_combout\,
	combout => \t80s:cpu|u0|mcode|Mux247~7_combout\);

-- Location: LCCOMB_X43_Y27_N20
\t80s:cpu|u0|Equal57~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal57~3_combout\ = (!\t80s:cpu|u0|TState\(0) & !\t80s:cpu|u0|TState\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|u0|Equal57~3_combout\);

-- Location: LCCOMB_X43_Y27_N22
\t80s:cpu|u0|SP~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~1_combout\ = (\t80s:cpu|process_0~0_combout\) # ((\t80s:cpu|u0|TState\(2) & (\t80s:cpu|Equal0~3_combout\ & \t80s:cpu|u0|Equal57~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState\(2),
	datab => \t80s:cpu|process_0~0_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|Equal57~3_combout\,
	combout => \t80s:cpu|u0|SP~1_combout\);

-- Location: LCCOMB_X46_Y29_N12
\t80s:cpu|u0|mcode|Mux273~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux273~1_combout\ = (\t80s:cpu|Equal0~4_combout\ & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & (\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux273~1_combout\);

-- Location: LCCOMB_X45_Y28_N0
\t80s:cpu|u0|mcode|Mux110~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux110~1_combout\ = (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux110~1_combout\);

-- Location: LCCOMB_X46_Y29_N8
\t80s:cpu|u0|mcode|Mux273~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux273~0_combout\ = (\t80s:cpu|u0|mcode|Mux110~1_combout\ & (\t80s:cpu|Equal0~4_combout\ & (\t80s:cpu|u0|IR\(1) $ (\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~1_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|Equal0~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux273~0_combout\);

-- Location: LCCOMB_X45_Y29_N2
\t80s:cpu|u0|mcode|Mux273~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux273~2_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux208~3_combout\ & ((\t80s:cpu|u0|mcode|Mux273~1_combout\) # (\t80s:cpu|u0|mcode|Mux273~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux273~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux273~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux273~2_combout\);

-- Location: LCCOMB_X43_Y30_N20
\t80s:cpu|u0|mcode|Mux273~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux273~3_combout\ = (\t80s:cpu|u0|mcode|Mux273~2_combout\) # ((\t80s:cpu|u0|mcode|Mux274~1_combout\ & ((\t80s:cpu|u0|mcode|Mux274~2_combout\) # (\t80s:cpu|u0|mcode|Mux87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux274~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux274~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux273~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux87~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux273~3_combout\);

-- Location: LCCOMB_X43_Y30_N14
\t80s:cpu|u0|mcode|Mux274~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~4_combout\ = (\t80s:cpu|u0|mcode|Mux274~1_combout\ & ((\t80s:cpu|u0|mcode|Mux274~2_combout\) # ((\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|Equal3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|mcode|Mux274~1_combout\,
	datac => \t80s:cpu|u0|Equal3~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux274~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux274~4_combout\);

-- Location: LCCOMB_X42_Y30_N24
\t80s:cpu|u0|mcode|Mux274~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~5_combout\ = (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|Equal0~4_combout\ & (\t80s:cpu|u0|mcode|Mux198~0_combout\ & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|Equal0~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux274~5_combout\);

-- Location: LCCOMB_X42_Y30_N22
\t80s:cpu|u0|mcode|Mux291~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~6_combout\ = (!\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & !\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux291~6_combout\);

-- Location: LCCOMB_X42_Y30_N4
\t80s:cpu|u0|mcode|Mux274~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~6_combout\ = (\t80s:cpu|u0|mcode|Mux274~3_combout\ & ((\t80s:cpu|u0|mcode|Mux274~5_combout\) # ((\t80s:cpu|u0|mcode|Mux291~6_combout\ & \t80s:cpu|u0|mcode|Mux231~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux274~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux274~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux291~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux274~6_combout\);

-- Location: LCCOMB_X42_Y30_N2
\t80s:cpu|u0|Mux83~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux83~0_combout\ = (\t80s:cpu|u0|mcode|Mux272~3_combout\) # ((\t80s:cpu|u0|mcode|Mux273~3_combout\ & ((\t80s:cpu|u0|mcode|Mux274~4_combout\) # (\t80s:cpu|u0|mcode|Mux274~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux273~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux274~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux274~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~3_combout\,
	combout => \t80s:cpu|u0|Mux83~0_combout\);

-- Location: LCCOMB_X41_Y24_N2
\t80s:cpu|u0|SP~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~2_combout\ = (\t80s:cpu|u0|SP~1_combout\ & (\t80s:cpu|u0|mcode|Mux272~7_combout\ & \t80s:cpu|u0|Mux83~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	datad => \t80s:cpu|u0|Mux83~0_combout\,
	combout => \t80s:cpu|u0|SP~2_combout\);

-- Location: LCCOMB_X45_Y27_N20
\t80s:cpu|u0|mcode|Mux110~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux110~2_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|mcode|Mux110~1_combout\ & \t80s:cpu|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|mcode|Mux110~1_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux110~2_combout\);

-- Location: LCCOMB_X44_Y27_N26
\t80s:cpu|u0|mcode|Mux270~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux270~0_combout\ = (\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & (\t80s:cpu|u0|mcode|Mux110~2_combout\ & \t80s:cpu|u0|mcode|Mux279~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux110~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux270~0_combout\);

-- Location: LCCOMB_X42_Y24_N26
\t80s:cpu|u0|SP~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~54_combout\ = (!\t80s:cpu|u0|SP\(12) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|SP\(12),
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~54_combout\);

-- Location: LCCOMB_X41_Y24_N4
\t80s:cpu|u0|SP~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~5_combout\ = (\t80s:cpu|u0|Mux83~0_combout\ & (!\t80s:cpu|u0|mcode|Mux270~0_combout\ & (\t80s:cpu|u0|SP~1_combout\ & \t80s:cpu|u0|mcode|Mux272~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux83~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|SP~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	combout => \t80s:cpu|u0|SP~5_combout\);

-- Location: LCCOMB_X42_Y28_N6
\t80s:cpu|u0|mcode|Mux110~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux110~3_combout\ = (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux110~3_combout\);

-- Location: LCCOMB_X43_Y29_N30
\t80s:cpu|u0|IntE_FF1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF1~0_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|ISet\(1) & !\t80s:cpu|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|IntE_FF1~0_combout\);

-- Location: LCCOMB_X42_Y28_N20
\t80s:cpu|u0|mcode|Mux275~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux275~0_combout\ = (\t80s:cpu|u0|mcode|Mux110~3_combout\ & (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IntE_FF1~0_combout\ & \t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~3_combout\,
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IntE_FF1~0_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux275~0_combout\);

-- Location: LCCOMB_X43_Y27_N6
\t80s:cpu|u0|process_3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_3~1_combout\ = (\t80s:cpu|u0|TState\(2) & (!\t80s:cpu|u0|TState\(0) & (!\t80s:cpu|u0|TState\(1) & \t80s:cpu|u0|mcode|Mux275~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState\(2),
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	combout => \t80s:cpu|u0|process_3~1_combout\);

-- Location: LCCOMB_X42_Y27_N30
\t80s:cpu|u0|RegAddrA_r~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA_r~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\) # ((!\t80s:cpu|u0|XY_Ind~q\ & (!\t80s:cpu|u0|RegAddrA~0_combout\ & \t80s:cpu|u0|mcode|Mux251~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_Ind~q\,
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|RegAddrA_r~0_combout\);

-- Location: FF_X42_Y27_N31
\t80s:cpu|u0|RegAddrA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrA_r~0_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrA_r\(0));

-- Location: LCCOMB_X43_Y27_N12
\t80s:cpu|u0|Equal57~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal57~1_combout\ = (\t80s:cpu|u0|TState\(0) & (\t80s:cpu|u0|TState\(1) & !\t80s:cpu|u0|TState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|Equal57~1_combout\);

-- Location: LCCOMB_X41_Y27_N26
\t80s:cpu|u0|RegAddrA[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[0]~3_combout\ = (\t80s:cpu|u0|process_3~1_combout\ & (((!\t80s:cpu|u0|Equal57~1_combout\)) # (!\t80s:cpu|u0|mcode|Mux275~0_combout\))) # (!\t80s:cpu|u0|process_3~1_combout\ & (\t80s:cpu|u0|RegAddrA_r\(0) & 
-- ((!\t80s:cpu|u0|Equal57~1_combout\) # (!\t80s:cpu|u0|mcode|Mux275~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datac => \t80s:cpu|u0|RegAddrA_r\(0),
	datad => \t80s:cpu|u0|Equal57~1_combout\,
	combout => \t80s:cpu|u0|RegAddrA[0]~3_combout\);

-- Location: LCCOMB_X42_Y30_N16
\t80s:cpu|u0|RegAddrA~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA~1_combout\ = (\t80s:cpu|u0|mcode|Mux273~3_combout\ & (!\t80s:cpu|u0|mcode|Mux274~4_combout\ & (!\t80s:cpu|u0|mcode|Mux274~6_combout\ & !\t80s:cpu|u0|mcode|Mux272~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux273~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux274~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux274~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~3_combout\,
	combout => \t80s:cpu|u0|RegAddrA~1_combout\);

-- Location: LCCOMB_X41_Y27_N28
\t80s:cpu|u0|RegAddrA~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA~2_combout\ = (\t80s:cpu|u0|RegAddrA~1_combout\ & ((\t80s:cpu|u0|Equal57~2_combout\) # ((\t80s:cpu|u0|process_3~0_combout\ & \t80s:cpu|u0|mcode|Mux272~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	datac => \t80s:cpu|u0|Equal57~2_combout\,
	datad => \t80s:cpu|u0|RegAddrA~1_combout\,
	combout => \t80s:cpu|u0|RegAddrA~2_combout\);

-- Location: LCCOMB_X42_Y30_N8
\t80s:cpu|u0|mcode|Mux274~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux274~7_combout\ = (\t80s:cpu|u0|mcode|Mux274~4_combout\) # ((\t80s:cpu|u0|mcode|Mux274~6_combout\) # (\t80s:cpu|u0|mcode|Mux272~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux274~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux274~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux274~7_combout\);

-- Location: LCCOMB_X41_Y27_N24
\t80s:cpu|u0|RegAddrA[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[0]~5_combout\ = (\t80s:cpu|u0|RegAddrA~4_combout\ & (((\t80s:cpu|u0|mcode|Mux274~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA~4_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~3_combout\) # ((\t80s:cpu|u0|RegAddrA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~3_combout\,
	datab => \t80s:cpu|u0|RegAddrA~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux274~7_combout\,
	datad => \t80s:cpu|u0|RegAddrA~4_combout\,
	combout => \t80s:cpu|u0|RegAddrA[0]~5_combout\);

-- Location: LCCOMB_X38_Y24_N8
\t80s:cpu|u0|Regs|RegsL[2][0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ = (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & !\t80s:cpu|u0|BusAck~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|BusAck~q\,
	combout => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\);

-- Location: LCCOMB_X43_Y27_N14
\t80s:cpu|u0|RegAddrA~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA~8_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & ((\t80s:cpu|u0|TState\(2) & (!\t80s:cpu|u0|TState\(0) & !\t80s:cpu|u0|TState\(1))) # (!\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|TState\(0) & \t80s:cpu|u0|TState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState\(2),
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	combout => \t80s:cpu|u0|RegAddrA~8_combout\);

-- Location: LCCOMB_X41_Y27_N16
\t80s:cpu|u0|RegWEH~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegWEH~0_combout\ = (\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|u0|Equal57~1_combout\)) # (!\t80s:cpu|Equal0~3_combout\ & (((\t80s:cpu|u0|Equal57~2_combout\ & \nWAIT~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~1_combout\,
	datab => \t80s:cpu|u0|Equal57~2_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \nWAIT~input_o\,
	combout => \t80s:cpu|u0|RegWEH~0_combout\);

-- Location: LCCOMB_X41_Y27_N2
\t80s:cpu|u0|RegWEH~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegWEH~1_combout\ = (!\t80s:cpu|u0|RegAddrA~8_combout\ & ((\t80s:cpu|u0|Mux83~0_combout\) # ((!\t80s:cpu|u0|RegWEH~0_combout\) # (!\t80s:cpu|u0|mcode|Mux272~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux83~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	datac => \t80s:cpu|u0|RegAddrA~8_combout\,
	datad => \t80s:cpu|u0|RegWEH~0_combout\,
	combout => \t80s:cpu|u0|RegWEH~1_combout\);

-- Location: LCCOMB_X44_Y32_N24
\t80s:cpu|u0|mcode|Mux263~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux263~1_combout\ = (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux263~1_combout\);

-- Location: LCCOMB_X49_Y28_N10
\t80s:cpu|u0|mcode|Mux79~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux79~2_combout\ = (\t80s:cpu|u0|IR\(5) & (((\t80s:cpu|u0|IR\(4) & \t80s:cpu|Equal0~6_combout\)))) # (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|Equal0~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux79~2_combout\);

-- Location: LCCOMB_X49_Y27_N6
\t80s:cpu|u0|mcode|Mux79~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux79~1_combout\ = (\t80s:cpu|u0|Equal3~1_combout\ & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|Equal0~0_combout\ & \t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~1_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux79~1_combout\);

-- Location: LCCOMB_X47_Y27_N26
\t80s:cpu|u0|Equal4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal4~2_combout\ = (!\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|Equal4~2_combout\);

-- Location: LCCOMB_X49_Y28_N2
\t80s:cpu|u0|mcode|Mux79~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux79~3_combout\ = (\t80s:cpu|u0|mcode|Mux79~2_combout\ & ((\t80s:cpu|u0|Equal4~2_combout\) # ((\t80s:cpu|u0|mcode|Mux79~1_combout\ & !\t80s:cpu|u0|IR\(5))))) # (!\t80s:cpu|u0|mcode|Mux79~2_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux79~1_combout\ & (!\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux79~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux79~1_combout\,
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|Equal4~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux79~3_combout\);

-- Location: LCCOMB_X44_Y32_N2
\t80s:cpu|u0|mcode|Special_LD[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\ = (\t80s:cpu|u0|ISet\(1) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\);

-- Location: LCCOMB_X44_Y32_N28
\t80s:cpu|u0|mcode|Mux263~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux263~2_combout\ = (\t80s:cpu|u0|mcode|Mux231~0_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[2]~0_combout\) # ((\t80s:cpu|u0|mcode|Mux263~1_combout\ & \t80s:cpu|u0|mcode|Mux79~3_combout\)))) # (!\t80s:cpu|u0|mcode|Mux231~0_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux263~1_combout\ & (\t80s:cpu|u0|mcode|Mux79~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux263~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux79~3_combout\,
	datad => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux263~2_combout\);

-- Location: LCCOMB_X40_Y27_N20
\t80s:cpu|u0|Read_To_Reg_r~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~1_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|mcode|Mux263~2_combout\) # (\t80s:cpu|u0|mcode|Mux253~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux263~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~1_combout\);

-- Location: FF_X40_Y27_N21
\t80s:cpu|u0|Read_To_Reg_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Read_To_Reg_r~1_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Read_To_Reg_r\(0));

-- Location: LCCOMB_X44_Y29_N28
\t80s:cpu|u0|mcode|Mux208~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux208~2_combout\ = (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|mcode|Mux198~0_combout\ & \t80s:cpu|u0|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|Equal3~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux208~2_combout\);

-- Location: LCCOMB_X45_Y29_N14
\t80s:cpu|u0|mcode|ALU_Op~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|ALU_Op~0_combout\ = (!\t80s:cpu|u0|MCycle\(2) & ((\t80s:cpu|u0|mcode|Mux65~0_combout\ & (\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(1))) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\ & (!\t80s:cpu|u0|MCycle\(0) & 
-- !\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|ALU_Op~0_combout\);

-- Location: LCCOMB_X45_Y29_N4
\t80s:cpu|u0|ALU_Op_r~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~4_combout\ = (!\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|ALU_Op_r~4_combout\);

-- Location: LCCOMB_X45_Y31_N16
\t80s:cpu|u0|mcode|Mux96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux96~0_combout\ = (\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(3))) # (!\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux96~0_combout\);

-- Location: LCCOMB_X45_Y29_N18
\t80s:cpu|u0|ALU_Op_r~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~5_combout\ = (\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|ALU_Op~0_combout\)) # (!\t80s:cpu|u0|ISet\(0) & (((\t80s:cpu|u0|ALU_Op_r~4_combout\ & \t80s:cpu|u0|mcode|Mux96~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|mcode|ALU_Op~0_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux96~0_combout\,
	combout => \t80s:cpu|u0|ALU_Op_r~5_combout\);

-- Location: LCCOMB_X44_Y29_N12
\t80s:cpu|u0|ALU_Op_r~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~6_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux216~0_combout\ & (\t80s:cpu|u0|mcode|Mux208~2_combout\))) # (!\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|ALU_Op_r~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux208~2_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|ALU_Op_r~5_combout\,
	combout => \t80s:cpu|u0|ALU_Op_r~6_combout\);

-- Location: LCCOMB_X41_Y29_N0
\t80s:cpu|u0|ALU_Op_r~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~7_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|ALU_Op_r~6_combout\ & ((\t80s:cpu|u0|TState\(2)) # (!\t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r~6_combout\,
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|ALU_Op_r~7_combout\);

-- Location: FF_X41_Y29_N1
\t80s:cpu|u0|ALU_Op_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ALU_Op_r~7_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ALU_Op_r\(3));

-- Location: LCCOMB_X44_Y32_N0
\t80s:cpu|u0|mcode|Mux71~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~0_combout\ = (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux71~0_combout\);

-- Location: LCCOMB_X44_Y32_N6
\t80s:cpu|u0|mcode|Mux283~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~2_combout\ = ((\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|Equal0~3_combout\)) # (!\t80s:cpu|u0|IR\(1) & ((!\t80s:cpu|u0|mcode|Mux68~6_combout\)))) # (!\t80s:cpu|u0|mcode|Mux71~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|mcode|Mux68~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux71~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux283~2_combout\);

-- Location: LCCOMB_X44_Y32_N14
\t80s:cpu|u0|mcode|Mux283~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~1_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(7)) # ((!\t80s:cpu|u0|mcode|Mux231~0_combout\ & \t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|IR\(6)) # (!\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux283~1_combout\);

-- Location: LCCOMB_X44_Y32_N12
\t80s:cpu|u0|mcode|Mux283~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~3_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|mcode|Mux283~1_combout\) # ((\t80s:cpu|u0|mcode|Mux283~2_combout\ & !\t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux283~2_combout\,
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|mcode|Mux283~1_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux283~3_combout\);

-- Location: LCCOMB_X47_Y32_N16
\t80s:cpu|u0|mcode|Mux283~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~4_combout\ = (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux283~4_combout\);

-- Location: LCCOMB_X47_Y32_N18
\t80s:cpu|u0|mcode|Mux283~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~5_combout\ = (\t80s:cpu|u0|mcode|Mux283~4_combout\ & (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(6) & \t80s:cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux283~4_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux283~5_combout\);

-- Location: LCCOMB_X46_Y32_N14
\t80s:cpu|u0|mcode|Mux283~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~6_combout\ = (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux283~5_combout\) # ((\t80s:cpu|u0|mcode|Mux125~0_combout\ & \t80s:cpu|u0|mcode|Mux218~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux125~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux283~5_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux218~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux283~6_combout\);

-- Location: LCCOMB_X44_Y32_N30
\t80s:cpu|u0|mcode|Mux122~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux122~0_combout\ = (\t80s:cpu|u0|mcode|Mux65~0_combout\ & (\t80s:cpu|u0|mcode|Mux208~3_combout\)) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\ & ((\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|u0|mcode|Mux208~3_combout\)) # 
-- (!\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|IR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux122~0_combout\);

-- Location: LCCOMB_X43_Y32_N24
\t80s:cpu|u0|mcode|Mux122~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux122~1_combout\ = (\t80s:cpu|u0|mcode|Mux65~0_combout\ & ((\t80s:cpu|Equal0~2_combout\ & (\t80s:cpu|u0|mcode|Mux122~0_combout\)) # (!\t80s:cpu|Equal0~2_combout\ & ((\t80s:cpu|u0|IR\(3)))))) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\ & 
-- (((\t80s:cpu|u0|mcode|Mux122~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux122~0_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux122~1_combout\);

-- Location: LCCOMB_X42_Y32_N22
\t80s:cpu|u0|mcode|Mux99~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux99~0_combout\ = (\t80s:cpu|u0|Equal4~0_combout\ & (((!\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~0_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux99~0_combout\);

-- Location: LCCOMB_X42_Y32_N16
\t80s:cpu|u0|mcode|Mux99~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux99~1_combout\ = ((!\t80s:cpu|u0|IR\(2) & ((!\t80s:cpu|Equal0~2_combout\) # (!\t80s:cpu|u0|mcode|Mux110~0_combout\)))) # (!\t80s:cpu|u0|mcode|Mux99~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux99~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux99~1_combout\);

-- Location: LCCOMB_X43_Y32_N6
\t80s:cpu|u0|mcode|Mux283~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~0_combout\ = (\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux122~1_combout\)) # (!\t80s:cpu|u0|ISet\(0) & (((\t80s:cpu|u0|mcode|Mux99~1_combout\ & \t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|mcode|Mux122~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux99~1_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux283~0_combout\);

-- Location: LCCOMB_X44_Y32_N10
\t80s:cpu|u0|mcode|Mux283~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux283~7_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux283~3_combout\) # ((\t80s:cpu|u0|mcode|Mux283~6_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux283~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux283~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux283~6_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux283~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux283~7_combout\);

-- Location: LCCOMB_X41_Y31_N6
\t80s:cpu|u0|ALU_Op_r~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~1_combout\ = (\t80s:cpu|u0|mcode|Mux283~7_combout\ & \t80s:cpu|u0|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux283~7_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|ALU_Op_r~1_combout\);

-- Location: FF_X41_Y31_N7
\t80s:cpu|u0|ALU_Op_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ALU_Op_r~1_combout\,
	clrn => \nRST~input_o\,
	sclr => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ALU_Op_r\(0));

-- Location: LCCOMB_X43_Y32_N2
\t80s:cpu|u0|mcode|Mux281~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~3_combout\ = (!\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|Equal0~4_combout\)) # (!\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|Equal0~4_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux281~3_combout\);

-- Location: LCCOMB_X42_Y32_N4
\t80s:cpu|u0|mcode|Mux281~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~4_combout\ = (\t80s:cpu|u0|IR\(1)) # (((\t80s:cpu|u0|mcode|Mux75~3_combout\ & !\t80s:cpu|Equal0~2_combout\)) # (!\t80s:cpu|u0|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux75~3_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|Equal4~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux281~4_combout\);

-- Location: LCCOMB_X43_Y32_N0
\t80s:cpu|u0|mcode|Mux281~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~5_combout\ = (\t80s:cpu|u0|ISet\(0) & (((!\t80s:cpu|u0|mcode|ALU_Op~0_combout\)))) # (!\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux281~3_combout\) # ((\t80s:cpu|u0|mcode|Mux281~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|mcode|Mux281~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux281~4_combout\,
	datad => \t80s:cpu|u0|mcode|ALU_Op~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux281~5_combout\);

-- Location: LCCOMB_X46_Y32_N12
\t80s:cpu|u0|mcode|Mux281~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~0_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|Equal0~3_combout\)) # (!\t80s:cpu|u0|IR\(1) & ((!\t80s:cpu|u0|mcode|Mux68~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux68~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux281~0_combout\);

-- Location: LCCOMB_X46_Y32_N24
\t80s:cpu|u0|mcode|Mux281~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~1_combout\ = (\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|mcode|Mux76~6_combout\) # (!\t80s:cpu|u0|IR\(6))) # (!\t80s:cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|mcode|Mux76~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux281~1_combout\);

-- Location: LCCOMB_X46_Y32_N8
\t80s:cpu|u0|mcode|Mux281~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~2_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|mcode|Mux219~0_combout\)))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux281~0_combout\) # ((\t80s:cpu|u0|mcode|Mux281~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux281~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux219~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux281~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux281~2_combout\);

-- Location: LCCOMB_X42_Y32_N24
\t80s:cpu|u0|mcode|Mux281~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux281~6_combout\ = (\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux281~2_combout\))) # (!\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux281~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux281~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux281~2_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux281~6_combout\);

-- Location: LCCOMB_X41_Y31_N8
\t80s:cpu|u0|ALU_Op_r~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~3_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & \t80s:cpu|u0|mcode|Mux281~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux281~6_combout\,
	combout => \t80s:cpu|u0|ALU_Op_r~3_combout\);

-- Location: FF_X41_Y31_N9
\t80s:cpu|u0|ALU_Op_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ALU_Op_r~3_combout\,
	clrn => \nRST~input_o\,
	sclr => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ALU_Op_r\(2));

-- Location: LCCOMB_X41_Y32_N8
\t80s:cpu|u0|mcode|Mux282~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~8_combout\ = (!\t80s:cpu|Equal0~2_combout\ & (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux282~8_combout\);

-- Location: LCCOMB_X41_Y32_N12
\t80s:cpu|u0|mcode|Mux282~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~9_combout\ = (\t80s:cpu|u0|mcode|Mux282~8_combout\) # (((!\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|mcode|Mux67~3_combout\)) # (!\t80s:cpu|u0|mcode|Mux99~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux282~8_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux99~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~9_combout\);

-- Location: LCCOMB_X42_Y28_N24
\t80s:cpu|u0|mcode|Mux101~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux101~0_combout\ = (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux101~0_combout\);

-- Location: LCCOMB_X41_Y32_N30
\t80s:cpu|u0|mcode|Mux282~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~10_combout\ = (\t80s:cpu|u0|mcode|Mux282~9_combout\ & ((\t80s:cpu|u0|IR\(4)) # ((\t80s:cpu|u0|mcode|Mux110~0_combout\ & \t80s:cpu|u0|mcode|Mux101~0_combout\)))) # (!\t80s:cpu|u0|mcode|Mux282~9_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux110~0_combout\ & ((\t80s:cpu|u0|mcode|Mux101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux282~9_combout\,
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|mcode|Mux101~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~10_combout\);

-- Location: LCCOMB_X42_Y31_N2
\t80s:cpu|u0|mcode|Mux121~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux121~0_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|Equal0~3_combout\)))) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(2) & (\t80s:cpu|Equal0~2_combout\)) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux121~0_combout\);

-- Location: LCCOMB_X42_Y31_N10
\t80s:cpu|u0|mcode|Mux121~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux121~1_combout\ = (\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|IR\(7)))) # (!\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|Equal0~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux121~1_combout\);

-- Location: LCCOMB_X42_Y31_N22
\t80s:cpu|u0|mcode|Mux121~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux121~2_combout\ = (\t80s:cpu|u0|mcode|Mux121~0_combout\ & (((\t80s:cpu|u0|mcode|Mux121~1_combout\)))) # (!\t80s:cpu|u0|mcode|Mux121~0_combout\ & ((\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(4))) # (!\t80s:cpu|u0|IR\(1) & 
-- ((\t80s:cpu|u0|mcode|Mux121~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|mcode|Mux121~0_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux121~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux121~2_combout\);

-- Location: LCCOMB_X41_Y31_N4
\t80s:cpu|u0|mcode|Mux282~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~11_combout\ = (!\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux121~2_combout\))) # (!\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux282~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux282~10_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|mcode|Mux121~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~11_combout\);

-- Location: LCCOMB_X45_Y31_N30
\t80s:cpu|u0|mcode|Mux76~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~0_combout\ = (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux76~0_combout\);

-- Location: LCCOMB_X45_Y31_N18
\t80s:cpu|u0|mcode|Mux282~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~5_combout\ = (\t80s:cpu|u0|mcode|Mux282~0_combout\ & (((\t80s:cpu|u0|mcode|Mux76~0_combout\ & \t80s:cpu|Equal0~0_combout\)) # (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux76~0_combout\,
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux282~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~5_combout\);

-- Location: LCCOMB_X41_Y31_N24
\t80s:cpu|u0|mcode|Mux282~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~6_combout\ = (\t80s:cpu|u0|mcode|Mux282~5_combout\) # ((!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux201~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux282~5_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux201~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~6_combout\);

-- Location: LCCOMB_X49_Y31_N6
\t80s:cpu|u0|mcode|Mux282~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~1_combout\ = (\t80s:cpu|u0|IR\(2)) # ((\t80s:cpu|u0|IR\(0)) # ((\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux282~1_combout\);

-- Location: LCCOMB_X49_Y31_N12
\t80s:cpu|u0|mcode|Mux282~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~2_combout\ = ((\t80s:cpu|u0|MCycle\(2)) # (!\t80s:cpu|u0|MCycle\(1))) # (!\t80s:cpu|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux282~2_combout\);

-- Location: LCCOMB_X49_Y31_N28
\t80s:cpu|u0|mcode|Mux282~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~3_combout\ = (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|mcode|Mux282~2_combout\)) # (!\t80s:cpu|u0|IR\(6) & (((!\t80s:cpu|u0|mcode|Mux78~1_combout\) # (!\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux282~2_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~3_combout\);

-- Location: LCCOMB_X41_Y32_N0
\t80s:cpu|u0|mcode|Mux64~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~15_combout\ = (\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux64~15_combout\);

-- Location: LCCOMB_X41_Y31_N14
\t80s:cpu|u0|mcode|Mux278~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~8_combout\ = (\t80s:cpu|u0|mcode|Mux231~1_combout\ & ((\t80s:cpu|u0|mcode|Mux64~15_combout\) # ((\t80s:cpu|Equal0~2_combout\ & \t80s:cpu|u0|mcode|Mux110~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux64~15_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~8_combout\);

-- Location: LCCOMB_X49_Y31_N24
\t80s:cpu|u0|mcode|Mux282~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~4_combout\ = (\t80s:cpu|u0|mcode|Mux278~8_combout\) # ((\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|mcode|Mux282~1_combout\) # (\t80s:cpu|u0|mcode|Mux282~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux282~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux282~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux278~8_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux282~4_combout\);

-- Location: LCCOMB_X41_Y31_N20
\t80s:cpu|u0|mcode|Mux282~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux282~7_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux282~4_combout\) # ((\t80s:cpu|u0|mcode|Mux282~6_combout\ & \t80s:cpu|u0|mcode|Mux198~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux282~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux282~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux282~7_combout\);

-- Location: LCCOMB_X41_Y31_N26
\t80s:cpu|u0|ALU_Op_r~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~2_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|mcode|Mux282~11_combout\) # (\t80s:cpu|u0|mcode|Mux282~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux282~11_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux282~7_combout\,
	combout => \t80s:cpu|u0|ALU_Op_r~2_combout\);

-- Location: FF_X41_Y31_N27
\t80s:cpu|u0|ALU_Op_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ALU_Op_r~2_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ALU_Op_r\(1));

-- Location: LCCOMB_X39_Y29_N10
\t80s:cpu|u0|alu|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Equal0~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|ALU_Op_r\(2) & \t80s:cpu|u0|ALU_Op_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y31_N0
\t80s:cpu|u0|mcode|Mux278~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~2_combout\ = (!\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(3) $ (!\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux278~2_combout\);

-- Location: LCCOMB_X46_Y31_N30
\t80s:cpu|u0|mcode|Mux278~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~1_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|Equal0~4_combout\)) # (!\t80s:cpu|u0|IR\(3) & (((\t80s:cpu|u0|alu|Mux7~0_combout\ & \t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|Equal0~4_combout\,
	datac => \t80s:cpu|u0|alu|Mux7~0_combout\,
	datad => \t80s:cpu|Equal0~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~1_combout\);

-- Location: LCCOMB_X45_Y31_N22
\t80s:cpu|u0|mcode|Mux278~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~3_combout\ = (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux96~0_combout\)) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|Equal0~2_combout\) # (!\t80s:cpu|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux96~0_combout\,
	datac => \t80s:cpu|u0|Equal4~1_combout\,
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~3_combout\);

-- Location: LCCOMB_X46_Y31_N2
\t80s:cpu|u0|mcode|Mux278~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~4_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux278~3_combout\) # ((\t80s:cpu|u0|mcode|Mux278~2_combout\ & \t80s:cpu|u0|mcode|Mux278~1_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux278~2_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux278~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux278~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux278~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux278~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~4_combout\);

-- Location: LCCOMB_X46_Y31_N26
\t80s:cpu|u0|mcode|Mux278~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~5_combout\ = (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux67~4_combout\))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux278~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux278~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~4_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux278~5_combout\);

-- Location: LCCOMB_X46_Y31_N12
\t80s:cpu|u0|mcode|Mux278~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~6_combout\ = (\t80s:cpu|u0|mcode|Mux278~5_combout\) # ((\t80s:cpu|u0|mcode|Mux65~0_combout\ & (\t80s:cpu|u0|Equal3~1_combout\ & \t80s:cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datab => \t80s:cpu|u0|Equal3~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux278~5_combout\,
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~6_combout\);

-- Location: LCCOMB_X43_Y31_N2
\t80s:cpu|u0|mcode|Mux278~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~7_combout\ = (\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|ALU_Op~0_combout\ & (!\t80s:cpu|u0|mcode|Mux198~0_combout\))) # (!\t80s:cpu|u0|ISet\(0) & (((\t80s:cpu|u0|mcode|Mux278~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|ALU_Op~0_combout\,
	datab => \t80s:cpu|u0|ISet\(0),
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux278~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~7_combout\);

-- Location: LCCOMB_X41_Y31_N18
\t80s:cpu|u0|mcode|Mux278~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~9_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & ((\t80s:cpu|u0|mcode|Mux278~0_combout\) # ((\t80s:cpu|u0|mcode|Mux201~2_combout\ & \t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux278~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux201~2_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux278~9_combout\);

-- Location: LCCOMB_X41_Y31_N30
\t80s:cpu|u0|mcode|Mux278~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux278~10_combout\ = (\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux278~9_combout\) # (\t80s:cpu|u0|mcode|Mux278~8_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux278~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux278~7_combout\,
	datab => \t80s:cpu|u0|mcode|Mux278~9_combout\,
	datac => \t80s:cpu|u0|mcode|Mux278~8_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux278~10_combout\);

-- Location: LCCOMB_X41_Y29_N12
\t80s:cpu|u0|Save_ALU_r~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_ALU_r~0_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|mcode|Mux278~10_combout\ & ((\t80s:cpu|u0|TState\(2)) # (!\t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux278~10_combout\,
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|Save_ALU_r~0_combout\);

-- Location: FF_X41_Y29_N13
\t80s:cpu|u0|Save_ALU_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Save_ALU_r~0_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Save_ALU_r~q\);

-- Location: LCCOMB_X39_Y29_N26
\t80s:cpu|u0|process_0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~13_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|ALU_Op_r\(3)) # ((!\t80s:cpu|u0|alu|Equal0~0_combout\)))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (((\t80s:cpu|u0|process_0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Equal0~0_combout\,
	datac => \t80s:cpu|u0|process_0~12_combout\,
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|process_0~13_combout\);

-- Location: LCCOMB_X40_Y27_N24
\t80s:cpu|u0|Read_To_Reg_r~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~11_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\) # (\t80s:cpu|u0|mcode|Mux263~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux263~2_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~11_combout\);

-- Location: FF_X40_Y27_N25
\t80s:cpu|u0|Read_To_Reg_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Read_To_Reg_r~11_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Read_To_Reg_r\(2));

-- Location: LCCOMB_X40_Y27_N28
\t80s:cpu|u0|Read_To_Reg_r~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~0_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|mcode|Mux263~2_combout\) # (\t80s:cpu|u0|mcode|Mux252~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux263~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~0_combout\);

-- Location: FF_X40_Y27_N29
\t80s:cpu|u0|Read_To_Reg_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Read_To_Reg_r~0_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Read_To_Reg_r\(1));

-- Location: LCCOMB_X40_Y27_N8
\t80s:cpu|u0|Read_To_Reg_r~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~10_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|mcode|Mux250~5_combout\ & !\t80s:cpu|u0|mcode|Mux263~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux263~2_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~10_combout\);

-- Location: FF_X40_Y27_N9
\t80s:cpu|u0|Read_To_Reg_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Read_To_Reg_r~10_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Read_To_Reg_r\(3));

-- Location: LCCOMB_X44_Y31_N14
\t80s:cpu|u0|Read_To_Reg_r~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~5_combout\ = (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|Read_To_Reg_r~5_combout\);

-- Location: LCCOMB_X47_Y31_N2
\t80s:cpu|u0|mcode|Mux212~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux212~0_combout\ = (\t80s:cpu|u0|IR\(0)) # ((\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux212~0_combout\);

-- Location: LCCOMB_X47_Y31_N22
\t80s:cpu|u0|Read_To_Reg_r~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~2_combout\ = (!\t80s:cpu|u0|mcode|Mux212~0_combout\ & (\t80s:cpu|u0|mcode|Mux262~6_combout\ & ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux212~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux262~6_combout\,
	datad => \t80s:cpu|u0|Equal4~4_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~2_combout\);

-- Location: LCCOMB_X47_Y31_N18
\t80s:cpu|u0|Read_To_Reg_r~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~3_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|IR\(0) & ((!\t80s:cpu|u0|MCycle\(2))))) # (!\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|Read_To_Reg_r~3_combout\);

-- Location: LCCOMB_X47_Y31_N30
\t80s:cpu|u0|Read_To_Reg_r~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~4_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & ((\t80s:cpu|u0|Read_To_Reg_r~2_combout\) # ((\t80s:cpu|u0|Read_To_Reg_r~3_combout\ & \t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Read_To_Reg_r~2_combout\,
	datab => \t80s:cpu|u0|Read_To_Reg_r~3_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~4_combout\);

-- Location: LCCOMB_X43_Y31_N16
\t80s:cpu|u0|Read_To_Reg_r~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~6_combout\ = (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|Read_To_Reg_r~4_combout\) # ((\t80s:cpu|Equal0~3_combout\ & \t80s:cpu|u0|Read_To_Reg_r~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|Read_To_Reg_r~5_combout\,
	datac => \t80s:cpu|u0|Read_To_Reg_r~4_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|Read_To_Reg_r~6_combout\);

-- Location: LCCOMB_X43_Y31_N12
\t80s:cpu|u0|Read_To_Reg_r~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~7_combout\ = (\t80s:cpu|u0|mcode|Mux263~2_combout\) # ((\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux216~1_combout\) # (\t80s:cpu|u0|Read_To_Reg_r~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~1_combout\,
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|Read_To_Reg_r~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux263~2_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~7_combout\);

-- Location: LCCOMB_X49_Y27_N26
\t80s:cpu|u0|mcode|Mux70~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~17_combout\ = (\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(3) & ((!\t80s:cpu|u0|IR\(6)))) # (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux70~17_combout\);

-- Location: LCCOMB_X49_Y27_N16
\t80s:cpu|u0|mcode|Mux70~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~15_combout\ = (\t80s:cpu|Equal0~2_combout\ & ((\t80s:cpu|u0|IR\(3)) # ((\t80s:cpu|u0|IR\(7)) # (!\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux70~15_combout\);

-- Location: LCCOMB_X49_Y27_N28
\t80s:cpu|u0|mcode|Mux70~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~16_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(5))) # (!\t80s:cpu|u0|Equal3~1_combout\))) # (!\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|IR\(5) & \t80s:cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~1_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux70~16_combout\);

-- Location: LCCOMB_X49_Y27_N14
\t80s:cpu|u0|mcode|Mux70~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~18_combout\ = (\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|mcode|Mux70~16_combout\ & (!\t80s:cpu|u0|mcode|Mux70~17_combout\)) # (!\t80s:cpu|u0|mcode|Mux70~16_combout\ & ((\t80s:cpu|u0|mcode|Mux70~15_combout\))))) # (!\t80s:cpu|u0|IR\(5) 
-- & (((\t80s:cpu|u0|mcode|Mux70~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~17_combout\,
	datab => \t80s:cpu|u0|mcode|Mux70~15_combout\,
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux70~16_combout\,
	combout => \t80s:cpu|u0|mcode|Mux70~18_combout\);

-- Location: LCCOMB_X49_Y30_N4
\t80s:cpu|u0|mcode|Mux70~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~4_combout\ = (\t80s:cpu|u0|mcode|Mux117~0_combout\ & (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(0) & \t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux117~0_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux70~4_combout\);

-- Location: LCCOMB_X50_Y29_N22
\t80s:cpu|u0|mcode|Mux70~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~5_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux70~4_combout\) # (!\t80s:cpu|u0|IR\(7)))) # (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~4_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux70~5_combout\);

-- Location: LCCOMB_X50_Y29_N18
\t80s:cpu|u0|mcode|Mux70~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~3_combout\ = (\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(6)) # ((\t80s:cpu|u0|mcode|Mux78~7_combout\ & !\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux78~7_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux70~3_combout\);

-- Location: LCCOMB_X50_Y29_N10
\t80s:cpu|u0|mcode|Mux70~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~6_combout\ = (\t80s:cpu|u0|IR\(4) & (((\t80s:cpu|u0|IR\(3))))) # (!\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|mcode|Mux70~3_combout\))) # (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|mcode|Mux70~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux70~3_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux70~6_combout\);

-- Location: LCCOMB_X50_Y29_N2
\t80s:cpu|u0|mcode|Mux70~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~2_combout\ = (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(7))) # (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux70~2_combout\);

-- Location: LCCOMB_X50_Y29_N6
\t80s:cpu|u0|mcode|Mux70~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~7_combout\ = (\t80s:cpu|u0|mcode|Mux70~6_combout\ & (((\t80s:cpu|u0|mcode|Mux208~3_combout\) # (!\t80s:cpu|u0|IR\(4))))) # (!\t80s:cpu|u0|mcode|Mux70~6_combout\ & (\t80s:cpu|u0|mcode|Mux70~2_combout\ & ((\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux70~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux70~7_combout\);

-- Location: LCCOMB_X46_Y31_N18
\t80s:cpu|u0|mcode|Mux70~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~10_combout\ = (\t80s:cpu|u0|IR\(7)) # ((!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|Equal0~3_combout\ & \t80s:cpu|u0|alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|alu|Mux7~0_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux70~10_combout\);

-- Location: LCCOMB_X49_Y31_N14
\t80s:cpu|u0|mcode|Mux70~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~9_combout\ = (\t80s:cpu|u0|IR\(7)) # ((!\t80s:cpu|u0|MCycle\(2) & \t80s:cpu|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux70~9_combout\);

-- Location: LCCOMB_X49_Y31_N26
\t80s:cpu|u0|mcode|Mux70~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~11_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|IR\(0))))) # (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux70~9_combout\))) # (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux70~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~10_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|mcode|Mux70~9_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux70~11_combout\);

-- Location: LCCOMB_X49_Y31_N30
\t80s:cpu|u0|mcode|Mux70~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~8_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux70~8_combout\);

-- Location: LCCOMB_X45_Y31_N6
\t80s:cpu|u0|mcode|Mux70~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~12_combout\ = (\t80s:cpu|u0|IR\(3) & (((!\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|IR\(7) & (\t80s:cpu|Equal0~4_combout\)) # (!\t80s:cpu|u0|IR\(7) & ((!\t80s:cpu|u0|Equal4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|Equal4~4_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux70~12_combout\);

-- Location: LCCOMB_X49_Y31_N2
\t80s:cpu|u0|mcode|Mux70~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~13_combout\ = (\t80s:cpu|u0|mcode|Mux70~11_combout\ & (((\t80s:cpu|u0|mcode|Mux70~12_combout\)) # (!\t80s:cpu|u0|IR\(6)))) # (!\t80s:cpu|u0|mcode|Mux70~11_combout\ & (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|mcode|Mux70~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~11_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|mcode|Mux70~8_combout\,
	datad => \t80s:cpu|u0|mcode|Mux70~12_combout\,
	combout => \t80s:cpu|u0|mcode|Mux70~13_combout\);

-- Location: LCCOMB_X49_Y31_N0
\t80s:cpu|u0|mcode|Mux70~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~14_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux70~7_combout\) # ((\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux70~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux70~7_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux70~13_combout\,
	combout => \t80s:cpu|u0|mcode|Mux70~14_combout\);

-- Location: LCCOMB_X44_Y31_N0
\t80s:cpu|u0|mcode|Mux73~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~0_combout\ = (\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux73~0_combout\);

-- Location: LCCOMB_X44_Y31_N28
\t80s:cpu|u0|mcode|Mux70~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~0_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux70~0_combout\);

-- Location: LCCOMB_X45_Y31_N24
\t80s:cpu|u0|mcode|Mux70~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~1_combout\ = (\t80s:cpu|u0|IR\(6) & (((!\t80s:cpu|u0|mcode|Mux70~0_combout\)))) # (!\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|Equal0~2_combout\)) # (!\t80s:cpu|u0|mcode|Mux73~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux73~0_combout\,
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux70~0_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux70~1_combout\);

-- Location: LCCOMB_X49_Y31_N20
\t80s:cpu|u0|mcode|Mux70~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux70~19_combout\ = (\t80s:cpu|u0|mcode|Mux70~14_combout\ & ((\t80s:cpu|u0|mcode|Mux70~18_combout\) # ((!\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux70~14_combout\ & (((\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux70~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux70~18_combout\,
	datab => \t80s:cpu|u0|mcode|Mux70~14_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux70~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux70~19_combout\);

-- Location: LCCOMB_X43_Y31_N30
\t80s:cpu|u0|Read_To_Reg_r~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~8_combout\ = (\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|ALU_Op~0_combout\ & (!\t80s:cpu|u0|mcode|Mux198~0_combout\))) # (!\t80s:cpu|u0|ISet\(0) & (((\t80s:cpu|u0|mcode|Mux70~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|ALU_Op~0_combout\,
	datab => \t80s:cpu|u0|ISet\(0),
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux70~19_combout\,
	combout => \t80s:cpu|u0|Read_To_Reg_r~8_combout\);

-- Location: LCCOMB_X43_Y31_N24
\t80s:cpu|u0|Read_To_Reg_r~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Read_To_Reg_r~9_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|Read_To_Reg_r~7_combout\) # ((\t80s:cpu|u0|Read_To_Reg_r~8_combout\ & !\t80s:cpu|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Read_To_Reg_r~7_combout\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|Read_To_Reg_r~8_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|Read_To_Reg_r~9_combout\);

-- Location: FF_X43_Y31_N25
\t80s:cpu|u0|Read_To_Reg_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Read_To_Reg_r~9_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Read_To_Reg_r\(4));

-- Location: LCCOMB_X40_Y27_N2
\t80s:cpu|u0|Mux81~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux81~0_combout\ = (!\t80s:cpu|u0|Read_To_Reg_r\(3) & (\t80s:cpu|u0|Read_To_Reg_r\(4) & ((!\t80s:cpu|u0|Read_To_Reg_r\(1)) # (!\t80s:cpu|u0|Read_To_Reg_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Read_To_Reg_r\(2),
	datab => \t80s:cpu|u0|Read_To_Reg_r\(1),
	datac => \t80s:cpu|u0|Read_To_Reg_r\(3),
	datad => \t80s:cpu|u0|Read_To_Reg_r\(4),
	combout => \t80s:cpu|u0|Mux81~0_combout\);

-- Location: LCCOMB_X40_Y27_N30
\t80s:cpu|u0|RegWEH~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegWEH~2_combout\ = ((!\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|process_0~13_combout\ & \t80s:cpu|u0|Mux81~0_combout\))) # (!\t80s:cpu|u0|RegWEH~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegWEH~1_combout\,
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|process_0~13_combout\,
	datad => \t80s:cpu|u0|Mux81~0_combout\,
	combout => \t80s:cpu|u0|RegWEH~2_combout\);

-- Location: FF_X40_Y27_N27
\t80s:cpu|u0|RegAddrA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrA_r\(1));

-- Location: LCCOMB_X41_Y27_N20
\t80s:cpu|u0|RegAddrA[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[1]~6_combout\ = (\t80s:cpu|u0|process_3~1_combout\ & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & ((\t80s:cpu|u0|Equal57~1_combout\)))) # (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrA_r\(1)) # 
-- ((\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|Equal57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datac => \t80s:cpu|u0|RegAddrA_r\(1),
	datad => \t80s:cpu|u0|Equal57~1_combout\,
	combout => \t80s:cpu|u0|RegAddrA[1]~6_combout\);

-- Location: LCCOMB_X42_Y30_N10
\t80s:cpu|u0|mcode|Mux273~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux273~4_combout\ = (\t80s:cpu|u0|mcode|Mux273~3_combout\) # ((\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux250~0_combout\ & \t80s:cpu|u0|mcode|Mux88~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux273~3_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux250~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux88~8_combout\,
	combout => \t80s:cpu|u0|mcode|Mux273~4_combout\);

-- Location: LCCOMB_X41_Y27_N30
\t80s:cpu|u0|RegAddrA[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[1]~7_combout\ = (\t80s:cpu|u0|RegAddrA~4_combout\ & (((\t80s:cpu|u0|mcode|Mux273~4_combout\)))) # (!\t80s:cpu|u0|RegAddrA~4_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~6_combout\) # ((\t80s:cpu|u0|RegAddrA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~4_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux273~4_combout\,
	datad => \t80s:cpu|u0|RegAddrA~2_combout\,
	combout => \t80s:cpu|u0|RegAddrA[1]~7_combout\);

-- Location: LCCOMB_X40_Y24_N8
\t80s:cpu|u0|Regs|RegsH[2][0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\ = (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & (\t80s:cpu|u0|RegWEH~2_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & !\t80s:cpu|u0|RegAddrA[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datab => \t80s:cpu|u0|RegWEH~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\);

-- Location: FF_X38_Y22_N7
\t80s:cpu|u0|Regs|RegsH[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][4]~q\);

-- Location: LCCOMB_X38_Y24_N20
\t80s:cpu|u0|Regs|RegsH[0][0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\ = (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & (\t80s:cpu|u0|RegWEH~2_combout\ & !\t80s:cpu|u0|RegAddrA[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datac => \t80s:cpu|u0|RegWEH~2_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\);

-- Location: FF_X39_Y22_N15
\t80s:cpu|u0|Regs|RegsH[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][4]~q\);

-- Location: LCCOMB_X40_Y23_N28
\t80s:cpu|u0|Regs|RegsL[1][0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\ = (!\t80s:cpu|u0|BusAck~q\ & !\t80s:cpu|u0|RegAddrA[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\);

-- Location: LCCOMB_X40_Y22_N28
\t80s:cpu|u0|Regs|RegsH[1][0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\ = (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegWEH~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\ & \t80s:cpu|u0|RegAddrA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegWEH~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\);

-- Location: FF_X39_Y22_N9
\t80s:cpu|u0|Regs|RegsH[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][4]~q\);

-- Location: LCCOMB_X39_Y22_N8
\t80s:cpu|u0|Regs|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux3~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][4]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][4]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][4]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux3~2_combout\);

-- Location: LCCOMB_X41_Y27_N8
\t80s:cpu|u0|RegAddrA[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[1]~11_combout\ = (\t80s:cpu|u0|RegAddrA[1]~6_combout\) # (\t80s:cpu|u0|RegAddrA~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|RegAddrA[1]~6_combout\,
	datad => \t80s:cpu|u0|RegAddrA~2_combout\,
	combout => \t80s:cpu|u0|RegAddrA[1]~11_combout\);

-- Location: LCCOMB_X41_Y27_N22
\t80s:cpu|u0|Regs|RegsH[2][0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\ = (\t80s:cpu|u0|RegWEH~2_combout\ & ((\t80s:cpu|u0|RegAddrA~4_combout\ & (\t80s:cpu|u0|mcode|Mux273~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~4_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux273~4_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~11_combout\,
	datad => \t80s:cpu|u0|RegWEH~2_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\);

-- Location: LCCOMB_X40_Y23_N30
\t80s:cpu|u0|Regs|RegsH[3][0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\ & (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & \t80s:cpu|u0|RegAddrA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\);

-- Location: FF_X38_Y22_N21
\t80s:cpu|u0|Regs|RegsH[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][4]~q\);

-- Location: LCCOMB_X39_Y22_N10
\t80s:cpu|u0|Regs|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux3~3_combout\ = (\t80s:cpu|u0|Regs|Mux3~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][4]~q\) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux3~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][4]~q\ & 
-- (\t80s:cpu|u0|RegAddrA[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[2][4]~q\,
	datab => \t80s:cpu|u0|Regs|Mux3~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[3][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux3~3_combout\);

-- Location: LCCOMB_X40_Y24_N2
\t80s:cpu|u0|Regs|RegsH[6][0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\ = (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & (\t80s:cpu|u0|RegWEH~2_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & \t80s:cpu|u0|RegAddrA[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datab => \t80s:cpu|u0|RegWEH~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\);

-- Location: FF_X39_Y21_N1
\t80s:cpu|u0|Regs|RegsH[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][4]~q\);

-- Location: LCCOMB_X40_Y24_N6
\t80s:cpu|u0|Regs|RegsH[4][0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\ = (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & (\t80s:cpu|u0|RegWEH~2_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & \t80s:cpu|u0|RegAddrA[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datab => \t80s:cpu|u0|RegWEH~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\);

-- Location: FF_X39_Y21_N7
\t80s:cpu|u0|Regs|RegsH[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][4]~q\);

-- Location: LCCOMB_X39_Y21_N0
\t80s:cpu|u0|Regs|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux3~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\)) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[6][4]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[4][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux3~0_combout\);

-- Location: LCCOMB_X40_Y21_N2
\t80s:cpu|u0|Regs|RegsH[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[7][4]~feeder_combout\ = \t80s:cpu|u0|RegDIH[4]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[7][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N4
\t80s:cpu|u0|Regs|RegsH[7][0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\ & (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & \t80s:cpu|u0|RegAddrA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[2][0]~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\);

-- Location: FF_X40_Y21_N3
\t80s:cpu|u0|Regs|RegsH[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[7][4]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][4]~q\);

-- Location: LCCOMB_X40_Y21_N0
\t80s:cpu|u0|Regs|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux3~1_combout\ = (\t80s:cpu|u0|Regs|Mux3~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][4]~q\) # ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux3~0_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux3~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[7][4]~q\,
	datac => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[5][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux3~1_combout\);

-- Location: LCCOMB_X40_Y22_N4
\t80s:cpu|u0|Regs|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux3~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux3~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux3~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datad => \t80s:cpu|u0|Regs|Mux3~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux3~4_combout\);

-- Location: FF_X39_Y26_N27
\t80s:cpu|u0|RegBusA_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux3~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(12));

-- Location: LCCOMB_X38_Y26_N10
\t80s:cpu|u0|RegDIH[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[4]~16_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(12),
	combout => \t80s:cpu|u0|RegDIH[4]~16_combout\);

-- Location: LCCOMB_X43_Y30_N2
\t80s:cpu|u0|mcode|Mux87~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~3_combout\ = (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux190~0_combout\ & (\t80s:cpu|u0|mcode|Mux276~0_combout\ & \t80s:cpu|u0|mcode|TStates~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux276~0_combout\,
	datad => \t80s:cpu|u0|mcode|TStates~20_combout\,
	combout => \t80s:cpu|u0|mcode|Mux87~3_combout\);

-- Location: LCCOMB_X47_Y30_N8
\t80s:cpu|u0|mcode|Mux296~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux296~0_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux296~0_combout\);

-- Location: LCCOMB_X47_Y30_N6
\t80s:cpu|u0|mcode|Mux87~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~4_combout\ = (\t80s:cpu|u0|mcode|Mux87~3_combout\) # ((\t80s:cpu|u0|mcode|Mux87~0_combout\ & (\t80s:cpu|u0|mcode|Mux296~0_combout\ & \t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux87~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux87~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux296~0_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux87~4_combout\);

-- Location: LCCOMB_X43_Y33_N4
\t80s:cpu|u0|mcode|Mux87~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~5_combout\ = (\t80s:cpu|u0|mcode|Mux67~0_combout\ & ((\t80s:cpu|u0|mcode|Mux87~4_combout\) # ((\t80s:cpu|u0|mcode|Mux101~1_combout\ & !\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|mcode|Mux67~0_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux101~1_combout\ & (!\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux67~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux101~1_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|mcode|Mux87~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux87~5_combout\);

-- Location: LCCOMB_X46_Y30_N12
\t80s:cpu|u0|mcode|Mux87~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~1_combout\ = (\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|mcode|Mux190~0_combout\)))) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux61~0_combout\) # ((!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|mcode|Mux190~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux61~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux87~1_combout\);

-- Location: LCCOMB_X46_Y30_N8
\t80s:cpu|u0|mcode|Mux87~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~2_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux87~1_combout\)) # (!\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|mcode|Mux47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux87~1_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux47~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux87~2_combout\);

-- Location: LCCOMB_X43_Y33_N22
\t80s:cpu|u0|mcode|Mux87~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux87~6_combout\ = (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux87~2_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|mcode|Mux87~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux87~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux87~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux87~6_combout\);

-- Location: LCCOMB_X43_Y33_N6
\t80s:cpu|u0|mcode|Mux223~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux223~1_combout\ = (\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|MCycle\(0)) # (!\t80s:cpu|u0|IR\(0))))) # (!\t80s:cpu|u0|MCycle\(1) & (((!\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux223~1_combout\);

-- Location: LCCOMB_X43_Y33_N28
\t80s:cpu|u0|mcode|Mux223~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux223~0_combout\ = (\t80s:cpu|Equal0~4_combout\ & (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux223~0_combout\);

-- Location: LCCOMB_X43_Y33_N16
\t80s:cpu|u0|mcode|Mux223~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux223~2_combout\ = (\t80s:cpu|u0|mcode|Mux223~0_combout\) # ((\t80s:cpu|u0|mcode|Mux223~1_combout\ & (!\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux223~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux223~0_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux223~2_combout\);

-- Location: LCCOMB_X43_Y33_N20
\t80s:cpu|u0|mcode|Mux271~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux271~0_combout\ = (\t80s:cpu|u0|ISet\(1) & \t80s:cpu|u0|mcode|Mux231~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux271~0_combout\);

-- Location: LCCOMB_X43_Y33_N26
\t80s:cpu|u0|mcode|Mux271~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux271~1_combout\ = (\t80s:cpu|u0|mcode|Mux87~6_combout\ & ((\t80s:cpu|u0|mcode|Mux250~0_combout\) # ((\t80s:cpu|u0|mcode|Mux223~2_combout\ & \t80s:cpu|u0|mcode|Mux271~0_combout\)))) # (!\t80s:cpu|u0|mcode|Mux87~6_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux223~2_combout\ & ((\t80s:cpu|u0|mcode|Mux271~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux87~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux223~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux271~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux271~1_combout\);

-- Location: FF_X39_Y26_N7
\t80s:cpu|u0|RegBusA_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux4~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(11));

-- Location: LCCOMB_X38_Y26_N8
\t80s:cpu|u0|RegDIH[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[3]~12_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(11),
	combout => \t80s:cpu|u0|RegDIH[3]~12_combout\);

-- Location: LCCOMB_X44_Y28_N22
\t80s:cpu|u0|Alternate~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Alternate~1_combout\ = (\t80s:cpu|u0|Equal3~2_combout\ & (!\t80s:cpu|u0|BusAck~q\ & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux279~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~2_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	combout => \t80s:cpu|u0|Alternate~1_combout\);

-- Location: LCCOMB_X42_Y28_N2
\t80s:cpu|u0|Alternate~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Alternate~0_combout\ = (\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|Alternate~0_combout\);

-- Location: LCCOMB_X42_Y28_N26
\t80s:cpu|u0|Alternate~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Alternate~2_combout\ = \t80s:cpu|u0|Alternate~q\ $ (((!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|Alternate~1_combout\ & \t80s:cpu|u0|Alternate~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|Alternate~1_combout\,
	datac => \t80s:cpu|u0|Alternate~q\,
	datad => \t80s:cpu|u0|Alternate~0_combout\,
	combout => \t80s:cpu|u0|Alternate~2_combout\);

-- Location: FF_X42_Y28_N27
\t80s:cpu|u0|Alternate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Alternate~2_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Alternate~q\);

-- Location: LCCOMB_X42_Y27_N26
\t80s:cpu|u0|process_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_1~4_combout\ = (!\t80s:cpu|u0|XY_Ind~q\ & ((\t80s:cpu|u0|XY_State\(1)) # (\t80s:cpu|u0|XY_State\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_State\(1),
	datac => \t80s:cpu|u0|XY_Ind~q\,
	datad => \t80s:cpu|u0|XY_State\(0),
	combout => \t80s:cpu|u0|process_1~4_combout\);

-- Location: LCCOMB_X42_Y27_N8
\t80s:cpu|u0|mcode|Mux246~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux246~2_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Equal8~0_combout\) # ((\t80s:cpu|u0|MCycle\(2) & \t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux246~2_combout\);

-- Location: LCCOMB_X42_Y27_N16
\t80s:cpu|u0|Mux87~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~7_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~2_combout\) # ((\t80s:cpu|u0|mcode|Mux246~0_combout\ & !\t80s:cpu|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|mcode|Mux246~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux246~2_combout\,
	datad => \t80s:cpu|Equal0~7_combout\,
	combout => \t80s:cpu|u0|Mux87~7_combout\);

-- Location: LCCOMB_X42_Y27_N12
\t80s:cpu|u0|RegAddrB_r~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrB_r~1_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|Mux87~7_combout\ & ((\t80s:cpu|u0|XY_State\(1)))) # (!\t80s:cpu|u0|Mux87~7_combout\ & (\t80s:cpu|u0|Alternate~q\)))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (\t80s:cpu|u0|Alternate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_1~4_combout\,
	datab => \t80s:cpu|u0|Alternate~q\,
	datac => \t80s:cpu|u0|XY_State\(1),
	datad => \t80s:cpu|u0|Mux87~7_combout\,
	combout => \t80s:cpu|u0|RegAddrB_r~1_combout\);

-- Location: FF_X42_Y27_N13
\t80s:cpu|u0|RegAddrB_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrB_r~1_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrB_r\(2));

-- Location: LCCOMB_X42_Y27_N14
\t80s:cpu|u0|RegAddrB[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrB[2]~2_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & ((\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|u0|Alternate~q\)) # (!\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|RegAddrB_r\(2)))))) # 
-- (!\t80s:cpu|u0|mcode|Mux275~0_combout\ & (((\t80s:cpu|u0|RegAddrB_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|Alternate~q\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|RegAddrB_r\(2),
	combout => \t80s:cpu|u0|RegAddrB[2]~2_combout\);

-- Location: LCCOMB_X42_Y27_N22
\t80s:cpu|u0|RegAddrB_r~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrB_r~0_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\) # ((!\t80s:cpu|u0|RegAddrA~0_combout\ & (!\t80s:cpu|u0|XY_Ind~q\ & \t80s:cpu|u0|mcode|Mux246~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|XY_Ind~q\,
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|RegAddrB_r~0_combout\);

-- Location: FF_X42_Y27_N23
\t80s:cpu|u0|RegAddrB_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrB_r~0_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrB_r\(0));

-- Location: LCCOMB_X41_Y27_N12
\t80s:cpu|u0|RegAddrB[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrB[0]~0_combout\ = (\t80s:cpu|u0|RegAddrB_r\(0)) # ((\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|mcode|Mux275~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegAddrB_r\(0),
	combout => \t80s:cpu|u0|RegAddrB[0]~0_combout\);

-- Location: FF_X39_Y21_N13
\t80s:cpu|u0|Regs|RegsH[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][3]~q\);

-- Location: FF_X41_Y24_N3
\t80s:cpu|u0|RegAddrB_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrB_r\(1));

-- Location: LCCOMB_X40_Y24_N26
\t80s:cpu|u0|RegAddrB[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrB[1]~1_combout\ = (\t80s:cpu|u0|RegAddrB_r\(1) & ((!\t80s:cpu|u0|Equal57~1_combout\) # (!\t80s:cpu|u0|mcode|Mux275~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|RegAddrB_r\(1),
	combout => \t80s:cpu|u0|RegAddrB[1]~1_combout\);

-- Location: FF_X39_Y21_N3
\t80s:cpu|u0|Regs|RegsH[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][3]~q\);

-- Location: LCCOMB_X39_Y21_N10
\t80s:cpu|u0|Regs|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux20~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][3]~q\) # ((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[6][3]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[4][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux20~0_combout\);

-- Location: LCCOMB_X38_Y24_N0
\t80s:cpu|u0|Regs|RegsL[5][0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\ = (!\t80s:cpu|u0|BusAck~q\ & \t80s:cpu|u0|RegAddrA[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|BusAck~q\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\);

-- Location: LCCOMB_X38_Y24_N4
\t80s:cpu|u0|Regs|RegsH[5][0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\ = (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\ & (\t80s:cpu|u0|RegWEH~2_combout\ & \t80s:cpu|u0|RegAddrA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\,
	datac => \t80s:cpu|u0|RegWEH~2_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\);

-- Location: FF_X38_Y21_N17
\t80s:cpu|u0|Regs|RegsH[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][3]~q\);

-- Location: LCCOMB_X38_Y21_N26
\t80s:cpu|u0|Regs|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux20~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux20~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[7][3]~q\)) # (!\t80s:cpu|u0|Regs|Mux20~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[5][3]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux20~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][3]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[5][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux20~1_combout\);

-- Location: FF_X36_Y22_N27
\t80s:cpu|u0|Regs|RegsH[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][3]~q\);

-- Location: FF_X37_Y22_N7
\t80s:cpu|u0|Regs|RegsH[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][3]~q\);

-- Location: FF_X37_Y22_N29
\t80s:cpu|u0|Regs|RegsH[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][3]~q\);

-- Location: LCCOMB_X37_Y22_N4
\t80s:cpu|u0|Regs|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux20~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[1][3]~q\) # (\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][3]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][3]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][3]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux20~2_combout\);

-- Location: FF_X36_Y22_N5
\t80s:cpu|u0|Regs|RegsH[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][3]~q\);

-- Location: LCCOMB_X36_Y22_N14
\t80s:cpu|u0|Regs|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux20~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux20~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][3]~q\))) # (!\t80s:cpu|u0|Regs|Mux20~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][3]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[2][3]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux20~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[3][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux20~3_combout\);

-- Location: LCCOMB_X37_Y25_N10
\t80s:cpu|u0|RegDIH[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[3]~13_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux20~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datab => \t80s:cpu|u0|Regs|Mux20~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux20~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[3]~13_combout\);

-- Location: LCCOMB_X45_Y27_N26
\t80s:cpu|u0|RegAddrB~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrB~3_combout\ = (\t80s:cpu|u0|IntE_FF1~0_combout\ & (\t80s:cpu|u0|mcode|Mux110~2_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IntE_FF1~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux110~2_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|RegAddrB~3_combout\);

-- Location: LCCOMB_X43_Y29_N12
\t80s:cpu|u0|mcode|Mux65~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux65~1_combout\ = (\t80s:cpu|u0|IR\(3) & (((\t80s:cpu|u0|IR\(0)) # (!\t80s:cpu|u0|IR\(2))) # (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux65~1_combout\);

-- Location: LCCOMB_X43_Y29_N4
\t80s:cpu|u0|mcode|Mux249~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux249~0_combout\ = (!\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|IR\(6) & !\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux249~0_combout\);

-- Location: LCCOMB_X43_Y29_N10
\t80s:cpu|u0|mcode|Mux249~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux249~1_combout\ = (\t80s:cpu|u0|mcode|Mux249~0_combout\ & ((\t80s:cpu|u0|Equal4~4_combout\ & (\t80s:cpu|u0|mcode|Mux65~1_combout\)) # (!\t80s:cpu|u0|Equal4~4_combout\ & ((!\t80s:cpu|u0|mcode|Mux65~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~1_combout\,
	datab => \t80s:cpu|u0|Equal4~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux249~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux249~1_combout\);

-- Location: LCCOMB_X44_Y29_N18
\t80s:cpu|u0|mcode|Mux203~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux203~0_combout\ = (\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(6))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux203~0_combout\);

-- Location: LCCOMB_X44_Y29_N14
\t80s:cpu|u0|mcode|Mux203~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux203~1_combout\ = (\t80s:cpu|u0|IR\(5) & (((\t80s:cpu|u0|mcode|Mux203~0_combout\)))) # (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|Equal3~4_combout\ & (\t80s:cpu|u0|mcode|Mux198~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux203~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux203~1_combout\);

-- Location: LCCOMB_X45_Y29_N0
\t80s:cpu|u0|MCycles[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycles[2]~2_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux208~2_combout\))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux203~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux203~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux208~2_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|MCycles[2]~2_combout\);

-- Location: LCCOMB_X45_Y33_N14
\t80s:cpu|u0|mcode|Mux71~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~6_combout\ = (\t80s:cpu|u0|mcode|Mux110~1_combout\ & (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~1_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux71~6_combout\);

-- Location: LCCOMB_X44_Y30_N22
\t80s:cpu|u0|mcode|Mux71~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~1_combout\ = (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|Equal3~2_combout\ & (\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|Equal3~2_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux71~1_combout\);

-- Location: LCCOMB_X49_Y29_N0
\t80s:cpu|u0|mcode|Mux74~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~0_combout\ = (!\t80s:cpu|u0|NMICycle~q\ & (\t80s:cpu|u0|Equal3~0_combout\ & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IntCycle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|NMICycle~q\,
	datab => \t80s:cpu|u0|Equal3~0_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IntCycle~q\,
	combout => \t80s:cpu|u0|mcode|Mux74~0_combout\);

-- Location: LCCOMB_X46_Y33_N24
\t80s:cpu|u0|mcode|Mux71~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~3_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|mcode|Mux74~0_combout\ & (!\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~0_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux71~3_combout\);

-- Location: LCCOMB_X46_Y33_N18
\t80s:cpu|u0|mcode|Mux71~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~4_combout\ = (\t80s:cpu|u0|mcode|Mux71~3_combout\ & (((\t80s:cpu|u0|mcode|Mux45~2_combout\) # (!\t80s:cpu|Equal0~0_combout\)) # (!\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|Equal0~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux71~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux71~4_combout\);

-- Location: LCCOMB_X45_Y33_N26
\t80s:cpu|u0|mcode|Mux71~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~2_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux71~2_combout\);

-- Location: LCCOMB_X45_Y33_N6
\t80s:cpu|u0|mcode|Mux71~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~5_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(1))))) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux71~2_combout\))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux71~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|mcode|Mux71~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux71~2_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux71~5_combout\);

-- Location: LCCOMB_X45_Y33_N8
\t80s:cpu|u0|mcode|Mux71~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~7_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux71~5_combout\ & (\t80s:cpu|u0|mcode|Mux71~6_combout\)) # (!\t80s:cpu|u0|mcode|Mux71~5_combout\ & ((\t80s:cpu|u0|mcode|Mux71~1_combout\))))) # (!\t80s:cpu|u0|IR\(0) & 
-- (((\t80s:cpu|u0|mcode|Mux71~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|mcode|Mux71~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux71~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux71~5_combout\,
	combout => \t80s:cpu|u0|mcode|Mux71~7_combout\);

-- Location: LCCOMB_X45_Y29_N30
\t80s:cpu|u0|mcode|Mux255~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux255~0_combout\ = (!\t80s:cpu|u0|ISet\(0) & \t80s:cpu|u0|mcode|Mux71~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|mcode|Mux71~7_combout\,
	combout => \t80s:cpu|u0|mcode|Mux255~0_combout\);

-- Location: FF_X45_Y29_N1
\t80s:cpu|u0|MCycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|MCycles[2]~2_combout\,
	asdata => \t80s:cpu|u0|mcode|Mux255~0_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_ISet\(1),
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|MCycles\(2));

-- Location: LCCOMB_X45_Y30_N6
\t80s:cpu|u0|process_0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~3_combout\ = (\t80s:cpu|u0|process_0~2_combout\ & (\t80s:cpu|u0|NMICycle~q\ & (\t80s:cpu|u0|MCycle\(2) $ (!\t80s:cpu|u0|MCycles\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~2_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|NMICycle~q\,
	datad => \t80s:cpu|u0|MCycles\(2),
	combout => \t80s:cpu|u0|process_0~3_combout\);

-- Location: LCCOMB_X47_Y27_N28
\t80s:cpu|u0|mcode|Mux294~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux294~0_combout\ = (\t80s:cpu|u0|mcode|Mux110~2_combout\ & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|mcode|Mux110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux294~0_combout\);

-- Location: LCCOMB_X47_Y27_N30
\t80s:cpu|u0|mcode|Mux112~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux112~0_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(4)) # ((\t80s:cpu|u0|IR\(5)) # (!\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux112~0_combout\);

-- Location: LCCOMB_X47_Y27_N18
\t80s:cpu|u0|mcode|Mux296~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux296~1_combout\ = (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux296~1_combout\);

-- Location: LCCOMB_X47_Y27_N0
\t80s:cpu|u0|mcode|Mux296~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux296~2_combout\ = (\t80s:cpu|u0|mcode|Mux296~0_combout\ & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (!\t80s:cpu|u0|mcode|Mux112~0_combout\ & \t80s:cpu|u0|mcode|Mux296~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux296~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux112~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux296~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux296~2_combout\);

-- Location: LCCOMB_X47_Y28_N24
\t80s:cpu|u0|process_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~0_combout\ = (\t80s:cpu|u0|mcode|Mux296~2_combout\) # ((\t80s:cpu|u0|mcode|Mux216~0_combout\ & (\t80s:cpu|u0|Equal3~1_combout\ & \t80s:cpu|u0|IntE_FF1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux296~2_combout\,
	datac => \t80s:cpu|u0|Equal3~1_combout\,
	datad => \t80s:cpu|u0|IntE_FF1~0_combout\,
	combout => \t80s:cpu|u0|process_0~0_combout\);

-- Location: LCCOMB_X47_Y22_N24
\t80s:cpu|u0|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~4_combout\ = (!\t80s:cpu|u0|process_0~3_combout\ & (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (!\t80s:cpu|u0|process_0~0_combout\ & !\t80s:cpu|u0|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|process_0~1_combout\,
	combout => \t80s:cpu|u0|Add1~4_combout\);

-- Location: LCCOMB_X47_Y29_N10
\t80s:cpu|u0|mcode|Mux103~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux103~0_combout\ = (\t80s:cpu|u0|Equal4~0_combout\ & (\t80s:cpu|u0|mcode|Mux231~0_combout\ & (\t80s:cpu|u0|mcode|Mux74~0_combout\ & \t80s:cpu|u0|mcode|Mux296~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux74~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux296~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux103~0_combout\);

-- Location: LCCOMB_X47_Y27_N24
\t80s:cpu|u0|mcode|Mux103~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux103~3_combout\ = (\t80s:cpu|Equal0~0_combout\ & (\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~0_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux103~3_combout\);

-- Location: LCCOMB_X47_Y31_N10
\t80s:cpu|u0|mcode|Mux103~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux103~1_combout\ = (!\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(1) $ (\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux103~1_combout\);

-- Location: LCCOMB_X47_Y31_N24
\t80s:cpu|u0|mcode|Mux103~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux103~2_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux103~1_combout\)) # (!\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|mcode|Mux45~2_combout\) # (!\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux103~1_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux103~2_combout\);

-- Location: LCCOMB_X47_Y27_N22
\t80s:cpu|u0|mcode|Mux287~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux287~0_combout\ = (\t80s:cpu|u0|mcode|Mux263~0_combout\ & ((\t80s:cpu|u0|mcode|Mux103~0_combout\) # ((\t80s:cpu|u0|mcode|Mux103~3_combout\ & \t80s:cpu|u0|mcode|Mux103~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux103~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux103~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux263~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux103~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux287~0_combout\);

-- Location: LCCOMB_X47_Y27_N20
\t80s:cpu|u0|mcode|Mux287~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux287~1_combout\ = (\t80s:cpu|u0|mcode|Mux287~0_combout\) # ((\t80s:cpu|Equal0~0_combout\ & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~0_combout\,
	datad => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux287~1_combout\);

-- Location: LCCOMB_X45_Y24_N30
\t80s:cpu|u0|PC~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~44_combout\ = (\t80s:cpu|u0|Add1~4_combout\ & !\t80s:cpu|u0|mcode|Mux287~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add1~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	combout => \t80s:cpu|u0|PC~44_combout\);

-- Location: LCCOMB_X44_Y27_N8
\t80s:cpu|u0|process_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_1~8_combout\ = (\t80s:cpu|u0|mcode|Mux110~2_combout\ & (!\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & !\t80s:cpu|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~2_combout\,
	datab => \t80s:cpu|u0|ISet\(0),
	datac => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|process_1~8_combout\);

-- Location: LCCOMB_X42_Y31_N6
\t80s:cpu|u0|mcode|Mux208~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux208~1_combout\ = (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux208~1_combout\);

-- Location: LCCOMB_X42_Y31_N0
\t80s:cpu|u0|mcode|Mux209~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux209~3_combout\ = (\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|mcode|Mux208~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux208~1_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux209~3_combout\);

-- Location: LCCOMB_X42_Y31_N8
\t80s:cpu|u0|mcode|Mux209~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux209~4_combout\ = (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(1)) # (!\t80s:cpu|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux209~4_combout\);

-- Location: LCCOMB_X42_Y31_N14
\t80s:cpu|u0|mcode|Mux209~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux209~5_combout\ = (\t80s:cpu|u0|mcode|Mux209~4_combout\) # ((\t80s:cpu|u0|IR\(2) & ((!\t80s:cpu|u0|IR\(6)) # (!\t80s:cpu|u0|mcode|Mux88~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux88~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux209~4_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux209~5_combout\);

-- Location: LCCOMB_X42_Y31_N20
\t80s:cpu|u0|mcode|Mux209~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux209~1_combout\ = ((\t80s:cpu|u0|IR\(1) $ (\t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|IR\(7))) # (!\t80s:cpu|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux209~1_combout\);

-- Location: LCCOMB_X42_Y31_N24
\t80s:cpu|u0|mcode|Mux209~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux209~0_combout\ = (!\t80s:cpu|Equal0~2_combout\ & (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(0) $ (!\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux209~0_combout\);

-- Location: LCCOMB_X42_Y31_N16
\t80s:cpu|u0|mcode|Mux209~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux209~2_combout\ = (\t80s:cpu|u0|mcode|Mux209~0_combout\) # ((!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux209~1_combout\ & !\t80s:cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux209~1_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux209~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux209~2_combout\);

-- Location: LCCOMB_X42_Y31_N4
\t80s:cpu|u0|mcode|Mux260~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux260~0_combout\ = (\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux209~3_combout\) # ((\t80s:cpu|u0|mcode|Mux209~5_combout\) # (\t80s:cpu|u0|mcode|Mux209~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux209~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux209~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux209~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux260~0_combout\);

-- Location: LCCOMB_X45_Y28_N14
\t80s:cpu|u0|mcode|Set_Addr_To[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To[1]~5_combout\ = (!\t80s:cpu|u0|mcode|Mux260~0_combout\ & (((\t80s:cpu|u0|mcode|Equal8~0_combout\ & !\t80s:cpu|u0|MCycle\(0))) # (!\t80s:cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~7_combout\,
	datab => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|mcode|Mux260~0_combout\,
	combout => \t80s:cpu|u0|mcode|Set_Addr_To[1]~5_combout\);

-- Location: LCCOMB_X43_Y30_N6
\t80s:cpu|u0|mcode|Mux76~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~7_combout\ = (\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|Equal0~3_combout\)))) # (!\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|u0|mcode|Mux190~0_combout\)) # (!\t80s:cpu|u0|mcode|Mux274~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux274~0_combout\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux76~7_combout\);

-- Location: LCCOMB_X46_Y32_N30
\t80s:cpu|u0|mcode|Mux76~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~8_combout\ = (\t80s:cpu|u0|IR\(0)) # ((\t80s:cpu|u0|IR\(5)) # ((\t80s:cpu|u0|IR\(2)) # (\t80s:cpu|u0|mcode|Mux76~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux76~7_combout\,
	combout => \t80s:cpu|u0|mcode|Mux76~8_combout\);

-- Location: LCCOMB_X46_Y32_N28
\t80s:cpu|u0|mcode|Mux260~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux260~4_combout\ = (\t80s:cpu|u0|ISet\(0)) # ((\t80s:cpu|u0|IR\(7) & ((!\t80s:cpu|u0|IR\(6)))) # (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux76~8_combout\) # (\t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux76~8_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux260~4_combout\);

-- Location: LCCOMB_X46_Y30_N2
\t80s:cpu|u0|mcode|Mux76~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~5_combout\ = (\t80s:cpu|u0|MCycle\(2)) # ((\t80s:cpu|u0|MCycle\(0) & ((!\t80s:cpu|u0|MCycle\(1)))) # (!\t80s:cpu|u0|MCycle\(0) & ((\t80s:cpu|u0|MCycle\(1)) # (!\t80s:cpu|u0|mcode|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux76~5_combout\);

-- Location: LCCOMB_X46_Y30_N22
\t80s:cpu|u0|mcode|Mux260~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux260~2_combout\ = (\t80s:cpu|u0|mcode|Mux231~0_combout\ & ((\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux47~1_combout\))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux76~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux76~5_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux47~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux260~2_combout\);

-- Location: LCCOMB_X45_Y30_N0
\t80s:cpu|u0|mcode|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux19~0_combout\ = \t80s:cpu|u0|MCycle\(2) $ (((\t80s:cpu|u0|MCycle\(1)) # (!\t80s:cpu|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux19~0_combout\);

-- Location: LCCOMB_X45_Y30_N14
\t80s:cpu|u0|mcode|Mux76~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~1_combout\ = (\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|mcode|Mux79~0_combout\)) # (!\t80s:cpu|u0|IR\(4) & (((!\t80s:cpu|u0|mcode|Mux76~0_combout\) # (!\t80s:cpu|u0|mcode|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux79~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux19~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux76~0_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux76~1_combout\);

-- Location: LCCOMB_X46_Y30_N0
\t80s:cpu|u0|mcode|Mux76~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~2_combout\ = (\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|mcode|Mux190~0_combout\)) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|mcode|Mux76~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux76~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux76~2_combout\);

-- Location: LCCOMB_X46_Y30_N4
\t80s:cpu|u0|mcode|Mux76~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~3_combout\ = (\t80s:cpu|u0|IR\(4)) # ((\t80s:cpu|u0|IR\(5)) # ((\t80s:cpu|u0|IR\(2) & !\t80s:cpu|u0|mcode|Mux47~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|mcode|Mux47~0_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux76~3_combout\);

-- Location: LCCOMB_X46_Y30_N24
\t80s:cpu|u0|mcode|Mux76~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux76~4_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|mcode|Mux76~3_combout\) # ((!\t80s:cpu|u0|mcode|Mux190~0_combout\ & !\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|mcode|Mux190~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux76~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux76~4_combout\);

-- Location: LCCOMB_X46_Y30_N18
\t80s:cpu|u0|mcode|Mux260~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux260~1_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux76~2_combout\)) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux76~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux76~2_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux76~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux260~1_combout\);

-- Location: LCCOMB_X46_Y32_N6
\t80s:cpu|u0|mcode|Mux260~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux260~3_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux260~2_combout\) # ((\t80s:cpu|u0|mcode|Mux260~1_combout\) # (\t80s:cpu|u0|mcode|Mux76~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux260~2_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux260~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux76~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux260~3_combout\);

-- Location: LCCOMB_X46_Y28_N28
\t80s:cpu|u0|mcode|Set_Addr_To[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~5_combout\ & ((\t80s:cpu|u0|ISet\(1)) # ((!\t80s:cpu|u0|mcode|Mux260~4_combout\ & !\t80s:cpu|u0|mcode|Mux260~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[1]~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux260~4_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux260~3_combout\,
	combout => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\);

-- Location: LCCOMB_X44_Y26_N24
\t80s:cpu|u0|RegAddrC~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrC~1_combout\ = (\t80s:cpu|u0|process_1~8_combout\) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|process_1~8_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	combout => \t80s:cpu|u0|RegAddrC~1_combout\);

-- Location: FF_X44_Y26_N25
\t80s:cpu|u0|RegAddrC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrC~1_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrC\(1));

-- Location: LCCOMB_X44_Y26_N22
\t80s:cpu|u0|RegAddrC~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrC~0_combout\ = (\t80s:cpu|Equal0~5_combout\) # ((\t80s:cpu|u0|process_1~8_combout\ & ((!\t80s:cpu|u0|RegAddrA~0_combout\))) # (!\t80s:cpu|u0|process_1~8_combout\ & (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datab => \t80s:cpu|u0|process_1~8_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|RegAddrC~0_combout\);

-- Location: FF_X44_Y26_N23
\t80s:cpu|u0|RegAddrC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrC~0_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrC\(0));

-- Location: LCCOMB_X40_Y27_N6
\t80s:cpu|u0|RegWEL~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegWEL~0_combout\ = ((\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|process_0~13_combout\ & \t80s:cpu|u0|Mux81~0_combout\))) # (!\t80s:cpu|u0|RegWEH~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegWEH~1_combout\,
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|process_0~13_combout\,
	datad => \t80s:cpu|u0|Mux81~0_combout\,
	combout => \t80s:cpu|u0|RegWEL~0_combout\);

-- Location: LCCOMB_X38_Y24_N26
\t80s:cpu|u0|Regs|RegsL[6][0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & \t80s:cpu|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datad => \t80s:cpu|u0|RegWEL~0_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\);

-- Location: FF_X39_Y23_N11
\t80s:cpu|u0|Regs|RegsL[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][3]~q\);

-- Location: LCCOMB_X38_Y24_N6
\t80s:cpu|u0|Regs|RegsL[4][0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\ = (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & \t80s:cpu|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datad => \t80s:cpu|u0|RegWEL~0_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\);

-- Location: FF_X39_Y23_N21
\t80s:cpu|u0|Regs|RegsL[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][3]~q\);

-- Location: LCCOMB_X39_Y23_N10
\t80s:cpu|u0|Regs|Mux44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux44~0_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0)) # ((\t80s:cpu|u0|Regs|RegsL[6][3]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(1) & (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[6][3]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[4][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux44~0_combout\);

-- Location: LCCOMB_X38_Y24_N30
\t80s:cpu|u0|Regs|RegsL[5][0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\ = (\t80s:cpu|u0|RegWEL~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & \t80s:cpu|u0|RegAddrA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegWEL~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[5][0]~0_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\);

-- Location: FF_X38_Y23_N27
\t80s:cpu|u0|Regs|RegsL[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][3]~q\);

-- Location: LCCOMB_X41_Y27_N4
\t80s:cpu|u0|Regs|RegsL[2][0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\ = (\t80s:cpu|u0|RegWEL~0_combout\ & ((\t80s:cpu|u0|RegAddrA~4_combout\ & (\t80s:cpu|u0|mcode|Mux273~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~4_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegWEL~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux273~4_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~11_combout\,
	datad => \t80s:cpu|u0|RegAddrA~4_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\);

-- Location: LCCOMB_X40_Y23_N22
\t80s:cpu|u0|Regs|RegsL[7][0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & \t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\);

-- Location: FF_X38_Y23_N25
\t80s:cpu|u0|Regs|RegsL[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][3]~q\);

-- Location: LCCOMB_X38_Y23_N26
\t80s:cpu|u0|Regs|Mux44~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux44~1_combout\ = (\t80s:cpu|u0|Regs|Mux44~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][3]~q\)) # (!\t80s:cpu|u0|RegAddrC\(0)))) # (!\t80s:cpu|u0|Regs|Mux44~0_combout\ & (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|Regs|RegsL[5][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux44~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[5][3]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[7][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux44~1_combout\);

-- Location: LCCOMB_X49_Y24_N10
\t80s:cpu|u0|Regs|Mux44~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux44~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux44~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux44~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux44~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux44~1_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux44~4_combout\);

-- Location: LCCOMB_X47_Y22_N6
\t80s:cpu|u0|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~2_combout\ = (\t80s:cpu|u0|process_0~0_combout\) # ((!\t80s:cpu|u0|process_0~3_combout\ & \t80s:cpu|u0|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~3_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|process_0~1_combout\,
	combout => \t80s:cpu|u0|Add1~2_combout\);

-- Location: LCCOMB_X51_Y25_N28
\uart1|Selector15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector15~0_combout\ = \uart1|RxState.RxState_Data~q\ $ (\uart1|RxBitCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datac => \uart1|RxBitCount\(0),
	combout => \uart1|Selector15~0_combout\);

-- Location: LCCOMB_X50_Y25_N4
\uart1|RxBitCount[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount[0]~0_combout\ = (\uart1|RxState.RxState_Wait~q\ & ((\uart1|Selector15~0_combout\))) # (!\uart1|RxState.RxState_Wait~q\ & (\uart1|CtrlReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Wait~q\,
	datab => \uart1|CtrlReg\(4),
	datad => \uart1|Selector15~0_combout\,
	combout => \uart1|RxBitCount[0]~0_combout\);

-- Location: IOIBUF_X24_Y0_N1
\RX~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RX,
	o => \RX~input_o\);

-- Location: LCCOMB_X54_Y23_N16
\uart1|RxDatDel0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxDatDel0~0_combout\ = (!\uart1|ac_rst~q\ & \RX~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datac => \RX~input_o\,
	combout => \uart1|RxDatDel0~0_combout\);

-- Location: FF_X54_Y23_N17
\uart1|RxDatDel0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxDatDel0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxDatDel0~q\);

-- Location: LCCOMB_X54_Y23_N0
\uart1|RxDatEdge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxDatEdge~0_combout\ = (!\RX~input_o\ & \uart1|RxDatDel0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RX~input_o\,
	datad => \uart1|RxDatDel0~q\,
	combout => \uart1|RxDatEdge~0_combout\);

-- Location: FF_X54_Y23_N1
\uart1|RxDatEdge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxDatEdge~0_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxDatEdge~q\);

-- Location: LCCOMB_X52_Y25_N4
\uart1|RxClkDel~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxClkDel~0_combout\ = (!\uart1|ac_rst~q\ & GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|RxClkDel~0_combout\);

-- Location: FF_X52_Y25_N19
\uart1|RxClkDel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxClkDel~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkDel~q\);

-- Location: LCCOMB_X52_Y25_N18
\uart1|RxClkEdge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxClkEdge~0_combout\ = (!\uart1|RxClkDel~q\ & GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxClkDel~q\,
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|RxClkEdge~0_combout\);

-- Location: FF_X51_Y23_N1
\uart1|RxClkEdge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxClkEdge~0_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkEdge~q\);

-- Location: LCCOMB_X51_Y23_N0
\uart1|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~0_combout\ = (\uart1|RxClkEdge~q\ & (\uart1|RxClkCnt\(0) $ (VCC))) # (!\uart1|RxClkEdge~q\ & (\uart1|RxClkCnt\(0) & VCC))
-- \uart1|Add0~1\ = CARRY((\uart1|RxClkEdge~q\ & \uart1|RxClkCnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxClkEdge~q\,
	datab => \uart1|RxClkCnt\(0),
	datad => VCC,
	combout => \uart1|Add0~0_combout\,
	cout => \uart1|Add0~1\);

-- Location: LCCOMB_X54_Y23_N2
\uart1|Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~17_combout\ = (\uart1|Add0~0_combout\ & !\uart1|RxDatEdge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|Add0~0_combout\,
	datad => \uart1|RxDatEdge~q\,
	combout => \uart1|Add0~17_combout\);

-- Location: FF_X54_Y23_N3
\uart1|RxClkCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Add0~17_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkCnt\(0));

-- Location: LCCOMB_X51_Y23_N2
\uart1|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~2_combout\ = (\uart1|RxClkCnt\(1) & (!\uart1|Add0~1\)) # (!\uart1|RxClkCnt\(1) & ((\uart1|Add0~1\) # (GND)))
-- \uart1|Add0~3\ = CARRY((!\uart1|Add0~1\) # (!\uart1|RxClkCnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxClkCnt\(1),
	datad => VCC,
	cin => \uart1|Add0~1\,
	combout => \uart1|Add0~2_combout\,
	cout => \uart1|Add0~3\);

-- Location: LCCOMB_X54_Y23_N22
\uart1|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~16_combout\ = (\uart1|Add0~2_combout\ & !\uart1|RxDatEdge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|Add0~2_combout\,
	datad => \uart1|RxDatEdge~q\,
	combout => \uart1|Add0~16_combout\);

-- Location: FF_X54_Y23_N23
\uart1|RxClkCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Add0~16_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkCnt\(1));

-- Location: LCCOMB_X51_Y23_N4
\uart1|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~4_combout\ = (\uart1|RxClkCnt\(2) & (\uart1|Add0~3\ $ (GND))) # (!\uart1|RxClkCnt\(2) & (!\uart1|Add0~3\ & VCC))
-- \uart1|Add0~5\ = CARRY((\uart1|RxClkCnt\(2) & !\uart1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxClkCnt\(2),
	datad => VCC,
	cin => \uart1|Add0~3\,
	combout => \uart1|Add0~4_combout\,
	cout => \uart1|Add0~5\);

-- Location: LCCOMB_X54_Y23_N12
\uart1|Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~15_combout\ = (\uart1|Add0~4_combout\ & !\uart1|RxDatEdge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|Add0~4_combout\,
	datad => \uart1|RxDatEdge~q\,
	combout => \uart1|Add0~15_combout\);

-- Location: FF_X54_Y23_N13
\uart1|RxClkCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Add0~15_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkCnt\(2));

-- Location: LCCOMB_X51_Y23_N6
\uart1|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~6_combout\ = (\uart1|RxClkCnt\(3) & (!\uart1|Add0~5\)) # (!\uart1|RxClkCnt\(3) & ((\uart1|Add0~5\) # (GND)))
-- \uart1|Add0~7\ = CARRY((!\uart1|Add0~5\) # (!\uart1|RxClkCnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxClkCnt\(3),
	datad => VCC,
	cin => \uart1|Add0~5\,
	combout => \uart1|Add0~6_combout\,
	cout => \uart1|Add0~7\);

-- Location: LCCOMB_X54_Y23_N24
\uart1|Add0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~13_combout\ = (!\uart1|RxDatEdge~q\ & \uart1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxDatEdge~q\,
	datad => \uart1|Add0~6_combout\,
	combout => \uart1|Add0~13_combout\);

-- Location: FF_X54_Y23_N25
\uart1|RxClkCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Add0~13_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkCnt\(3));

-- Location: LCCOMB_X47_Y31_N26
\t80s:cpu|u0|mcode|I_RRD~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|I_RRD~0_combout\ = (\t80s:cpu|u0|mcode|I_RLD~0_combout\ & (\t80s:cpu|u0|mcode|Special_LD[2]~0_combout\ & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RLD~0_combout\,
	datab => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|I_RRD~0_combout\);

-- Location: LCCOMB_X40_Y27_N4
\t80s:cpu|u0|SP~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~0_combout\ = (\t80s:cpu|u0|Read_To_Reg_r\(3) & (!\t80s:cpu|u0|Read_To_Reg_r\(2) & (\t80s:cpu|u0|process_0~13_combout\ & \t80s:cpu|u0|Read_To_Reg_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Read_To_Reg_r\(3),
	datab => \t80s:cpu|u0|Read_To_Reg_r\(2),
	datac => \t80s:cpu|u0|process_0~13_combout\,
	datad => \t80s:cpu|u0|Read_To_Reg_r\(4),
	combout => \t80s:cpu|u0|SP~0_combout\);

-- Location: LCCOMB_X40_Y27_N18
\t80s:cpu|u0|SP~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~40_combout\ = (\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|SP~0_combout\ & !\t80s:cpu|u0|Read_To_Reg_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|SP~0_combout\,
	datad => \t80s:cpu|u0|Read_To_Reg_r\(1),
	combout => \t80s:cpu|u0|SP~40_combout\);

-- Location: LCCOMB_X42_Y25_N30
\t80s:cpu|u0|SP~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~37_combout\ = (!\t80s:cpu|u0|SP\(8) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~2_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datad => \t80s:cpu|u0|SP\(8),
	combout => \t80s:cpu|u0|SP~37_combout\);

-- Location: FF_X36_Y22_N9
\t80s:cpu|u0|Regs|RegsH[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][0]~q\);

-- Location: FF_X36_Y22_N31
\t80s:cpu|u0|Regs|RegsH[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][0]~q\);

-- Location: FF_X39_Y22_N25
\t80s:cpu|u0|Regs|RegsH[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][0]~q\);

-- Location: LCCOMB_X39_Y22_N16
\t80s:cpu|u0|Regs|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux7~2_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][0]~q\) # ((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][0]~q\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[0][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux7~2_combout\);

-- Location: LCCOMB_X36_Y22_N0
\t80s:cpu|u0|Regs|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux7~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|Mux7~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][0]~q\))) # (!\t80s:cpu|u0|Regs|Mux7~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][0]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[2][0]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[3][0]~q\,
	datad => \t80s:cpu|u0|Regs|Mux7~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux7~3_combout\);

-- Location: FF_X39_Y21_N15
\t80s:cpu|u0|Regs|RegsH[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][0]~q\);

-- Location: FF_X39_Y21_N5
\t80s:cpu|u0|Regs|RegsH[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][0]~q\);

-- Location: LCCOMB_X39_Y21_N4
\t80s:cpu|u0|Regs|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux7~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][0]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[4][0]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][0]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux7~0_combout\);

-- Location: LCCOMB_X37_Y21_N6
\t80s:cpu|u0|Regs|RegsH[7][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[7][0]~feeder_combout\ = \t80s:cpu|u0|RegDIH[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[7][0]~feeder_combout\);

-- Location: FF_X37_Y21_N7
\t80s:cpu|u0|Regs|RegsH[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[7][0]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][0]~q\);

-- Location: FF_X38_Y21_N11
\t80s:cpu|u0|Regs|RegsH[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][0]~q\);

-- Location: LCCOMB_X38_Y21_N10
\t80s:cpu|u0|Regs|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux7~1_combout\ = (\t80s:cpu|u0|Regs|Mux7~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][0]~q\) # ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux7~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[5][0]~q\ & 
-- \t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux7~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[7][0]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][0]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux7~1_combout\);

-- Location: LCCOMB_X36_Y22_N8
\t80s:cpu|u0|Regs|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux7~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux7~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datab => \t80s:cpu|u0|Regs|Mux7~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux7~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux7~4_combout\);

-- Location: FF_X38_Y27_N7
\t80s:cpu|u0|RegBusA_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux9~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(6));

-- Location: LCCOMB_X38_Y26_N30
\t80s:cpu|u0|RegDIL[6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[6]~24_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(6),
	combout => \t80s:cpu|u0|RegDIL[6]~24_combout\);

-- Location: LCCOMB_X51_Y26_N18
\uart1|RxShiftReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~0_combout\ = (\uart1|RxState.RxState_Data~q\) # ((\uart1|RxState.RxState_Parity~q\ & !\uart1|CtrlReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datac => \uart1|RxState.RxState_Parity~q\,
	datad => \uart1|CtrlReg\(4),
	combout => \uart1|RxShiftReg~0_combout\);

-- Location: LCCOMB_X54_Y23_N10
\uart1|RxDatDel1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxDatDel1~0_combout\ = (!\uart1|ac_rst~q\ & \uart1|RxDatDel0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|ac_rst~q\,
	datad => \uart1|RxDatDel0~q\,
	combout => \uart1|RxDatDel1~0_combout\);

-- Location: FF_X54_Y23_N11
\uart1|RxDatDel1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxDatDel1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxDatDel1~q\);

-- Location: LCCOMB_X54_Y23_N18
\uart1|RxDatDel2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxDatDel2~0_combout\ = (!\uart1|ac_rst~q\ & \uart1|RxDatDel1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|ac_rst~q\,
	datad => \uart1|RxDatDel1~q\,
	combout => \uart1|RxDatDel2~0_combout\);

-- Location: FF_X54_Y23_N19
\uart1|RxDatDel2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxDatDel2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxDatDel2~q\);

-- Location: LCCOMB_X52_Y24_N4
\uart1|RxShiftReg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~11_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxDatDel2~q\ & (\uart1|RxShiftReg~0_combout\ & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxDatDel2~q\,
	datac => \uart1|RxShiftReg~0_combout\,
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~11_combout\);

-- Location: LCCOMB_X52_Y24_N16
\uart1|RxShiftReg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~12_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~11_combout\) # ((\uart1|RxShiftReg\(7) & \uart1|RxShiftReg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxShiftReg\(7),
	datac => \uart1|RxShiftReg~3_combout\,
	datad => \uart1|RxShiftReg~11_combout\,
	combout => \uart1|RxShiftReg~12_combout\);

-- Location: FF_X52_Y24_N3
\uart1|RxShiftReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxShiftReg~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(7));

-- Location: LCCOMB_X52_Y24_N2
\uart1|RxShiftReg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~13_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg~0_combout\ & (\uart1|RxShiftReg\(7) & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg~0_combout\,
	datac => \uart1|RxShiftReg\(7),
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~13_combout\);

-- Location: LCCOMB_X52_Y24_N22
\uart1|RxShiftReg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~14_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~13_combout\) # ((\uart1|RxShiftReg\(6) & \uart1|RxShiftReg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxShiftReg\(6),
	datac => \uart1|RxShiftReg~3_combout\,
	datad => \uart1|RxShiftReg~13_combout\,
	combout => \uart1|RxShiftReg~14_combout\);

-- Location: FF_X52_Y24_N1
\uart1|RxShiftReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxShiftReg~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(6));

-- Location: LCCOMB_X52_Y24_N0
\uart1|RxShiftReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~7_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg~0_combout\ & (\uart1|RxShiftReg\(6) & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg~0_combout\,
	datac => \uart1|RxShiftReg\(6),
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~7_combout\);

-- Location: LCCOMB_X52_Y24_N14
\uart1|RxShiftReg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~8_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~7_combout\) # ((\uart1|RxShiftReg~3_combout\ & \uart1|RxShiftReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxShiftReg~3_combout\,
	datac => \uart1|RxShiftReg~7_combout\,
	datad => \uart1|RxShiftReg\(5),
	combout => \uart1|RxShiftReg~8_combout\);

-- Location: FF_X52_Y24_N11
\uart1|RxShiftReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxShiftReg~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(5));

-- Location: LCCOMB_X51_Y24_N4
\uart1|RxReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~3_combout\ = (\uart1|RxShiftReg\(5) & !\uart1|ac_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxShiftReg\(5),
	datad => \uart1|ac_rst~q\,
	combout => \uart1|RxReg~3_combout\);

-- Location: LCCOMB_X52_Y25_N22
\uart1|RxReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~1_combout\ = (\uart1|ac_rst~q\) # ((\uart1|RxState.RxState_Stop~q\ & (\uart1|Mux3~1_combout\ & !\uart1|RxBdDel~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Stop~q\,
	datab => \uart1|ac_rst~q\,
	datac => \uart1|Mux3~1_combout\,
	datad => \uart1|RxBdDel~q\,
	combout => \uart1|RxReg~1_combout\);

-- Location: FF_X51_Y24_N5
\uart1|RxReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~3_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(5));

-- Location: LCCOMB_X51_Y24_N24
\uart1|OErr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|OErr~0_combout\ = (\uart1|RxRdy~q\ & !\uart1|ac_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxRdy~q\,
	datad => \uart1|ac_rst~q\,
	combout => \uart1|OErr~0_combout\);

-- Location: FF_X51_Y24_N25
\uart1|OErr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|OErr~0_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|OErr~q\);

-- Location: LCCOMB_X51_Y24_N10
\uart1|StatReg[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg[5]~feeder_combout\ = \uart1|OErr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|OErr~q\,
	combout => \uart1|StatReg[5]~feeder_combout\);

-- Location: FF_X51_Y24_N11
\uart1|StatReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|StatReg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|StatReg\(5));

-- Location: LCCOMB_X51_Y24_N16
\D[5]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~54_combout\ = (\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(5))) # (!\t80s:cpu|u0|A\(0) & ((\uart1|StatReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(0),
	datac => \uart1|RxReg\(5),
	datad => \uart1|StatReg\(5),
	combout => \D[5]~54_combout\);

-- Location: LCCOMB_X51_Y21_N22
\D[5]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~56_combout\ = (\D[5]~53_combout\) # ((\SD_nCS~1_combout\ & (\D[5]~54_combout\ & \UART_nCS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \D[5]~54_combout\,
	datac => \D[5]~53_combout\,
	datad => \UART_nCS~0_combout\,
	combout => \D[5]~56_combout\);

-- Location: FF_X51_Y21_N23
\t80s:cpu|DI_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[5]~56_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(5));

-- Location: LCCOMB_X37_Y25_N2
\t80s:cpu|u0|RegDIH[5]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[5]~22_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIH[5]~21_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[5]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	datad => \t80s:cpu|u0|RegDIH[5]~21_combout\,
	combout => \t80s:cpu|u0|RegDIH[5]~22_combout\);

-- Location: FF_X37_Y22_N23
\t80s:cpu|u0|Regs|RegsH[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][5]~q\);

-- Location: FF_X37_Y22_N31
\t80s:cpu|u0|Regs|RegsH[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][5]~q\);

-- Location: LCCOMB_X37_Y22_N30
\t80s:cpu|u0|Regs|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux2~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][5]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][5]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][5]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux2~2_combout\);

-- Location: FF_X38_Y22_N19
\t80s:cpu|u0|Regs|RegsH[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][5]~q\);

-- Location: FF_X38_Y22_N29
\t80s:cpu|u0|Regs|RegsH[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][5]~q\);

-- Location: LCCOMB_X37_Y22_N18
\t80s:cpu|u0|Regs|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux2~3_combout\ = (\t80s:cpu|u0|Regs|Mux2~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][5]~q\) # ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux2~2_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux2~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[3][5]~q\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux2~3_combout\);

-- Location: FF_X39_Y21_N29
\t80s:cpu|u0|Regs|RegsH[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][5]~q\);

-- Location: FF_X39_Y21_N21
\t80s:cpu|u0|Regs|RegsH[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][5]~q\);

-- Location: LCCOMB_X39_Y21_N20
\t80s:cpu|u0|Regs|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux2~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][5]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[4][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][5]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux2~0_combout\);

-- Location: FF_X38_Y21_N5
\t80s:cpu|u0|Regs|RegsH[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][5]~q\);

-- Location: LCCOMB_X38_Y21_N4
\t80s:cpu|u0|Regs|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux2~1_combout\ = (\t80s:cpu|u0|Regs|Mux2~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][5]~q\)) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\))) # (!\t80s:cpu|u0|Regs|Mux2~0_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsH[5][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux2~0_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][5]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[7][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux2~1_combout\);

-- Location: LCCOMB_X37_Y26_N8
\t80s:cpu|u0|Regs|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux2~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux2~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux2~3_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datad => \t80s:cpu|u0|Regs|Mux2~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux2~4_combout\);

-- Location: FF_X39_Y26_N17
\t80s:cpu|u0|RegBusA_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux2~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(13));

-- Location: LCCOMB_X38_Y26_N12
\t80s:cpu|u0|RegDIH[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[5]~20_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(13),
	combout => \t80s:cpu|u0|RegDIH[5]~20_combout\);

-- Location: LCCOMB_X36_Y26_N24
\t80s:cpu|u0|Add9~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~24_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Regs|Mux3~4_combout\ $ (!\t80s:cpu|u0|Add9~23\)))) # (GND)
-- \t80s:cpu|u0|Add9~25\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux3~4_combout\) # (!\t80s:cpu|u0|Add9~23\))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Regs|Mux3~4_combout\ & !\t80s:cpu|u0|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux3~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~23\,
	combout => \t80s:cpu|u0|Add9~24_combout\,
	cout => \t80s:cpu|u0|Add9~25\);

-- Location: LCCOMB_X36_Y26_N26
\t80s:cpu|u0|Add9~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~26_combout\ = (\t80s:cpu|u0|Regs|Mux2~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add9~25\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~25\)))) # (!\t80s:cpu|u0|Regs|Mux2~4_combout\ & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~25\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add9~25\) # (GND)))))
-- \t80s:cpu|u0|Add9~27\ = CARRY((\t80s:cpu|u0|Regs|Mux2~4_combout\ & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~25\)) # (!\t80s:cpu|u0|Regs|Mux2~4_combout\ & ((!\t80s:cpu|u0|Add9~25\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux2~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~25\,
	combout => \t80s:cpu|u0|Add9~26_combout\,
	cout => \t80s:cpu|u0|Add9~27\);

-- Location: LCCOMB_X38_Y22_N18
\t80s:cpu|u0|RegDIH[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[5]~23_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~26_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIH[5]~22_combout\) # ((\t80s:cpu|u0|RegDIH[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[5]~22_combout\,
	datab => \t80s:cpu|u0|RegDIH[5]~20_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|Add9~26_combout\,
	combout => \t80s:cpu|u0|RegDIH[5]~23_combout\);

-- Location: FF_X38_Y21_N21
\t80s:cpu|u0|Regs|RegsH[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][5]~q\);

-- Location: LCCOMB_X39_Y21_N18
\t80s:cpu|u0|Regs|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux18~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][5]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[4][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][5]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux18~0_combout\);

-- Location: LCCOMB_X38_Y21_N12
\t80s:cpu|u0|Regs|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux18~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux18~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[7][5]~q\)) # (!\t80s:cpu|u0|Regs|Mux18~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[5][5]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[7][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][5]~q\,
	datad => \t80s:cpu|u0|Regs|Mux18~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux18~1_combout\);

-- Location: LCCOMB_X37_Y22_N2
\t80s:cpu|u0|Regs|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux18~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[1][5]~q\) # (\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][5]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][5]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][5]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux18~2_combout\);

-- Location: LCCOMB_X38_Y22_N22
\t80s:cpu|u0|Regs|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux18~3_combout\ = (\t80s:cpu|u0|Regs|Mux18~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][5]~q\) # ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|Regs|Mux18~2_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux18~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[3][5]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux18~3_combout\);

-- Location: LCCOMB_X37_Y25_N0
\t80s:cpu|u0|RegDIH[5]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[5]~21_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux18~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux18~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datad => \t80s:cpu|u0|Regs|Mux18~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[5]~21_combout\);

-- Location: LCCOMB_X38_Y25_N12
\t80s:cpu|u0|Mux86~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~2_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|DI_Reg\(5))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|RegDIH[5]~21_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|RegDIH[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|DI_Reg\(5),
	datac => \t80s:cpu|u0|RegDIH[5]~21_combout\,
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux86~2_combout\);

-- Location: LCCOMB_X38_Y24_N10
\t80s:cpu|u0|Regs|RegsL[2][0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & \t80s:cpu|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datad => \t80s:cpu|u0|RegWEL~0_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\);

-- Location: FF_X39_Y24_N27
\t80s:cpu|u0|Regs|RegsL[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][5]~q\);

-- Location: LCCOMB_X38_Y24_N28
\t80s:cpu|u0|Regs|RegsL[1][0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\ = (\t80s:cpu|u0|RegWEL~0_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & \t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegWEL~0_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][0]~8_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\);

-- Location: FF_X38_Y24_N3
\t80s:cpu|u0|Regs|RegsL[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][5]~q\);

-- Location: LCCOMB_X38_Y24_N24
\t80s:cpu|u0|Regs|RegsL[0][0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\ = (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\ & \t80s:cpu|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][0]~2_combout\,
	datad => \t80s:cpu|u0|RegWEL~0_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\);

-- Location: FF_X38_Y24_N19
\t80s:cpu|u0|Regs|RegsL[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][5]~q\);

-- Location: LCCOMB_X38_Y24_N18
\t80s:cpu|u0|Regs|Mux42~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux42~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[1][5]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsL[0][5]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsL[1][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][5]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux42~2_combout\);

-- Location: LCCOMB_X40_Y24_N28
\t80s:cpu|u0|Regs|Mux42~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux42~3_combout\ = (\t80s:cpu|u0|Regs|Mux42~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[3][5]~q\) # (!\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|Regs|Mux42~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][5]~q\ & (\t80s:cpu|u0|RegAddrC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][5]~q\,
	datab => \t80s:cpu|u0|Regs|Mux42~2_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(1),
	datad => \t80s:cpu|u0|Regs|RegsL[3][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux42~3_combout\);

-- Location: FF_X39_Y23_N7
\t80s:cpu|u0|Regs|RegsL[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][5]~q\);

-- Location: FF_X39_Y23_N29
\t80s:cpu|u0|Regs|RegsL[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][5]~q\);

-- Location: LCCOMB_X39_Y23_N6
\t80s:cpu|u0|Regs|Mux42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux42~0_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0)) # ((\t80s:cpu|u0|Regs|RegsL[6][5]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(1) & (!\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|Regs|RegsL[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[4][5]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[6][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux42~0_combout\);

-- Location: FF_X38_Y23_N19
\t80s:cpu|u0|Regs|RegsL[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][5]~q\);

-- Location: FF_X38_Y23_N21
\t80s:cpu|u0|Regs|RegsL[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][5]~q\);

-- Location: LCCOMB_X38_Y23_N18
\t80s:cpu|u0|Regs|Mux42~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux42~1_combout\ = (\t80s:cpu|u0|Regs|Mux42~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][5]~q\)) # (!\t80s:cpu|u0|RegAddrC\(0)))) # (!\t80s:cpu|u0|Regs|Mux42~0_combout\ & (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux42~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[7][5]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux42~1_combout\);

-- Location: LCCOMB_X44_Y26_N0
\t80s:cpu|u0|Regs|Mux42~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux42~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux42~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux42~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux42~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux42~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux42~4_combout\);

-- Location: LCCOMB_X49_Y22_N10
\t80s:cpu|u0|PC~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~48_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux42~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((!\t80s:cpu|u0|process_0~0_combout\ & \t80s:cpu|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux42~4_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|PC~48_combout\);

-- Location: LCCOMB_X47_Y22_N12
\t80s:cpu|u0|PC~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~15_combout\ = (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|process_0~0_combout\) # (\t80s:cpu|u0|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|process_0~1_combout\,
	combout => \t80s:cpu|u0|PC~15_combout\);

-- Location: LCCOMB_X47_Y28_N30
\t80s:cpu|u0|TmpAddr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr~15_combout\ = (\t80s:cpu|u0|mcode|Mux216~0_combout\ & (\t80s:cpu|u0|Equal3~1_combout\ & (\t80s:cpu|process_0~0_combout\ & \t80s:cpu|u0|IntE_FF1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datab => \t80s:cpu|u0|Equal3~1_combout\,
	datac => \t80s:cpu|process_0~0_combout\,
	datad => \t80s:cpu|u0|IntE_FF1~0_combout\,
	combout => \t80s:cpu|u0|TmpAddr~15_combout\);

-- Location: LCCOMB_X52_Y24_N10
\uart1|RxShiftReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~5_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg~0_combout\ & (\uart1|RxShiftReg\(5) & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg~0_combout\,
	datac => \uart1|RxShiftReg\(5),
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~5_combout\);

-- Location: LCCOMB_X52_Y24_N24
\uart1|RxShiftReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~6_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~5_combout\) # ((\uart1|RxShiftReg\(4) & \uart1|RxShiftReg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxShiftReg\(4),
	datab => \uart1|ac_rst~q\,
	datac => \uart1|RxShiftReg~3_combout\,
	datad => \uart1|RxShiftReg~5_combout\,
	combout => \uart1|RxShiftReg~6_combout\);

-- Location: FF_X52_Y24_N31
\uart1|RxShiftReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxShiftReg~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(4));

-- Location: LCCOMB_X51_Y24_N30
\uart1|RxReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~2_combout\ = (!\uart1|ac_rst~q\ & \uart1|RxShiftReg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|ac_rst~q\,
	datad => \uart1|RxShiftReg\(4),
	combout => \uart1|RxReg~2_combout\);

-- Location: LCCOMB_X51_Y23_N14
\uart1|RxReg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg[4]~feeder_combout\ = \uart1|RxReg~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|RxReg~2_combout\,
	combout => \uart1|RxReg[4]~feeder_combout\);

-- Location: FF_X51_Y23_N15
\uart1|RxReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg[4]~feeder_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(4));

-- Location: LCCOMB_X51_Y24_N14
\uart1|FErr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|FErr~0_combout\ = (!\uart1|RxDatDel2~q\ & !\uart1|ac_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxDatDel2~q\,
	datad => \uart1|ac_rst~q\,
	combout => \uart1|FErr~0_combout\);

-- Location: FF_X51_Y24_N15
\uart1|FErr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|FErr~0_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|FErr~q\);

-- Location: LCCOMB_X51_Y23_N28
\uart1|StatReg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg[4]~feeder_combout\ = \uart1|FErr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|FErr~q\,
	combout => \uart1|StatReg[4]~feeder_combout\);

-- Location: FF_X51_Y23_N29
\uart1|StatReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|StatReg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|StatReg\(4));

-- Location: LCCOMB_X51_Y23_N18
\D[4]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~42_combout\ = (\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(4))) # (!\t80s:cpu|u0|A\(0) & ((\uart1|StatReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(0),
	datac => \uart1|RxReg\(4),
	datad => \uart1|StatReg\(4),
	combout => \D[4]~42_combout\);

-- Location: LCCOMB_X50_Y23_N22
\D[4]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~44_combout\ = (\D[4]~41_combout\) # ((\SD_nCS~1_combout\ & (\D[4]~42_combout\ & \UART_nCS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \D[4]~42_combout\,
	datac => \UART_nCS~0_combout\,
	datad => \D[4]~41_combout\,
	combout => \D[4]~44_combout\);

-- Location: FF_X50_Y23_N23
\t80s:cpu|DI_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[4]~44_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(4));

-- Location: LCCOMB_X37_Y28_N16
\t80s:cpu|u0|alu|B_i~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~2_combout\ = \t80s:cpu|u0|BusB\(4) $ (\t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusB\(4),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|B_i~2_combout\);

-- Location: LCCOMB_X39_Y26_N6
\t80s:cpu|u0|Mux95~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux95~4_combout\ = (!\t80s:cpu|u0|SP\(12) & (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & !\t80s:cpu|u0|mcode|Mux252~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(12),
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|Mux95~4_combout\);

-- Location: LCCOMB_X39_Y26_N12
\t80s:cpu|u0|Mux95~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux95~2_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|DI_Reg\(4)))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux3~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|Regs|Mux3~4_combout\,
	datac => \t80s:cpu|DI_Reg\(4),
	datad => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	combout => \t80s:cpu|u0|Mux95~2_combout\);

-- Location: LCCOMB_X40_Y27_N16
\t80s:cpu|u0|SP~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~7_combout\ = (!\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|SP~0_combout\ & !\t80s:cpu|u0|Read_To_Reg_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|SP~0_combout\,
	datad => \t80s:cpu|u0|Read_To_Reg_r\(1),
	combout => \t80s:cpu|u0|SP~7_combout\);

-- Location: LCCOMB_X41_Y24_N8
\t80s:cpu|u0|SP~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~21_combout\ = (!\t80s:cpu|u0|SP\(4) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(4),
	datab => \t80s:cpu|u0|SP~2_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~21_combout\);

-- Location: LCCOMB_X41_Y24_N12
\t80s:cpu|u0|SP~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~13_combout\ = (!\t80s:cpu|u0|SP\(2) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(2),
	datab => \t80s:cpu|u0|SP~2_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~13_combout\);

-- Location: FF_X38_Y21_N15
\t80s:cpu|u0|Regs|RegsH[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][2]~q\);

-- Location: FF_X39_Y21_N31
\t80s:cpu|u0|Regs|RegsH[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][2]~q\);

-- Location: FF_X39_Y21_N25
\t80s:cpu|u0|Regs|RegsH[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][2]~q\);

-- Location: LCCOMB_X39_Y21_N16
\t80s:cpu|u0|Regs|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux21~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|RegAddrB[1]~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][2]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[4][2]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux21~0_combout\);

-- Location: LCCOMB_X38_Y21_N0
\t80s:cpu|u0|Regs|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux21~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux21~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[7][2]~q\)) # (!\t80s:cpu|u0|Regs|Mux21~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[5][2]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[7][2]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][2]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux21~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux21~1_combout\);

-- Location: FF_X36_Y22_N23
\t80s:cpu|u0|Regs|RegsH[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][2]~q\);

-- Location: FF_X37_Y22_N17
\t80s:cpu|u0|Regs|RegsH[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][2]~q\);

-- Location: FF_X37_Y22_N27
\t80s:cpu|u0|Regs|RegsH[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][2]~q\);

-- Location: LCCOMB_X37_Y22_N12
\t80s:cpu|u0|Regs|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux21~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][2]~q\) # ((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[0][2]~q\ & 
-- !\t80s:cpu|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][2]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[0][2]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux21~2_combout\);

-- Location: FF_X36_Y22_N21
\t80s:cpu|u0|Regs|RegsH[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][2]~q\);

-- Location: LCCOMB_X36_Y22_N28
\t80s:cpu|u0|Regs|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux21~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux21~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][2]~q\)) # (!\t80s:cpu|u0|Regs|Mux21~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][2]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][2]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux21~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux21~3_combout\);

-- Location: LCCOMB_X37_Y25_N14
\t80s:cpu|u0|RegDIH[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[2]~9_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux21~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datab => \t80s:cpu|u0|Regs|Mux21~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux21~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[2]~9_combout\);

-- Location: LCCOMB_X37_Y25_N20
\t80s:cpu|u0|RegDIH[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[2]~10_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIH[2]~9_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|RegDIH[2]~9_combout\,
	datad => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	combout => \t80s:cpu|u0|RegDIH[2]~10_combout\);

-- Location: LCCOMB_X39_Y27_N30
\t80s:cpu|u0|RegBusA_r[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegBusA_r[9]~feeder_combout\ = \t80s:cpu|u0|Regs|Mux6~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Regs|Mux6~4_combout\,
	combout => \t80s:cpu|u0|RegBusA_r[9]~feeder_combout\);

-- Location: FF_X39_Y27_N31
\t80s:cpu|u0|RegBusA_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegBusA_r[9]~feeder_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(9));

-- Location: LCCOMB_X38_Y26_N28
\t80s:cpu|u0|RegDIH[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[1]~4_combout\ = (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|RegBusA_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(9),
	combout => \t80s:cpu|u0|RegDIH[1]~4_combout\);

-- Location: LCCOMB_X36_Y26_N16
\t80s:cpu|u0|Add9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~16_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Regs|Mux7~4_combout\ $ (!\t80s:cpu|u0|Add9~15\)))) # (GND)
-- \t80s:cpu|u0|Add9~17\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux7~4_combout\) # (!\t80s:cpu|u0|Add9~15\))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Regs|Mux7~4_combout\ & !\t80s:cpu|u0|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux7~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~15\,
	combout => \t80s:cpu|u0|Add9~16_combout\,
	cout => \t80s:cpu|u0|Add9~17\);

-- Location: LCCOMB_X36_Y26_N18
\t80s:cpu|u0|Add9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~18_combout\ = (\t80s:cpu|u0|Regs|Mux6~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add9~17\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~17\)))) # (!\t80s:cpu|u0|Regs|Mux6~4_combout\ & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~17\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add9~17\) # (GND)))))
-- \t80s:cpu|u0|Add9~19\ = CARRY((\t80s:cpu|u0|Regs|Mux6~4_combout\ & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~17\)) # (!\t80s:cpu|u0|Regs|Mux6~4_combout\ & ((!\t80s:cpu|u0|Add9~17\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux6~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~17\,
	combout => \t80s:cpu|u0|Add9~18_combout\,
	cout => \t80s:cpu|u0|Add9~19\);

-- Location: LCCOMB_X42_Y29_N28
\t80s:cpu|u0|mcode|Mux248~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~0_combout\ = (!\t80s:cpu|u0|IR\(0) & ((!\t80s:cpu|u0|MCycle\(2)) # (!\t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux248~0_combout\);

-- Location: LCCOMB_X46_Y29_N24
\t80s:cpu|u0|mcode|Mux64~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~1_combout\ = (\t80s:cpu|u0|mcode|Mux69~0_combout\ & (\t80s:cpu|u0|MCycle\(0) $ (((\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|mcode|Mux69~0_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux64~1_combout\);

-- Location: LCCOMB_X42_Y29_N6
\t80s:cpu|u0|mcode|Mux248~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~1_combout\ = (\t80s:cpu|u0|mcode|Mux248~0_combout\ & ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux64~1_combout\))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux248~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux64~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux248~1_combout\);

-- Location: LCCOMB_X42_Y29_N20
\t80s:cpu|u0|mcode|Mux248~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~4_combout\ = (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux248~4_combout\);

-- Location: LCCOMB_X46_Y29_N6
\t80s:cpu|u0|mcode|Mux248~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~2_combout\ = (\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|Equal4~4_combout\ & !\t80s:cpu|u0|MCycle\(1)))) # (!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|Equal4~4_combout\ & 
-- \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|Equal4~4_combout\,
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux248~2_combout\);

-- Location: LCCOMB_X43_Y29_N0
\t80s:cpu|u0|mcode|Mux248~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~3_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|Equal0~3_combout\ & (!\t80s:cpu|u0|IR\(1)))) # (!\t80s:cpu|u0|IR\(3) & (((\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux248~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux248~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux248~3_combout\);

-- Location: LCCOMB_X42_Y29_N4
\t80s:cpu|u0|mcode|Mux248~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~5_combout\ = (\t80s:cpu|u0|process_0~9_combout\ & ((\t80s:cpu|u0|mcode|Mux248~1_combout\) # ((\t80s:cpu|u0|mcode|Mux248~4_combout\ & \t80s:cpu|u0|mcode|Mux248~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux248~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux248~3_combout\,
	datad => \t80s:cpu|u0|process_0~9_combout\,
	combout => \t80s:cpu|u0|mcode|Mux248~5_combout\);

-- Location: LCCOMB_X42_Y29_N0
\t80s:cpu|u0|mcode|Mux248~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~6_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Equal8~0_combout\) # ((\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux248~6_combout\);

-- Location: LCCOMB_X38_Y28_N4
\t80s:cpu|u0|alu|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~5_combout\ = (!\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Mux7~5_combout\);

-- Location: LCCOMB_X45_Y30_N8
\t80s:cpu|u0|mcode|Mux64~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~8_combout\ = (\t80s:cpu|u0|MCycle\(1)) # ((\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux64~8_combout\);

-- Location: LCCOMB_X45_Y30_N20
\t80s:cpu|u0|mcode|Mux64~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~9_combout\ = (\t80s:cpu|u0|alu|Mux7~5_combout\ & ((\t80s:cpu|Equal0~0_combout\) # ((\t80s:cpu|u0|mcode|Mux64~8_combout\ & \t80s:cpu|u0|mcode|Mux88~2_combout\)))) # (!\t80s:cpu|u0|alu|Mux7~5_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux64~8_combout\ & (\t80s:cpu|u0|mcode|Mux88~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux7~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux64~8_combout\,
	datac => \t80s:cpu|u0|mcode|Mux88~2_combout\,
	datad => \t80s:cpu|Equal0~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux64~9_combout\);

-- Location: LCCOMB_X45_Y30_N30
\t80s:cpu|u0|mcode|Mux64~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~10_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|Equal0~3_combout\))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux64~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux64~9_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux64~10_combout\);

-- Location: LCCOMB_X45_Y31_N26
\t80s:cpu|u0|mcode|Mux64~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~11_combout\ = (\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(5) $ (\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux64~11_combout\);

-- Location: LCCOMB_X44_Y31_N20
\t80s:cpu|u0|mcode|Mux64~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~12_combout\ = (\t80s:cpu|u0|mcode|Mux64~11_combout\ & (\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux64~11_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|Equal0~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux64~12_combout\);

-- Location: LCCOMB_X45_Y30_N26
\t80s:cpu|u0|mcode|Mux64~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~13_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux64~10_combout\) # ((\t80s:cpu|u0|mcode|Mux64~12_combout\)))) # (!\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|mcode|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux64~10_combout\,
	datab => \t80s:cpu|u0|mcode|Mux64~12_combout\,
	datac => \t80s:cpu|u0|mcode|Mux62~0_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux64~13_combout\);

-- Location: LCCOMB_X45_Y30_N28
\t80s:cpu|u0|mcode|Mux64~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~2_combout\ = (\t80s:cpu|u0|mcode|Mux216~0_combout\ & (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux45~2_combout\ & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux216~0_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux64~2_combout\);

-- Location: LCCOMB_X45_Y30_N16
\t80s:cpu|u0|mcode|Mux64~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~4_combout\ = (!\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|IR\(5) $ (!\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux64~4_combout\);

-- Location: LCCOMB_X45_Y30_N2
\t80s:cpu|u0|mcode|Mux64~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~5_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux64~4_combout\) # ((\t80s:cpu|Equal0~3_combout\ & \t80s:cpu|u0|mcode|Mux78~6_combout\)))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|Equal0~3_combout\ & 
-- \t80s:cpu|u0|mcode|Mux78~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux64~4_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux78~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux64~5_combout\);

-- Location: LCCOMB_X44_Y30_N12
\t80s:cpu|u0|mcode|Mux64~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~6_combout\ = (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux64~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux64~5_combout\,
	combout => \t80s:cpu|u0|mcode|Mux64~6_combout\);

-- Location: LCCOMB_X44_Y29_N0
\t80s:cpu|u0|mcode|Mux64~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~3_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux64~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|mcode|Mux64~1_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux64~3_combout\);

-- Location: LCCOMB_X44_Y30_N4
\t80s:cpu|u0|mcode|Mux64~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~7_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|IR\(0))))) # (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux64~3_combout\))) # (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux64~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux64~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux64~3_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux64~7_combout\);

-- Location: LCCOMB_X45_Y30_N10
\t80s:cpu|u0|mcode|Mux64~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux64~14_combout\ = (\t80s:cpu|u0|mcode|Mux64~7_combout\ & ((\t80s:cpu|u0|mcode|Mux64~13_combout\) # ((!\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|mcode|Mux64~7_combout\ & (((\t80s:cpu|u0|mcode|Mux64~2_combout\ & \t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux64~13_combout\,
	datab => \t80s:cpu|u0|mcode|Mux64~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux64~7_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux64~14_combout\);

-- Location: LCCOMB_X41_Y29_N16
\t80s:cpu|u0|mcode|Mux248~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux248~7_combout\ = (\t80s:cpu|u0|mcode|Mux248~5_combout\) # ((\t80s:cpu|u0|mcode|Mux248~6_combout\) # ((\t80s:cpu|u0|mcode|Mux247~6_combout\ & \t80s:cpu|u0|mcode|Mux64~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux248~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux248~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux64~14_combout\,
	combout => \t80s:cpu|u0|mcode|Mux248~7_combout\);

-- Location: LCCOMB_X43_Y26_N12
\t80s:cpu|u0|SP~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~29_combout\ = (!\t80s:cpu|u0|SP\(6) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|SP\(6),
	datac => \t80s:cpu|u0|SP~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~29_combout\);

-- Location: LCCOMB_X41_Y27_N6
\t80s:cpu|u0|Regs|RegsL[3][0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\ = (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\ & \t80s:cpu|u0|RegAddrA[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][0]~5_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\);

-- Location: FF_X38_Y26_N7
\t80s:cpu|u0|Regs|RegsL[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][6]~q\);

-- Location: FF_X39_Y24_N25
\t80s:cpu|u0|Regs|RegsL[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][6]~q\);

-- Location: FF_X40_Y26_N5
\t80s:cpu|u0|Regs|RegsL[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][6]~q\);

-- Location: FF_X40_Y26_N21
\t80s:cpu|u0|Regs|RegsL[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][6]~q\);

-- Location: LCCOMB_X40_Y26_N20
\t80s:cpu|u0|Regs|Mux41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux41~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[1][6]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsL[0][6]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsL[1][6]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][6]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux41~2_combout\);

-- Location: LCCOMB_X39_Y24_N24
\t80s:cpu|u0|Regs|Mux41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux41~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux41~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][6]~q\)) # (!\t80s:cpu|u0|Regs|Mux41~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][6]~q\))))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (((\t80s:cpu|u0|Regs|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[3][6]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[2][6]~q\,
	datad => \t80s:cpu|u0|Regs|Mux41~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux41~3_combout\);

-- Location: FF_X38_Y23_N17
\t80s:cpu|u0|Regs|RegsL[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][6]~q\);

-- Location: FF_X37_Y23_N31
\t80s:cpu|u0|Regs|RegsL[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][6]~q\);

-- Location: FF_X37_Y23_N21
\t80s:cpu|u0|Regs|RegsL[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][6]~q\);

-- Location: LCCOMB_X37_Y23_N20
\t80s:cpu|u0|Regs|Mux41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux41~0_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsL[6][6]~q\) # ((\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|Regs|RegsL[4][6]~q\ & !\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[6][6]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[4][6]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux41~0_combout\);

-- Location: LCCOMB_X38_Y23_N14
\t80s:cpu|u0|Regs|Mux41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux41~1_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|Mux41~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][6]~q\))) # (!\t80s:cpu|u0|Regs|Mux41~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][6]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (((\t80s:cpu|u0|Regs|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][6]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[7][6]~q\,
	datad => \t80s:cpu|u0|Regs|Mux41~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux41~1_combout\);

-- Location: LCCOMB_X43_Y24_N16
\t80s:cpu|u0|Regs|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux41~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux41~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux41~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|Regs|Mux41~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux41~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux41~4_combout\);

-- Location: LCCOMB_X49_Y22_N22
\t80s:cpu|u0|PC~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~51_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux41~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((!\t80s:cpu|u0|process_0~0_combout\ & \t80s:cpu|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux41~4_combout\,
	datab => \t80s:cpu|u0|process_0~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|PC~51_combout\);

-- Location: LCCOMB_X49_Y31_N10
\t80s:cpu|u0|mcode|Mux264~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~5_combout\ = (!\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|MCycle\(2) $ (!\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|mcode|Mux264~5_combout\);

-- Location: LCCOMB_X49_Y31_N16
\t80s:cpu|u0|mcode|Mux264~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~6_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux78~1_combout\) # ((\t80s:cpu|u0|mcode|Mux74~0_combout\ & \t80s:cpu|u0|mcode|Mux264~5_combout\)))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|mcode|Mux74~0_combout\ & 
-- \t80s:cpu|u0|mcode|Mux264~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux78~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux74~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux264~5_combout\,
	combout => \t80s:cpu|u0|mcode|Mux264~6_combout\);

-- Location: LCCOMB_X46_Y31_N10
\t80s:cpu|u0|mcode|Mux264~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~7_combout\ = (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux264~6_combout\ & (\t80s:cpu|u0|Equal4~0_combout\ & !\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux264~6_combout\,
	datac => \t80s:cpu|u0|Equal4~0_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux264~7_combout\);

-- Location: LCCOMB_X49_Y30_N24
\t80s:cpu|u0|mcode|Mux80~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux80~0_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(3) & ((!\t80s:cpu|u0|IR\(1)))) # (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux80~0_combout\);

-- Location: LCCOMB_X49_Y30_N16
\t80s:cpu|u0|mcode|Mux264~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~3_combout\ = (\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|mcode|Mux80~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux80~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux264~3_combout\);

-- Location: LCCOMB_X46_Y31_N28
\t80s:cpu|u0|mcode|Mux264~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~2_combout\ = (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(7) & ((!\t80s:cpu|u0|IR\(1)) # (!\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux264~2_combout\);

-- Location: LCCOMB_X46_Y31_N8
\t80s:cpu|u0|mcode|Mux264~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~4_combout\ = (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|Equal0~2_combout\ & ((\t80s:cpu|u0|mcode|Mux264~3_combout\) # (\t80s:cpu|u0|mcode|Mux264~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux264~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux264~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux264~4_combout\);

-- Location: LCCOMB_X47_Y29_N2
\t80s:cpu|u0|mcode|Mux207~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux207~0_combout\ = (\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(2) $ (\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux207~0_combout\);

-- Location: LCCOMB_X47_Y29_N0
\t80s:cpu|u0|mcode|Mux264~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~1_combout\ = (\t80s:cpu|Equal0~2_combout\ & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|ISet\(1) & \t80s:cpu|u0|mcode|Mux207~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux207~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux264~1_combout\);

-- Location: LCCOMB_X46_Y31_N20
\t80s:cpu|u0|mcode|Mux264~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~8_combout\ = (\t80s:cpu|u0|mcode|Mux264~1_combout\) # ((\t80s:cpu|u0|mcode|Mux279~0_combout\ & ((\t80s:cpu|u0|mcode|Mux264~7_combout\) # (\t80s:cpu|u0|mcode|Mux264~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux264~7_combout\,
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux264~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux264~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux264~8_combout\);

-- Location: LCCOMB_X49_Y29_N14
\t80s:cpu|u0|mcode|Mux199~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux199~1_combout\ = (\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux199~1_combout\);

-- Location: LCCOMB_X49_Y29_N4
\t80s:cpu|u0|mcode|Special_LD[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & (\t80s:cpu|u0|mcode|Mux199~0_combout\ & (\t80s:cpu|u0|mcode|Mux199~1_combout\ & \t80s:cpu|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux199~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux199~1_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\);

-- Location: LCCOMB_X43_Y31_N20
\t80s:cpu|u0|mcode|Special_LD[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Special_LD[1]~1_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux198~1_combout\ & (\t80s:cpu|u0|Equal3~0_combout\ & \t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux198~1_combout\,
	datac => \t80s:cpu|u0|Equal3~0_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Special_LD[1]~1_combout\);

-- Location: LCCOMB_X50_Y29_N24
\t80s:cpu|u0|F~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~13_combout\ = (!\t80s:cpu|u0|mcode|Special_LD[1]~1_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|u0|mcode|Mux199~0_combout\ & \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Special_LD[1]~1_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux199~0_combout\,
	datad => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	combout => \t80s:cpu|u0|F~13_combout\);

-- Location: LCCOMB_X47_Y23_N22
\t80s:cpu|u0|I[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[2]~3_combout\ = !\t80s:cpu|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ACC\(2),
	combout => \t80s:cpu|u0|I[2]~3_combout\);

-- Location: LCCOMB_X50_Y29_N16
\t80s:cpu|u0|R~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R~10_combout\ = (\t80s:cpu|u0|mcode|Special_LD[1]~1_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|u0|mcode|Mux199~0_combout\ & \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Special_LD[1]~1_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux199~0_combout\,
	datad => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	combout => \t80s:cpu|u0|R~10_combout\);

-- Location: LCCOMB_X47_Y26_N16
\t80s:cpu|u0|I[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[7]~0_combout\ = (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (!\t80s:cpu|u0|BusAck~q\ & \t80s:cpu|u0|R~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datad => \t80s:cpu|u0|R~10_combout\,
	combout => \t80s:cpu|u0|I[7]~0_combout\);

-- Location: FF_X47_Y23_N23
\t80s:cpu|u0|I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[2]~3_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(2));

-- Location: LCCOMB_X47_Y26_N0
\t80s:cpu|u0|R[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[0]~8_combout\ = (\t80s:cpu|u0|R\(0) & (\t80s:cpu|u0|R~7_combout\ $ (VCC))) # (!\t80s:cpu|u0|R\(0) & (\t80s:cpu|u0|R~7_combout\ & VCC))
-- \t80s:cpu|u0|R[0]~9\ = CARRY((\t80s:cpu|u0|R\(0) & \t80s:cpu|u0|R~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(0),
	datab => \t80s:cpu|u0|R~7_combout\,
	datad => VCC,
	combout => \t80s:cpu|u0|R[0]~8_combout\,
	cout => \t80s:cpu|u0|R[0]~9\);

-- Location: LCCOMB_X41_Y30_N2
\t80s:cpu|u0|mcode|Mux291~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~0_combout\ = (!\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|ISet\(1) & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(0),
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|Equal4~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux291~0_combout\);

-- Location: LCCOMB_X40_Y30_N20
\t80s:cpu|u0|mcode|Mux276~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux276~1_combout\ = (\t80s:cpu|u0|mcode|Mux291~0_combout\ & (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|mcode|Mux276~0_combout\ & \t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux291~0_combout\,
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|mcode|Mux276~0_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux276~1_combout\);

-- Location: LCCOMB_X41_Y30_N22
\t80s:cpu|u0|Fp[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Fp[6]~0_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|TState\(2)) # (!\t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|TState\(2),
	datad => \t80s:cpu|u0|BusAck~q\,
	combout => \t80s:cpu|u0|Fp[6]~0_combout\);

-- Location: FF_X43_Y25_N19
\t80s:cpu|u0|Ap[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(0),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(0));

-- Location: LCCOMB_X45_Y28_N8
\t80s:cpu|u0|mcode|Mux284~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux284~0_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux284~0_combout\);

-- Location: LCCOMB_X42_Y28_N14
\t80s:cpu|u0|ACC~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~0_combout\ = (\t80s:cpu|u0|mcode|Mux284~0_combout\ & (\t80s:cpu|u0|IntE_FF1~0_combout\ & (\t80s:cpu|u0|Equal4~0_combout\ & \t80s:cpu|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux284~0_combout\,
	datab => \t80s:cpu|u0|IntE_FF1~0_combout\,
	datac => \t80s:cpu|u0|Equal4~0_combout\,
	datad => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|ACC~0_combout\);

-- Location: LCCOMB_X43_Y25_N18
\t80s:cpu|u0|ACC~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~1_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(0))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(0) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datab => \t80s:cpu|u0|ACC\(0),
	datac => \t80s:cpu|u0|Ap\(0),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~1_combout\);

-- Location: LCCOMB_X42_Y25_N10
\t80s:cpu|u0|ACC~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~2_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|ACC\(0))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|ACC~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~13_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|ACC\(0),
	datad => \t80s:cpu|u0|ACC~1_combout\,
	combout => \t80s:cpu|u0|ACC~2_combout\);

-- Location: LCCOMB_X40_Y27_N12
\t80s:cpu|u0|ACC~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~4_combout\ = (\t80s:cpu|u0|Read_To_Reg_r\(1) & (!\t80s:cpu|u0|Read_To_Reg_r\(3) & \t80s:cpu|u0|Read_To_Reg_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Read_To_Reg_r\(1),
	datac => \t80s:cpu|u0|Read_To_Reg_r\(3),
	datad => \t80s:cpu|u0|Read_To_Reg_r\(2),
	combout => \t80s:cpu|u0|ACC~4_combout\);

-- Location: LCCOMB_X40_Y27_N10
\t80s:cpu|u0|ACC~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~5_combout\ = (\t80s:cpu|u0|ACC~4_combout\ & (\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|process_0~13_combout\ & \t80s:cpu|u0|Read_To_Reg_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~4_combout\,
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|process_0~13_combout\,
	datad => \t80s:cpu|u0|Read_To_Reg_r\(4),
	combout => \t80s:cpu|u0|ACC~5_combout\);

-- Location: LCCOMB_X47_Y23_N14
\t80s:cpu|u0|I[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[0]~1_combout\ = !\t80s:cpu|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(0),
	combout => \t80s:cpu|u0|I[0]~1_combout\);

-- Location: FF_X47_Y23_N15
\t80s:cpu|u0|I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[0]~1_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(0));

-- Location: LCCOMB_X46_Y22_N12
\t80s:cpu|u0|ACC~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~3_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|R\(0))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|I\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~13_combout\,
	datab => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datac => \t80s:cpu|u0|R\(0),
	datad => \t80s:cpu|u0|I\(0),
	combout => \t80s:cpu|u0|ACC~3_combout\);

-- Location: LCCOMB_X42_Y25_N14
\t80s:cpu|u0|ACC~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~6_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[0]~17_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~2_combout\ & ((!\t80s:cpu|u0|ACC~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~2_combout\,
	datab => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	datac => \t80s:cpu|u0|ACC~5_combout\,
	datad => \t80s:cpu|u0|ACC~3_combout\,
	combout => \t80s:cpu|u0|ACC~6_combout\);

-- Location: FF_X42_Y25_N15
\t80s:cpu|u0|ACC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~6_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(0));

-- Location: LCCOMB_X47_Y26_N22
\t80s:cpu|u0|ACC[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[0]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ACC\(0),
	combout => \t80s:cpu|u0|ACC[0]~_wirecell_combout\);

-- Location: LCCOMB_X49_Y29_N8
\t80s:cpu|u0|R~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R~11_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & (\t80s:cpu|u0|mcode|Mux199~1_combout\ & (\t80s:cpu|u0|mcode|Mux199~0_combout\ & \t80s:cpu|u0|R~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux199~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux199~0_combout\,
	datad => \t80s:cpu|u0|R~10_combout\,
	combout => \t80s:cpu|u0|R~11_combout\);

-- Location: FF_X47_Y26_N1
\t80s:cpu|u0|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[0]~8_combout\,
	asdata => \t80s:cpu|u0|ACC[0]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(0));

-- Location: LCCOMB_X47_Y26_N2
\t80s:cpu|u0|R[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[1]~12_combout\ = (\t80s:cpu|u0|R\(1) & (!\t80s:cpu|u0|R[0]~9\)) # (!\t80s:cpu|u0|R\(1) & ((\t80s:cpu|u0|R[0]~9\) # (GND)))
-- \t80s:cpu|u0|R[1]~13\ = CARRY((!\t80s:cpu|u0|R[0]~9\) # (!\t80s:cpu|u0|R\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|R\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|R[0]~9\,
	combout => \t80s:cpu|u0|R[1]~12_combout\,
	cout => \t80s:cpu|u0|R[1]~13\);

-- Location: LCCOMB_X46_Y22_N22
\t80s:cpu|u0|I[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[1]~2_combout\ = !\t80s:cpu|u0|ACC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(1),
	combout => \t80s:cpu|u0|I[1]~2_combout\);

-- Location: FF_X46_Y22_N23
\t80s:cpu|u0|I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[1]~2_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(1));

-- Location: LCCOMB_X43_Y25_N2
\t80s:cpu|u0|ACC~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~9_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|R\(1))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|I\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(1),
	datab => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datac => \t80s:cpu|u0|I\(1),
	datad => \t80s:cpu|u0|F~13_combout\,
	combout => \t80s:cpu|u0|ACC~9_combout\);

-- Location: FF_X43_Y25_N1
\t80s:cpu|u0|Ap[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(1),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(1));

-- Location: LCCOMB_X43_Y25_N0
\t80s:cpu|u0|ACC~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~7_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(1))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(1) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(1),
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Ap\(1),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~7_combout\);

-- Location: LCCOMB_X43_Y25_N22
\t80s:cpu|u0|ACC~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~8_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & ((!\t80s:cpu|u0|ACC\(1)))) # (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|ACC~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|ACC~7_combout\,
	datac => \t80s:cpu|u0|ACC\(1),
	datad => \t80s:cpu|u0|F~13_combout\,
	combout => \t80s:cpu|u0|ACC~8_combout\);

-- Location: LCCOMB_X43_Y25_N26
\t80s:cpu|u0|ACC~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~10_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[1]~25_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~9_combout\ & (!\t80s:cpu|u0|ACC~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~9_combout\,
	datab => \t80s:cpu|u0|ACC~5_combout\,
	datac => \t80s:cpu|u0|ACC~8_combout\,
	datad => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	combout => \t80s:cpu|u0|ACC~10_combout\);

-- Location: FF_X43_Y25_N27
\t80s:cpu|u0|ACC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~10_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(1));

-- Location: LCCOMB_X46_Y26_N6
\t80s:cpu|u0|ACC[1]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[1]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(1),
	combout => \t80s:cpu|u0|ACC[1]~_wirecell_combout\);

-- Location: FF_X47_Y26_N3
\t80s:cpu|u0|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[1]~12_combout\,
	asdata => \t80s:cpu|u0|ACC[1]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(1));

-- Location: LCCOMB_X47_Y26_N4
\t80s:cpu|u0|R[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[2]~14_combout\ = (\t80s:cpu|u0|R\(2) & (\t80s:cpu|u0|R[1]~13\ $ (GND))) # (!\t80s:cpu|u0|R\(2) & (!\t80s:cpu|u0|R[1]~13\ & VCC))
-- \t80s:cpu|u0|R[2]~15\ = CARRY((\t80s:cpu|u0|R\(2) & !\t80s:cpu|u0|R[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|R[1]~13\,
	combout => \t80s:cpu|u0|R[2]~14_combout\,
	cout => \t80s:cpu|u0|R[2]~15\);

-- Location: LCCOMB_X47_Y26_N30
\t80s:cpu|u0|ACC[2]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[2]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(2),
	combout => \t80s:cpu|u0|ACC[2]~_wirecell_combout\);

-- Location: FF_X47_Y26_N5
\t80s:cpu|u0|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[2]~14_combout\,
	asdata => \t80s:cpu|u0|ACC[2]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(2));

-- Location: LCCOMB_X47_Y26_N24
\t80s:cpu|u0|ACC~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~13_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|R\(2)))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|I\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datab => \t80s:cpu|u0|F~13_combout\,
	datac => \t80s:cpu|u0|I\(2),
	datad => \t80s:cpu|u0|R\(2),
	combout => \t80s:cpu|u0|ACC~13_combout\);

-- Location: FF_X43_Y25_N5
\t80s:cpu|u0|Ap[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(2),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(2));

-- Location: LCCOMB_X43_Y25_N4
\t80s:cpu|u0|ACC~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~11_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(2))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(2) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datab => \t80s:cpu|u0|ACC\(2),
	datac => \t80s:cpu|u0|Ap\(2),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~11_combout\);

-- Location: LCCOMB_X42_Y25_N8
\t80s:cpu|u0|ACC~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~12_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & ((!\t80s:cpu|u0|ACC\(2)))) # (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|ACC~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~11_combout\,
	datab => \t80s:cpu|u0|ACC\(2),
	datac => \t80s:cpu|u0|F~13_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|ACC~12_combout\);

-- Location: LCCOMB_X41_Y26_N4
\t80s:cpu|u0|ACC~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~14_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[2]~12_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~13_combout\ & ((!\t80s:cpu|u0|ACC~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~13_combout\,
	datab => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	datac => \t80s:cpu|u0|ACC~12_combout\,
	datad => \t80s:cpu|u0|ACC~5_combout\,
	combout => \t80s:cpu|u0|ACC~14_combout\);

-- Location: FF_X41_Y26_N5
\t80s:cpu|u0|ACC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~14_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(2));

-- Location: FF_X38_Y24_N13
\t80s:cpu|u0|Regs|RegsL[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][2]~q\);

-- Location: FF_X38_Y24_N17
\t80s:cpu|u0|Regs|RegsL[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][2]~q\);

-- Location: LCCOMB_X38_Y24_N12
\t80s:cpu|u0|Regs|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux13~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\)) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][2]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsL[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][2]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux13~2_combout\);

-- Location: FF_X37_Y24_N17
\t80s:cpu|u0|Regs|RegsL[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][2]~q\);

-- Location: LCCOMB_X37_Y24_N28
\t80s:cpu|u0|Regs|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux13~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|Mux13~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][2]~q\))) # (!\t80s:cpu|u0|Regs|Mux13~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][2]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][2]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|Mux13~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[3][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux13~3_combout\);

-- Location: FF_X38_Y23_N31
\t80s:cpu|u0|Regs|RegsL[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][2]~q\);

-- Location: FF_X38_Y23_N1
\t80s:cpu|u0|Regs|RegsL[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][2]~q\);

-- Location: FF_X37_Y23_N11
\t80s:cpu|u0|Regs|RegsL[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][2]~q\);

-- Location: FF_X37_Y23_N29
\t80s:cpu|u0|Regs|RegsL[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][2]~q\);

-- Location: LCCOMB_X37_Y23_N28
\t80s:cpu|u0|Regs|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux13~0_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|RegsL[6][2]~q\) # (\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][2]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][2]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][2]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux13~0_combout\);

-- Location: LCCOMB_X38_Y23_N0
\t80s:cpu|u0|Regs|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux13~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux13~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[7][2]~q\)) # (!\t80s:cpu|u0|Regs|Mux13~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[5][2]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[7][2]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[5][2]~q\,
	datad => \t80s:cpu|u0|Regs|Mux13~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux13~1_combout\);

-- Location: LCCOMB_X38_Y23_N12
\t80s:cpu|u0|Regs|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux13~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux13~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux13~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux13~1_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux13~4_combout\);

-- Location: LCCOMB_X36_Y26_N0
\t80s:cpu|u0|Add9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~0_combout\ = \t80s:cpu|u0|Regs|Mux15~4_combout\ $ (VCC)
-- \t80s:cpu|u0|Add9~1\ = CARRY(\t80s:cpu|u0|Regs|Mux15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux15~4_combout\,
	datad => VCC,
	combout => \t80s:cpu|u0|Add9~0_combout\,
	cout => \t80s:cpu|u0|Add9~1\);

-- Location: LCCOMB_X36_Y26_N2
\t80s:cpu|u0|Add9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~2_combout\ = (\t80s:cpu|u0|Regs|Mux14~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add9~1\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~1\)))) # (!\t80s:cpu|u0|Regs|Mux14~4_combout\ & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~1\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add9~1\) # (GND)))))
-- \t80s:cpu|u0|Add9~3\ = CARRY((\t80s:cpu|u0|Regs|Mux14~4_combout\ & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~1\)) # (!\t80s:cpu|u0|Regs|Mux14~4_combout\ & ((!\t80s:cpu|u0|Add9~1\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux14~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~1\,
	combout => \t80s:cpu|u0|Add9~2_combout\,
	cout => \t80s:cpu|u0|Add9~3\);

-- Location: LCCOMB_X38_Y27_N26
\t80s:cpu|u0|RegBusA_r[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegBusA_r[1]~feeder_combout\ = \t80s:cpu|u0|Regs|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Regs|Mux14~4_combout\,
	combout => \t80s:cpu|u0|RegBusA_r[1]~feeder_combout\);

-- Location: FF_X38_Y27_N27
\t80s:cpu|u0|RegBusA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegBusA_r[1]~feeder_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(1));

-- Location: LCCOMB_X38_Y26_N24
\t80s:cpu|u0|RegDIL[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[1]~4_combout\ = (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|RegBusA_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(1),
	combout => \t80s:cpu|u0|RegDIL[1]~4_combout\);

-- Location: FF_X39_Y23_N31
\t80s:cpu|u0|Regs|RegsL[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][1]~q\);

-- Location: FF_X39_Y23_N1
\t80s:cpu|u0|Regs|RegsL[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][1]~q\);

-- Location: LCCOMB_X40_Y23_N16
\t80s:cpu|u0|Regs|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux30~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][1]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[4][1]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][1]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux30~0_combout\);

-- Location: FF_X40_Y23_N7
\t80s:cpu|u0|Regs|RegsL[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][1]~q\);

-- Location: FF_X40_Y23_N29
\t80s:cpu|u0|Regs|RegsL[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][1]~q\);

-- Location: LCCOMB_X40_Y23_N18
\t80s:cpu|u0|Regs|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux30~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux30~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[7][1]~q\)) # (!\t80s:cpu|u0|Regs|Mux30~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[5][1]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux30~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][1]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux30~1_combout\);

-- Location: FF_X36_Y24_N13
\t80s:cpu|u0|Regs|RegsL[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][1]~q\);

-- Location: LCCOMB_X36_Y24_N10
\t80s:cpu|u0|Regs|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux30~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][1]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[1][1]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux30~2_combout\);

-- Location: FF_X37_Y24_N15
\t80s:cpu|u0|Regs|RegsL[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][1]~q\);

-- Location: FF_X37_Y24_N19
\t80s:cpu|u0|Regs|RegsL[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][1]~q\);

-- Location: LCCOMB_X37_Y24_N12
\t80s:cpu|u0|Regs|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux30~3_combout\ = (\t80s:cpu|u0|Regs|Mux30~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][1]~q\) # ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|Regs|Mux30~2_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & 
-- \t80s:cpu|u0|Regs|RegsL[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux30~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][1]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux30~3_combout\);

-- Location: LCCOMB_X37_Y24_N20
\t80s:cpu|u0|RegDIL[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[1]~5_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux30~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datab => \t80s:cpu|u0|Regs|Mux30~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux30~3_combout\,
	combout => \t80s:cpu|u0|RegDIL[1]~5_combout\);

-- Location: LCCOMB_X39_Y25_N12
\t80s:cpu|u0|RegDIL[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[1]~6_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIL[1]~5_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[1]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIL[1]~5_combout\,
	datab => \t80s:cpu|u0|process_3~1_combout\,
	datac => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	datad => \t80s:cpu|u0|RegAddrB~3_combout\,
	combout => \t80s:cpu|u0|RegDIL[1]~6_combout\);

-- Location: LCCOMB_X37_Y23_N8
\t80s:cpu|u0|RegDIL[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[1]~7_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (\t80s:cpu|u0|Add9~2_combout\)) # (!\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|RegDIL[1]~4_combout\) # (\t80s:cpu|u0|RegDIL[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~2_combout\,
	datab => \t80s:cpu|u0|RegDIL[1]~4_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIL[1]~6_combout\,
	combout => \t80s:cpu|u0|RegDIL[1]~7_combout\);

-- Location: FF_X36_Y24_N17
\t80s:cpu|u0|Regs|RegsL[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][1]~q\);

-- Location: LCCOMB_X36_Y24_N16
\t80s:cpu|u0|Regs|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux14~2_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\) # ((\t80s:cpu|u0|Regs|RegsL[1][1]~q\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsL[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][1]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux14~2_combout\);

-- Location: LCCOMB_X37_Y24_N18
\t80s:cpu|u0|Regs|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux14~3_combout\ = (\t80s:cpu|u0|Regs|Mux14~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][1]~q\) # ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux14~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[2][1]~q\ & 
-- \t80s:cpu|u0|RegAddrA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux14~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][1]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][1]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux14~3_combout\);

-- Location: LCCOMB_X39_Y23_N30
\t80s:cpu|u0|Regs|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux14~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\)) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][1]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[4][1]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[6][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux14~0_combout\);

-- Location: LCCOMB_X39_Y23_N16
\t80s:cpu|u0|Regs|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux14~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux14~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[7][1]~q\)) # (!\t80s:cpu|u0|Regs|Mux14~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[5][1]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[7][1]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|Mux14~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux14~1_combout\);

-- Location: LCCOMB_X38_Y27_N24
\t80s:cpu|u0|Regs|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux14~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux14~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux14~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux14~1_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux14~4_combout\);

-- Location: LCCOMB_X36_Y26_N4
\t80s:cpu|u0|Add9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~4_combout\ = ((\t80s:cpu|u0|Regs|Mux13~4_combout\ $ (\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (!\t80s:cpu|u0|Add9~3\)))) # (GND)
-- \t80s:cpu|u0|Add9~5\ = CARRY((\t80s:cpu|u0|Regs|Mux13~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\) # (!\t80s:cpu|u0|Add9~3\))) # (!\t80s:cpu|u0|Regs|Mux13~4_combout\ & (\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux13~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~3\,
	combout => \t80s:cpu|u0|Add9~4_combout\,
	cout => \t80s:cpu|u0|Add9~5\);

-- Location: FF_X41_Y26_N11
\t80s:cpu|u0|RegBusA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux13~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(2));

-- Location: LCCOMB_X38_Y26_N4
\t80s:cpu|u0|RegDIL[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[2]~8_combout\ = (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|RegBusA_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(2),
	combout => \t80s:cpu|u0|RegDIL[2]~8_combout\);

-- Location: LCCOMB_X37_Y25_N18
\t80s:cpu|u0|RegDIL[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[2]~10_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIL[2]~9_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[2]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|RegDIL[2]~9_combout\,
	datad => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	combout => \t80s:cpu|u0|RegDIL[2]~10_combout\);

-- Location: LCCOMB_X37_Y25_N24
\t80s:cpu|u0|RegDIL[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[2]~11_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (\t80s:cpu|u0|Add9~4_combout\)) # (!\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|RegDIL[2]~8_combout\) # (\t80s:cpu|u0|RegDIL[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~4_combout\,
	datab => \t80s:cpu|u0|RegDIL[2]~8_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIL[2]~10_combout\,
	combout => \t80s:cpu|u0|RegDIL[2]~11_combout\);

-- Location: FF_X37_Y24_N23
\t80s:cpu|u0|Regs|RegsL[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][2]~q\);

-- Location: LCCOMB_X37_Y24_N6
\t80s:cpu|u0|Regs|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux29~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[1][2]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[0][2]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][2]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux29~2_combout\);

-- Location: LCCOMB_X37_Y24_N0
\t80s:cpu|u0|Regs|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux29~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux29~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][2]~q\))) # (!\t80s:cpu|u0|Regs|Mux29~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][2]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][2]~q\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][2]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux29~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux29~3_combout\);

-- Location: LCCOMB_X37_Y23_N4
\t80s:cpu|u0|Regs|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux29~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][2]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][2]~q\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][2]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux29~0_combout\);

-- Location: LCCOMB_X37_Y23_N6
\t80s:cpu|u0|Regs|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux29~1_combout\ = (\t80s:cpu|u0|Regs|Mux29~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][2]~q\) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux29~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][2]~q\ & 
-- ((\t80s:cpu|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][2]~q\,
	datab => \t80s:cpu|u0|Regs|Mux29~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][2]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux29~1_combout\);

-- Location: LCCOMB_X37_Y25_N30
\t80s:cpu|u0|RegDIL[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[2]~9_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux29~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux29~3_combout\,
	datac => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datad => \t80s:cpu|u0|Regs|Mux29~1_combout\,
	combout => \t80s:cpu|u0|RegDIL[2]~9_combout\);

-- Location: LCCOMB_X41_Y25_N2
\t80s:cpu|u0|Mux89~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~0_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|ACC\(2))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|RegDIL[2]~9_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|RegDIL[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|ACC\(2),
	datad => \t80s:cpu|u0|RegDIL[2]~9_combout\,
	combout => \t80s:cpu|u0|Mux89~0_combout\);

-- Location: LCCOMB_X52_Y24_N28
\uart1|RxShiftReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~1_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg~0_combout\ & (\uart1|RxShiftReg\(3) & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg~0_combout\,
	datac => \uart1|RxShiftReg\(3),
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~1_combout\);

-- Location: LCCOMB_X52_Y24_N6
\uart1|RxShiftReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~4_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~1_combout\) # ((\uart1|RxShiftReg~3_combout\ & \uart1|RxShiftReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxShiftReg~3_combout\,
	datac => \uart1|RxShiftReg\(2),
	datad => \uart1|RxShiftReg~1_combout\,
	combout => \uart1|RxShiftReg~4_combout\);

-- Location: LCCOMB_X52_Y24_N18
\uart1|RxShiftReg[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg[2]~feeder_combout\ = \uart1|RxShiftReg~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxShiftReg~4_combout\,
	combout => \uart1|RxShiftReg[2]~feeder_combout\);

-- Location: FF_X52_Y24_N19
\uart1|RxShiftReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxShiftReg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(2));

-- Location: LCCOMB_X51_Y23_N12
\uart1|RxReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~0_combout\ = (\uart1|RxShiftReg\(2) & !\uart1|ac_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxShiftReg\(2),
	datad => \uart1|ac_rst~q\,
	combout => \uart1|RxReg~0_combout\);

-- Location: FF_X51_Y23_N13
\uart1|RxReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~0_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(2));

-- Location: LCCOMB_X50_Y24_N24
\rom_select|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|Equal0~0_combout\ = (!\t80s:cpu|u0|A\(2) & (!\t80s:cpu|u0|A\(1) & !\t80s:cpu|u0|A\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(2),
	datab => \t80s:cpu|u0|A\(1),
	datad => \t80s:cpu|u0|A\(0),
	combout => \rom_select|Equal0~0_combout\);

-- Location: CLKCTRL_G18
\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X45_Y28_N28
\t80s:cpu|u0|mcode|Mux291~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~4_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|MCycle\(0) & ((\t80s:cpu|u0|mcode|Mux284~0_combout\)))) # (!\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux284~0_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux291~4_combout\);

-- Location: LCCOMB_X45_Y28_N16
\t80s:cpu|u0|mcode|Mux291~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~5_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|mcode|Mux125~0_combout\ & (\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|mcode|Mux291~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|mcode|Mux125~0_combout\,
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|mcode|Mux291~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux291~5_combout\);

-- Location: LCCOMB_X47_Y28_N0
\t80s:cpu|u0|mcode|Mux291~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~3_combout\ = (\t80s:cpu|u0|mcode|Mux231~1_combout\ & ((\t80s:cpu|Equal0~6_combout\) # ((\t80s:cpu|u0|mcode|Mux110~0_combout\ & \t80s:cpu|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|Equal0~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux291~3_combout\);

-- Location: LCCOMB_X46_Y28_N30
\t80s:cpu|u0|mcode|Set_Addr_To[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ = (!\t80s:cpu|u0|mcode|Equal8~0_combout\ & (\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\);

-- Location: LCCOMB_X45_Y31_N8
\t80s:cpu|u0|Equal4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal4~3_combout\ = (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|Equal4~2_combout\ & (\t80s:cpu|u0|Equal4~1_combout\ & \t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|Equal4~2_combout\,
	datac => \t80s:cpu|u0|Equal4~1_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|Equal4~3_combout\);

-- Location: LCCOMB_X47_Y30_N28
\t80s:cpu|u0|mcode|Mux67~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux67~1_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux67~1_combout\);

-- Location: LCCOMB_X49_Y30_N30
\t80s:cpu|u0|mcode|Mux291~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~1_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|mcode|Mux67~1_combout\)))) # (!\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|Equal3~0_combout\ & (\t80s:cpu|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|Equal3~0_combout\,
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux67~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux291~1_combout\);

-- Location: LCCOMB_X49_Y30_N20
\t80s:cpu|u0|mcode|Mux291~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux291~2_combout\ = (\t80s:cpu|u0|mcode|Mux263~0_combout\ & (\t80s:cpu|u0|mcode|Mux291~1_combout\ & (!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux263~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux291~1_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|Equal4~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux291~2_combout\);

-- Location: LCCOMB_X49_Y28_N4
\t80s:cpu|process_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|process_0~2_combout\ = (\t80s:cpu|process_0~1_combout\ & (!\t80s:cpu|u0|mcode|Mux291~2_combout\ & ((\t80s:cpu|u0|Equal4~3_combout\) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \t80s:cpu|process_0~1_combout\,
	datac => \t80s:cpu|u0|Equal4~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux291~2_combout\,
	combout => \t80s:cpu|process_0~2_combout\);

-- Location: LCCOMB_X49_Y28_N30
\t80s:cpu|process_0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|process_0~3_combout\ = (\t80s:cpu|process_0~2_combout\ & (((!\t80s:cpu|u0|mcode|Mux291~5_combout\ & !\t80s:cpu|u0|mcode|Mux291~3_combout\)) # (!\t80s:cpu|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux291~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux291~3_combout\,
	datac => \t80s:cpu|process_0~2_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|process_0~3_combout\);

-- Location: LCCOMB_X49_Y28_N22
\t80s:cpu|IORQ_n~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|IORQ_n~0_combout\ = (\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|process_0~1_combout\)) # (!\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|mcode|Mux262~5_combout\ & (\t80s:cpu|process_0~1_combout\)) # (!\t80s:cpu|u0|mcode|Mux262~5_combout\ & 
-- ((\t80s:cpu|process_0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|process_0~1_combout\,
	datac => \t80s:cpu|process_0~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux262~5_combout\,
	combout => \t80s:cpu|IORQ_n~0_combout\);

-- Location: LCCOMB_X49_Y27_N10
\t80s:cpu|u0|mcode|Mux298~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux298~2_combout\ = (!\t80s:cpu|u0|IR\(6) & (((!\t80s:cpu|Equal0~0_combout\ & \t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux298~2_combout\);

-- Location: LCCOMB_X49_Y27_N2
\t80s:cpu|u0|mcode|Mux298~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux298~1_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(6))) # (!\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|ISet\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux298~1_combout\);

-- Location: LCCOMB_X49_Y27_N30
\t80s:cpu|u0|mcode|Mux298~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux298~0_combout\ = (!\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|ISet\(0)) # (!\t80s:cpu|u0|mcode|Mux79~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux79~1_combout\,
	datab => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux298~0_combout\);

-- Location: LCCOMB_X49_Y27_N18
\t80s:cpu|u0|mcode|Mux298~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux298~3_combout\ = (\t80s:cpu|u0|IR\(2)) # ((\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux298~3_combout\);

-- Location: LCCOMB_X49_Y27_N20
\t80s:cpu|u0|mcode|Mux298~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux298~4_combout\ = (\t80s:cpu|u0|mcode|Mux298~3_combout\) # ((!\t80s:cpu|Equal0~2_combout\ & ((!\t80s:cpu|u0|IR\(1)) # (!\t80s:cpu|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux298~3_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux298~4_combout\);

-- Location: LCCOMB_X49_Y27_N12
\t80s:cpu|u0|mcode|Mux298~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux298~5_combout\ = (\t80s:cpu|u0|mcode|Mux298~2_combout\) # ((\t80s:cpu|u0|mcode|Mux298~1_combout\) # ((\t80s:cpu|u0|mcode|Mux298~0_combout\) # (\t80s:cpu|u0|mcode|Mux298~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux298~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux298~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux298~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux298~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux298~5_combout\);

-- Location: LCCOMB_X49_Y28_N16
\t80s:cpu|IORQ_n~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|IORQ_n~1_combout\ = (\t80s:cpu|IORQ_n~0_combout\ & ((\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|u0|IntCycle~q\)) # (!\t80s:cpu|Equal0~3_combout\ & ((!\t80s:cpu|u0|mcode|Mux298~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|IntCycle~q\,
	datac => \t80s:cpu|IORQ_n~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux298~5_combout\,
	combout => \t80s:cpu|IORQ_n~1_combout\);

-- Location: FF_X50_Y24_N23
\t80s:cpu|IORQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|IORQ_n~1_combout\,
	clrn => \nRST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|IORQ_n~q\);

-- Location: LCCOMB_X50_Y24_N12
IO_nWR : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IO_nWR~combout\ = LCELL((!\t80s:cpu|WR_n~q\) # (!\t80s:cpu|IORQ_n~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|IORQ_n~q\,
	datad => \t80s:cpu|WR_n~q\,
	combout => \IO_nWR~combout\);

-- Location: LCCOMB_X50_Y24_N20
SD_nRD : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SD_nRD~combout\ = LCELL(((\IO_nWR~combout\) # (!\SD_nCS~1_combout\)) # (!\t80s:cpu|u0|A\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(3),
	datab => \SD_nCS~1_combout\,
	datad => \IO_nWR~combout\,
	combout => \SD_nRD~combout\);

-- Location: FF_X50_Y20_N27
\sd1|host_read_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nRD~combout\,
	asdata => \sd1|sd_read_flag~q\,
	sload => VCC,
	ena => \rom_select|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|host_read_flag~q\);

-- Location: LCCOMB_X50_Y25_N2
\sd1|process_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_2~0_combout\ = \sd1|host_read_flag~q\ $ (\sd1|sd_read_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|sd_read_flag~q\,
	combout => \sd1|process_2~0_combout\);

-- Location: IOIBUF_X49_Y0_N8
\SD_MISO~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_MISO,
	o => \SD_MISO~input_o\);

-- Location: LCCOMB_X49_Y18_N2
\sd1|process_5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_5~1_combout\ = (\SD_MISO~input_o\) # (\sd1|sclk_sig~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SD_MISO~input_o\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|process_5~1_combout\);

-- Location: LCCOMB_X50_Y17_N8
\sd1|Selector102~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector102~0_combout\ = (\sd1|WideOr35~0_combout\ & (!\sd1|Selector89~4_combout\ & ((!\sd1|process_5~1_combout\) # (!\sd1|state.read_block_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr35~0_combout\,
	datab => \sd1|Selector89~4_combout\,
	datac => \sd1|state.read_block_wait~q\,
	datad => \sd1|process_5~1_combout\,
	combout => \sd1|Selector102~0_combout\);

-- Location: LCCOMB_X49_Y28_N18
\t80s:cpu|MREQ_n~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|MREQ_n~1_combout\ = (\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|IntCycle~q\) # (!\t80s:cpu|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|process_0~1_combout\,
	datad => \t80s:cpu|u0|IntCycle~q\,
	combout => \t80s:cpu|MREQ_n~1_combout\);

-- Location: LCCOMB_X49_Y28_N20
\t80s:cpu|RD_n~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|RD_n~0_combout\ = (!\t80s:cpu|MREQ_n~1_combout\ & ((\t80s:cpu|Equal0~3_combout\) # ((!\t80s:cpu|u0|mcode|Mux262~5_combout\ & \t80s:cpu|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux262~5_combout\,
	datac => \t80s:cpu|process_0~3_combout\,
	datad => \t80s:cpu|MREQ_n~1_combout\,
	combout => \t80s:cpu|RD_n~0_combout\);

-- Location: FF_X50_Y24_N25
\t80s:cpu|RD_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|RD_n~0_combout\,
	clrn => \nRST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|RD_n~q\);

-- Location: LCCOMB_X50_Y24_N4
SD_nWR : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SD_nWR~combout\ = LCELL((((!\t80s:cpu|RD_n~q\) # (!\t80s:cpu|IORQ_n~q\)) # (!\SD_nCS~1_combout\)) # (!\t80s:cpu|u0|A\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(3),
	datab => \SD_nCS~1_combout\,
	datac => \t80s:cpu|IORQ_n~q\,
	datad => \t80s:cpu|RD_n~q\,
	combout => \SD_nWR~combout\);

-- Location: CLKCTRL_G17
\SD_nWR~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SD_nWR~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SD_nWR~clkctrl_outclk\);

-- Location: LCCOMB_X46_Y19_N10
\sd1|process_3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_3~0_combout\ = (!\t80s:cpu|u0|A\(1) & (!\t80s:cpu|u0|A\(2) & (!\t80s:cpu|u0|DO\(1) & \t80s:cpu|u0|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(1),
	datab => \t80s:cpu|u0|A\(2),
	datac => \t80s:cpu|u0|DO\(1),
	datad => \t80s:cpu|u0|A\(0),
	combout => \sd1|process_3~0_combout\);

-- Location: LCCOMB_X42_Y26_N14
\t80s:cpu|u0|Add6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~14_combout\ = (\t80s:cpu|u0|SP\(7) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~13\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add6~13\) # (GND))))) # (!\t80s:cpu|u0|SP\(7) & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add6~13\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~13\))))
-- \t80s:cpu|u0|Add6~15\ = CARRY((\t80s:cpu|u0|SP\(7) & ((!\t80s:cpu|u0|Add6~13\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))) # (!\t80s:cpu|u0|SP\(7) & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(7),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~13\,
	combout => \t80s:cpu|u0|Add6~14_combout\,
	cout => \t80s:cpu|u0|Add6~15\);

-- Location: LCCOMB_X42_Y26_N16
\t80s:cpu|u0|Add6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~16_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|SP\(8) $ (\t80s:cpu|u0|Add6~15\)))) # (GND)
-- \t80s:cpu|u0|Add6~17\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add6~15\) # (!\t80s:cpu|u0|SP\(8)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|SP\(8) & !\t80s:cpu|u0|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(8),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~15\,
	combout => \t80s:cpu|u0|Add6~16_combout\,
	cout => \t80s:cpu|u0|Add6~17\);

-- Location: LCCOMB_X42_Y26_N18
\t80s:cpu|u0|Add6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~18_combout\ = (\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(9) & (!\t80s:cpu|u0|Add6~17\)) # (!\t80s:cpu|u0|SP\(9) & (\t80s:cpu|u0|Add6~17\ & VCC)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(9) & 
-- ((\t80s:cpu|u0|Add6~17\) # (GND))) # (!\t80s:cpu|u0|SP\(9) & (!\t80s:cpu|u0|Add6~17\))))
-- \t80s:cpu|u0|Add6~19\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|SP\(9) & !\t80s:cpu|u0|Add6~17\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(9)) # (!\t80s:cpu|u0|Add6~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(9),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~17\,
	combout => \t80s:cpu|u0|Add6~18_combout\,
	cout => \t80s:cpu|u0|Add6~19\);

-- Location: FF_X39_Y21_N27
\t80s:cpu|u0|Regs|RegsH[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][1]~q\);

-- Location: FF_X39_Y21_N9
\t80s:cpu|u0|Regs|RegsH[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][1]~q\);

-- Location: LCCOMB_X39_Y21_N26
\t80s:cpu|u0|Regs|Mux38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux38~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|RegAddrC\(1))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsH[6][1]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsH[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[4][1]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux38~0_combout\);

-- Location: LCCOMB_X40_Y22_N12
\t80s:cpu|u0|Regs|RegsH[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[5][1]~feeder_combout\ = \t80s:cpu|u0|RegDIH[1]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[5][1]~feeder_combout\);

-- Location: FF_X40_Y22_N13
\t80s:cpu|u0|Regs|RegsH[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[5][1]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][1]~q\);

-- Location: LCCOMB_X40_Y21_N12
\t80s:cpu|u0|Regs|Mux38~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux38~1_combout\ = (\t80s:cpu|u0|Regs|Mux38~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][1]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux38~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][1]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux38~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][1]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][1]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux38~1_combout\);

-- Location: FF_X36_Y22_N13
\t80s:cpu|u0|Regs|RegsH[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][1]~q\);

-- Location: FF_X37_Y22_N9
\t80s:cpu|u0|Regs|RegsH[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][1]~q\);

-- Location: FF_X37_Y22_N11
\t80s:cpu|u0|Regs|RegsH[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][1]~q\);

-- Location: LCCOMB_X37_Y22_N10
\t80s:cpu|u0|Regs|Mux38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux38~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][1]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsH[0][1]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsH[1][1]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[0][1]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux38~2_combout\);

-- Location: FF_X36_Y22_N11
\t80s:cpu|u0|Regs|RegsH[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][1]~q\);

-- Location: LCCOMB_X36_Y22_N10
\t80s:cpu|u0|Regs|Mux38~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux38~3_combout\ = (\t80s:cpu|u0|Regs|Mux38~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][1]~q\) # ((!\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|Regs|Mux38~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[2][1]~q\ & \t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][1]~q\,
	datab => \t80s:cpu|u0|Regs|Mux38~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[2][1]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux38~3_combout\);

-- Location: LCCOMB_X43_Y22_N0
\t80s:cpu|u0|SP~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~43_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux38~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux38~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux38~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux38~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|SP~43_combout\);

-- Location: LCCOMB_X43_Y26_N30
\t80s:cpu|u0|SP~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~44_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~43_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~5_combout\,
	datab => \t80s:cpu|u0|Add6~18_combout\,
	datac => \t80s:cpu|u0|SP~43_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~44_combout\);

-- Location: LCCOMB_X43_Y26_N2
\t80s:cpu|u0|SP~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~42_combout\ = (!\t80s:cpu|u0|SP\(9) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|SP\(9),
	datac => \t80s:cpu|u0|SP~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~42_combout\);

-- Location: LCCOMB_X43_Y26_N4
\t80s:cpu|u0|SP~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~45_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|Save_Mux[1]~25_combout\)) # (!\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|SP~44_combout\ & !\t80s:cpu|u0|SP~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~40_combout\,
	datab => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	datac => \t80s:cpu|u0|SP~44_combout\,
	datad => \t80s:cpu|u0|SP~42_combout\,
	combout => \t80s:cpu|u0|SP~45_combout\);

-- Location: FF_X43_Y26_N5
\t80s:cpu|u0|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~45_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(9));

-- Location: LCCOMB_X38_Y27_N12
\t80s:cpu|u0|Mux98~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux98~4_combout\ = (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & !\t80s:cpu|u0|SP\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|u0|SP\(9),
	combout => \t80s:cpu|u0|Mux98~4_combout\);

-- Location: LCCOMB_X38_Y27_N14
\t80s:cpu|u0|Mux98~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux98~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|ACC\(1))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|Regs|Mux14~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (((\t80s:cpu|u0|Regs|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|ACC\(1),
	datad => \t80s:cpu|u0|Regs|Mux14~4_combout\,
	combout => \t80s:cpu|u0|Mux98~0_combout\);

-- Location: LCCOMB_X42_Y25_N4
\t80s:cpu|u0|SP~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~9_combout\ = (!\t80s:cpu|u0|SP\(1) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|mcode|Mux270~0_combout\ & !\t80s:cpu|u0|SP~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(1),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datad => \t80s:cpu|u0|SP~2_combout\,
	combout => \t80s:cpu|u0|SP~9_combout\);

-- Location: LCCOMB_X42_Y26_N0
\t80s:cpu|u0|Add6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~0_combout\ = \t80s:cpu|u0|SP\(0) $ (GND)
-- \t80s:cpu|u0|Add6~1\ = CARRY(!\t80s:cpu|u0|SP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|SP\(0),
	datad => VCC,
	combout => \t80s:cpu|u0|Add6~0_combout\,
	cout => \t80s:cpu|u0|Add6~1\);

-- Location: FF_X37_Y26_N15
\t80s:cpu|u0|RegBusA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|Mux15~4_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(0));

-- Location: LCCOMB_X38_Y26_N26
\t80s:cpu|u0|RegDIL[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[0]~0_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(0),
	combout => \t80s:cpu|u0|RegDIL[0]~0_combout\);

-- Location: FF_X37_Y23_N15
\t80s:cpu|u0|Regs|RegsL[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][0]~q\);

-- Location: LCCOMB_X37_Y23_N12
\t80s:cpu|u0|Regs|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux31~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][0]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][0]~q\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][0]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux31~0_combout\);

-- Location: FF_X38_Y23_N11
\t80s:cpu|u0|Regs|RegsL[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][0]~q\);

-- Location: FF_X38_Y23_N5
\t80s:cpu|u0|Regs|RegsL[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][0]~q\);

-- Location: LCCOMB_X37_Y23_N0
\t80s:cpu|u0|Regs|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux31~1_combout\ = (\t80s:cpu|u0|Regs|Mux31~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][0]~q\)) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\))) # (!\t80s:cpu|u0|Regs|Mux31~0_combout\ & (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- ((\t80s:cpu|u0|Regs|RegsL[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux31~0_combout\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux31~1_combout\);

-- Location: FF_X36_Y24_N27
\t80s:cpu|u0|Regs|RegsL[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][0]~q\);

-- Location: FF_X36_Y24_N19
\t80s:cpu|u0|Regs|RegsL[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][0]~q\);

-- Location: LCCOMB_X36_Y24_N22
\t80s:cpu|u0|Regs|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux31~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[1][0]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[0][0]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux31~2_combout\);

-- Location: FF_X37_Y24_N5
\t80s:cpu|u0|Regs|RegsL[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][0]~q\);

-- Location: FF_X37_Y24_N21
\t80s:cpu|u0|Regs|RegsL[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][0]~q\);

-- Location: LCCOMB_X37_Y24_N10
\t80s:cpu|u0|Regs|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux31~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux31~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][0]~q\)) # (!\t80s:cpu|u0|Regs|Mux31~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][0]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux31~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[3][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux31~3_combout\);

-- Location: LCCOMB_X37_Y24_N14
\t80s:cpu|u0|RegDIL[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[0]~1_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux31~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datab => \t80s:cpu|u0|Regs|Mux31~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux31~3_combout\,
	combout => \t80s:cpu|u0|RegDIL[0]~1_combout\);

-- Location: LCCOMB_X38_Y25_N20
\t80s:cpu|u0|RegDIL[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[0]~2_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIL[0]~1_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	datac => \t80s:cpu|u0|RegDIL[0]~1_combout\,
	datad => \t80s:cpu|u0|RegAddrB~3_combout\,
	combout => \t80s:cpu|u0|RegDIL[0]~2_combout\);

-- Location: LCCOMB_X37_Y25_N8
\t80s:cpu|u0|RegDIL[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[0]~3_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~0_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIL[0]~0_combout\) # ((\t80s:cpu|u0|RegDIL[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~2_combout\,
	datab => \t80s:cpu|u0|RegDIL[0]~0_combout\,
	datac => \t80s:cpu|u0|RegDIL[0]~2_combout\,
	datad => \t80s:cpu|u0|Add9~0_combout\,
	combout => \t80s:cpu|u0|RegDIL[0]~3_combout\);

-- Location: FF_X37_Y23_N23
\t80s:cpu|u0|Regs|RegsL[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][0]~q\);

-- Location: LCCOMB_X37_Y23_N14
\t80s:cpu|u0|Regs|Mux47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux47~0_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|Regs|RegsL[6][0]~q\) # (\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsL[4][0]~q\ & ((!\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][0]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[6][0]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux47~0_combout\);

-- Location: LCCOMB_X38_Y23_N10
\t80s:cpu|u0|Regs|Mux47~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux47~1_combout\ = (\t80s:cpu|u0|Regs|Mux47~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][0]~q\)) # (!\t80s:cpu|u0|RegAddrC\(0)))) # (!\t80s:cpu|u0|Regs|Mux47~0_combout\ & (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux47~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[7][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux47~1_combout\);

-- Location: LCCOMB_X36_Y24_N2
\t80s:cpu|u0|Regs|Mux47~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux47~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|Regs|RegsL[1][0]~q\)) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- ((\t80s:cpu|u0|Regs|RegsL[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|Regs|RegsL[1][0]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][0]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux47~2_combout\);

-- Location: LCCOMB_X37_Y24_N4
\t80s:cpu|u0|Regs|Mux47~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux47~3_combout\ = (\t80s:cpu|u0|Regs|Mux47~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[3][0]~q\)) # (!\t80s:cpu|u0|RegAddrC\(1)))) # (!\t80s:cpu|u0|Regs|Mux47~2_combout\ & (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsL[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux47~2_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[3][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux47~3_combout\);

-- Location: LCCOMB_X43_Y24_N10
\t80s:cpu|u0|SP~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~4_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux47~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux47~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|Regs|Mux47~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux47~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~4_combout\);

-- Location: LCCOMB_X42_Y24_N4
\t80s:cpu|u0|SP~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~6_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~4_combout\) # ((\t80s:cpu|u0|Add6~0_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add6~0_combout\,
	datab => \t80s:cpu|u0|SP~5_combout\,
	datac => \t80s:cpu|u0|SP~4_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~6_combout\);

-- Location: LCCOMB_X41_Y24_N20
\t80s:cpu|u0|SP~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~3_combout\ = (!\t80s:cpu|u0|SP\(0) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(0),
	datab => \t80s:cpu|u0|SP~2_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~3_combout\);

-- Location: LCCOMB_X41_Y24_N6
\t80s:cpu|u0|SP~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~8_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|Save_Mux[0]~17_combout\)))) # (!\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|SP~6_combout\ & (!\t80s:cpu|u0|SP~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~6_combout\,
	datab => \t80s:cpu|u0|SP~3_combout\,
	datac => \t80s:cpu|u0|SP~7_combout\,
	datad => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	combout => \t80s:cpu|u0|SP~8_combout\);

-- Location: FF_X41_Y24_N7
\t80s:cpu|u0|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~8_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(0));

-- Location: LCCOMB_X42_Y26_N2
\t80s:cpu|u0|Add6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~2_combout\ = (\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(1) & (!\t80s:cpu|u0|Add6~1\)) # (!\t80s:cpu|u0|SP\(1) & (\t80s:cpu|u0|Add6~1\ & VCC)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(1) & 
-- ((\t80s:cpu|u0|Add6~1\) # (GND))) # (!\t80s:cpu|u0|SP\(1) & (!\t80s:cpu|u0|Add6~1\))))
-- \t80s:cpu|u0|Add6~3\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|SP\(1) & !\t80s:cpu|u0|Add6~1\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(1)) # (!\t80s:cpu|u0|Add6~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~1\,
	combout => \t80s:cpu|u0|Add6~2_combout\,
	cout => \t80s:cpu|u0|Add6~3\);

-- Location: LCCOMB_X36_Y24_N12
\t80s:cpu|u0|Regs|Mux46~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux46~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|RegAddrC\(0))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|Regs|RegsL[1][1]~q\)) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- ((\t80s:cpu|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[1][1]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux46~2_combout\);

-- Location: LCCOMB_X37_Y24_N30
\t80s:cpu|u0|Regs|Mux46~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux46~3_combout\ = (\t80s:cpu|u0|Regs|Mux46~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[3][1]~q\)) # (!\t80s:cpu|u0|RegAddrC\(1)))) # (!\t80s:cpu|u0|Regs|Mux46~2_combout\ & (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsL[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux46~2_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[3][1]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux46~3_combout\);

-- Location: LCCOMB_X39_Y23_N0
\t80s:cpu|u0|Regs|Mux46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux46~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsL[6][1]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsL[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][1]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[6][1]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux46~0_combout\);

-- Location: LCCOMB_X40_Y23_N20
\t80s:cpu|u0|Regs|Mux46~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux46~1_combout\ = (\t80s:cpu|u0|Regs|Mux46~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][1]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux46~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][1]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux46~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[5][1]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][1]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux46~1_combout\);

-- Location: LCCOMB_X40_Y23_N10
\t80s:cpu|u0|SP~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~10_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux46~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux46~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux46~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux46~1_combout\,
	combout => \t80s:cpu|u0|SP~10_combout\);

-- Location: LCCOMB_X42_Y25_N6
\t80s:cpu|u0|SP~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~11_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~10_combout\) # ((\t80s:cpu|u0|Add6~2_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add6~2_combout\,
	datab => \t80s:cpu|u0|SP~5_combout\,
	datac => \t80s:cpu|u0|SP~10_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~11_combout\);

-- Location: LCCOMB_X42_Y25_N26
\t80s:cpu|u0|SP~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~12_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|Save_Mux[1]~25_combout\)) # (!\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|SP~9_combout\ & !\t80s:cpu|u0|SP~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~7_combout\,
	datab => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	datac => \t80s:cpu|u0|SP~9_combout\,
	datad => \t80s:cpu|u0|SP~11_combout\,
	combout => \t80s:cpu|u0|SP~12_combout\);

-- Location: FF_X42_Y25_N27
\t80s:cpu|u0|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~12_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(1));

-- Location: LCCOMB_X39_Y27_N24
\t80s:cpu|u0|Mux98~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux98~1_combout\ = (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & !\t80s:cpu|u0|SP\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|SP\(1),
	combout => \t80s:cpu|u0|Mux98~1_combout\);

-- Location: LCCOMB_X39_Y27_N12
\t80s:cpu|u0|Mux98~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux98~2_combout\ = (\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|DI_Reg\(1))) # (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|Regs|Mux6~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (((\t80s:cpu|u0|Regs|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(1),
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|u0|Regs|Mux6~4_combout\,
	combout => \t80s:cpu|u0|Mux98~2_combout\);

-- Location: LCCOMB_X39_Y27_N22
\t80s:cpu|u0|Mux98~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux98~3_combout\ = (\t80s:cpu|u0|mcode|Mux253~5_combout\ & (((\t80s:cpu|u0|mcode|Mux250~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux98~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|Mux98~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datab => \t80s:cpu|u0|Mux98~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|Mux98~2_combout\,
	combout => \t80s:cpu|u0|Mux98~3_combout\);

-- Location: LCCOMB_X38_Y27_N10
\t80s:cpu|u0|Mux98~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux98~5_combout\ = (\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|Mux98~3_combout\ & (\t80s:cpu|u0|Mux98~4_combout\)) # (!\t80s:cpu|u0|Mux98~3_combout\ & ((\t80s:cpu|u0|Mux98~0_combout\))))) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & 
-- (((\t80s:cpu|u0|Mux98~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux98~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datac => \t80s:cpu|u0|Mux98~0_combout\,
	datad => \t80s:cpu|u0|Mux98~3_combout\,
	combout => \t80s:cpu|u0|Mux98~5_combout\);

-- Location: LCCOMB_X38_Y27_N0
\t80s:cpu|u0|BusA[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[1]~5_combout\ = (\t80s:cpu|u0|Mux99~0_combout\ & (((\t80s:cpu|u0|BusA\(1))))) # (!\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|BusA\(1))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux98~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux99~0_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|BusA\(1),
	datad => \t80s:cpu|u0|Mux98~5_combout\,
	combout => \t80s:cpu|u0|BusA[1]~5_combout\);

-- Location: FF_X38_Y27_N1
\t80s:cpu|u0|BusA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(1));

-- Location: LCCOMB_X46_Y27_N10
\t80s:cpu|u0|mcode|Mux245~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~2_combout\ = (\t80s:cpu|u0|Equal3~1_combout\ & (\t80s:cpu|u0|Equal3~4_combout\ & (\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux190~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~1_combout\,
	datab => \t80s:cpu|u0|Equal3~4_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~2_combout\);

-- Location: LCCOMB_X46_Y30_N30
\t80s:cpu|u0|mcode|Mux61~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux61~1_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux61~0_combout\) # ((\t80s:cpu|u0|mcode|Mux78~12_combout\)))) # (!\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|mcode|Mux47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux61~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux78~12_combout\,
	datad => \t80s:cpu|u0|mcode|Mux47~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux61~1_combout\);

-- Location: LCCOMB_X46_Y29_N30
\t80s:cpu|u0|mcode|Mux61~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux61~2_combout\ = (\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|mcode|Mux61~1_combout\)))) # (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|Equal0~2_combout\) # ((!\t80s:cpu|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~2_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux61~1_combout\,
	datad => \t80s:cpu|u0|Equal4~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux61~2_combout\);

-- Location: LCCOMB_X47_Y30_N22
\t80s:cpu|u0|mcode|Mux245~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~3_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|mcode|Mux67~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|mcode|Mux67~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~3_combout\);

-- Location: LCCOMB_X43_Y30_N16
\t80s:cpu|u0|mcode|Mux245~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~4_combout\ = (\t80s:cpu|u0|IR\(4) & (((\t80s:cpu|Equal0~3_combout\)))) # (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|mcode|Mux190~0_combout\ & ((\t80s:cpu|u0|mcode|TStates~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|mcode|TStates~20_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~4_combout\);

-- Location: LCCOMB_X47_Y30_N4
\t80s:cpu|u0|mcode|Mux245~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~5_combout\ = (\t80s:cpu|u0|mcode|Mux245~4_combout\ & (!\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux245~4_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux245~5_combout\);

-- Location: LCCOMB_X47_Y30_N30
\t80s:cpu|u0|mcode|Mux245~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~6_combout\ = (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|Equal4~0_combout\ & ((\t80s:cpu|u0|mcode|Mux245~3_combout\) # (\t80s:cpu|u0|mcode|Mux245~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux245~3_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux245~5_combout\,
	datad => \t80s:cpu|u0|Equal4~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~6_combout\);

-- Location: LCCOMB_X46_Y29_N18
\t80s:cpu|u0|mcode|Mux245~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~7_combout\ = (\t80s:cpu|u0|mcode|Mux245~6_combout\) # ((\t80s:cpu|u0|mcode|Mux61~2_combout\ & (!\t80s:cpu|u0|mcode|Mux208~3_combout\ & \t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux61~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux245~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~7_combout\);

-- Location: LCCOMB_X46_Y27_N28
\t80s:cpu|u0|mcode|Mux245~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~8_combout\ = (\t80s:cpu|u0|mcode|Mux279~0_combout\ & ((\t80s:cpu|u0|mcode|Mux245~2_combout\) # ((!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux245~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux245~2_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux245~7_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~8_combout\);

-- Location: LCCOMB_X47_Y32_N12
\t80s:cpu|u0|mcode|Mux218~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux218~1_combout\ = (\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|mcode|Mux47~0_combout\)))) # (!\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|Equal0~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux47~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux218~1_combout\);

-- Location: LCCOMB_X44_Y32_N22
\t80s:cpu|u0|mcode|Mux218~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux218~2_combout\ = (\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|Equal0~3_combout\)))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|Equal4~4_combout\ & ((\t80s:cpu|u0|mcode|Mux218~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~4_combout\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|mcode|Mux218~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux218~2_combout\);

-- Location: LCCOMB_X44_Y32_N16
\t80s:cpu|u0|mcode|Mux245~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~9_combout\ = (\t80s:cpu|u0|mcode|Mux218~2_combout\ & (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(7) $ (\t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux218~2_combout\,
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux245~9_combout\);

-- Location: LCCOMB_X45_Y31_N2
\t80s:cpu|u0|mcode|Mux75~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~6_combout\ = (\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|mcode|Mux198~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux75~6_combout\);

-- Location: LCCOMB_X44_Y32_N8
\t80s:cpu|u0|mcode|Mux245~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~10_combout\ = (\t80s:cpu|u0|mcode|Mux110~0_combout\ & (\t80s:cpu|u0|mcode|Mux75~6_combout\ & (\t80s:cpu|Equal0~3_combout\ & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux75~6_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux245~10_combout\);

-- Location: LCCOMB_X44_Y32_N26
\t80s:cpu|u0|mcode|Mux245~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~11_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux71~0_combout\ & ((\t80s:cpu|u0|mcode|Mux245~9_combout\) # (\t80s:cpu|u0|mcode|Mux245~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux245~9_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~10_combout\,
	datad => \t80s:cpu|u0|mcode|Mux71~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~11_combout\);

-- Location: LCCOMB_X45_Y27_N28
\t80s:cpu|u0|mcode|Mux245~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux245~12_combout\ = (\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(1) & ((\t80s:cpu|u0|mcode|Mux245~8_combout\) # (\t80s:cpu|u0|mcode|Mux245~11_combout\)))) # (!\t80s:cpu|u0|MCycle\(2) & ((\t80s:cpu|u0|mcode|Mux245~8_combout\) # 
-- ((\t80s:cpu|u0|mcode|Mux245~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|mcode|Mux245~8_combout\,
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|mcode|Mux245~11_combout\,
	combout => \t80s:cpu|u0|mcode|Mux245~12_combout\);

-- Location: LCCOMB_X39_Y25_N10
\t80s:cpu|u0|Mux90~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~1_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((!\t80s:cpu|u0|ACC\(1)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIL[1]~5_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIL[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIL[1]~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|ACC\(1),
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux90~1_combout\);

-- Location: LCCOMB_X40_Y21_N8
\t80s:cpu|u0|Regs|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux22~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[6][1]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsH[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[6][1]~q\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[4][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux22~0_combout\);

-- Location: LCCOMB_X39_Y25_N6
\t80s:cpu|u0|Regs|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux22~1_combout\ = (\t80s:cpu|u0|Regs|Mux22~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][1]~q\) # ((!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux22~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[5][1]~q\ & 
-- \t80s:cpu|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[7][1]~q\,
	datab => \t80s:cpu|u0|Regs|Mux22~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][1]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux22~1_combout\);

-- Location: LCCOMB_X37_Y22_N0
\t80s:cpu|u0|Regs|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux22~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[1][1]~q\) # (\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][1]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][1]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][1]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux22~2_combout\);

-- Location: LCCOMB_X36_Y22_N18
\t80s:cpu|u0|Regs|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux22~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux22~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][1]~q\)) # (!\t80s:cpu|u0|Regs|Mux22~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][1]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][1]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux22~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux22~3_combout\);

-- Location: LCCOMB_X38_Y25_N24
\t80s:cpu|u0|RegDIH[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[1]~5_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux22~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux22~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datac => \t80s:cpu|u0|Regs|Mux22~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[1]~5_combout\);

-- Location: LCCOMB_X39_Y25_N28
\t80s:cpu|u0|Mux90~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~2_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|DI_Reg\(1))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|RegDIH[1]~5_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (((\t80s:cpu|u0|RegDIH[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(1),
	datab => \t80s:cpu|u0|RegDIH[1]~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux90~2_combout\);

-- Location: LCCOMB_X40_Y25_N18
\t80s:cpu|u0|Mux90~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~3_combout\ = (\t80s:cpu|u0|mcode|Mux245~12_combout\ & (((\t80s:cpu|u0|mcode|Mux248~7_combout\)))) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|mcode|Mux248~7_combout\ & (\t80s:cpu|u0|Mux90~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|Mux90~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux90~1_combout\,
	datab => \t80s:cpu|u0|Mux90~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	combout => \t80s:cpu|u0|Mux90~3_combout\);

-- Location: LCCOMB_X46_Y27_N14
\t80s:cpu|u0|mcode|Mux258~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux258~0_combout\ = (\t80s:cpu|u0|ISet\(1) & (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux198~0_combout\ & \t80s:cpu|u0|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|Equal3~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux258~0_combout\);

-- Location: LCCOMB_X47_Y27_N12
\t80s:cpu|u0|mcode|Mux265~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux265~0_combout\ = ((!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(5)))) # (!\t80s:cpu|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux265~0_combout\);

-- Location: LCCOMB_X47_Y27_N16
\t80s:cpu|u0|mcode|Mux266~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux266~0_combout\ = (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|Equal4~2_combout\ & \t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|Equal4~2_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|mcode|Mux266~0_combout\);

-- Location: LCCOMB_X47_Y27_N10
\t80s:cpu|u0|mcode|Mux265~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux265~1_combout\ = (\t80s:cpu|u0|mcode|Mux265~0_combout\ & ((\t80s:cpu|u0|mcode|Mux296~1_combout\) # ((\t80s:cpu|u0|mcode|Mux266~0_combout\ & !\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux265~0_combout\ & 
-- (\t80s:cpu|u0|mcode|Mux266~0_combout\ & (!\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux266~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux296~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux265~1_combout\);

-- Location: LCCOMB_X47_Y27_N6
\t80s:cpu|u0|mcode|Mux265~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux265~2_combout\ = (\t80s:cpu|Equal0~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~0_combout\) # ((\t80s:cpu|u0|mcode|Mux279~0_combout\ & \t80s:cpu|u0|mcode|Mux265~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux265~2_combout\);

-- Location: LCCOMB_X54_Y23_N28
\uart1|RxReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~5_combout\ = (!\uart1|ac_rst~q\ & \uart1|RxShiftReg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|ac_rst~q\,
	datad => \uart1|RxShiftReg\(7),
	combout => \uart1|RxReg~5_combout\);

-- Location: FF_X54_Y23_N29
\uart1|RxReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~5_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(7));

-- Location: LCCOMB_X54_Y23_N6
\D[7]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~78_combout\ = (\t80s:cpu|u0|A\(0) & ((\uart1|RxReg\(7)))) # (!\t80s:cpu|u0|A\(0) & (\uart1|StatReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(0),
	datac => \uart1|StatReg\(7),
	datad => \uart1|RxReg\(7),
	combout => \D[7]~78_combout\);

-- Location: LCCOMB_X40_Y27_N22
\t80s:cpu|u0|F~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~9_combout\ = (\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|SP~0_combout\ & \t80s:cpu|u0|Read_To_Reg_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|SP~0_combout\,
	datad => \t80s:cpu|u0|Read_To_Reg_r\(1),
	combout => \t80s:cpu|u0|F~9_combout\);

-- Location: LCCOMB_X40_Y27_N14
\t80s:cpu|u0|Mux96~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux96~1_combout\ = (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|SP\(3) & !\t80s:cpu|u0|mcode|Mux252~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|SP\(3),
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|Mux96~1_combout\);

-- Location: LCCOMB_X39_Y27_N20
\t80s:cpu|u0|Mux96~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux96~2_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|DI_Reg\(3)))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux4~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux4~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|DI_Reg\(3),
	combout => \t80s:cpu|u0|Mux96~2_combout\);

-- Location: LCCOMB_X39_Y27_N10
\t80s:cpu|u0|Mux96~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux96~3_combout\ = (\t80s:cpu|u0|mcode|Mux253~5_combout\ & (((\t80s:cpu|u0|mcode|Mux250~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux96~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|Mux96~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datab => \t80s:cpu|u0|Mux96~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|Mux96~2_combout\,
	combout => \t80s:cpu|u0|Mux96~3_combout\);

-- Location: FF_X43_Y25_N13
\t80s:cpu|u0|Ap[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(3),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(3));

-- Location: LCCOMB_X43_Y25_N12
\t80s:cpu|u0|ACC~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~15_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(3))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(3) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(3),
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Ap\(3),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~15_combout\);

-- Location: LCCOMB_X43_Y25_N10
\t80s:cpu|u0|ACC~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~16_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|ACC\(3))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|ACC~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|F~13_combout\,
	datac => \t80s:cpu|u0|ACC\(3),
	datad => \t80s:cpu|u0|ACC~15_combout\,
	combout => \t80s:cpu|u0|ACC~16_combout\);

-- Location: LCCOMB_X47_Y26_N20
\t80s:cpu|u0|I[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[3]~4_combout\ = !\t80s:cpu|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ACC\(3),
	combout => \t80s:cpu|u0|I[3]~4_combout\);

-- Location: FF_X47_Y26_N21
\t80s:cpu|u0|I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[3]~4_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(3));

-- Location: LCCOMB_X47_Y26_N6
\t80s:cpu|u0|R[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[3]~16_combout\ = (\t80s:cpu|u0|R\(3) & (!\t80s:cpu|u0|R[2]~15\)) # (!\t80s:cpu|u0|R\(3) & ((\t80s:cpu|u0|R[2]~15\) # (GND)))
-- \t80s:cpu|u0|R[3]~17\ = CARRY((!\t80s:cpu|u0|R[2]~15\) # (!\t80s:cpu|u0|R\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|R[2]~15\,
	combout => \t80s:cpu|u0|R[3]~16_combout\,
	cout => \t80s:cpu|u0|R[3]~17\);

-- Location: LCCOMB_X47_Y26_N14
\t80s:cpu|u0|ACC[3]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[3]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ACC\(3),
	combout => \t80s:cpu|u0|ACC[3]~_wirecell_combout\);

-- Location: FF_X47_Y26_N7
\t80s:cpu|u0|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[3]~16_combout\,
	asdata => \t80s:cpu|u0|ACC[3]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(3));

-- Location: LCCOMB_X43_Y25_N16
\t80s:cpu|u0|ACC~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~17_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|R\(3)))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|I\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|I\(3),
	datab => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datac => \t80s:cpu|u0|R\(3),
	datad => \t80s:cpu|u0|F~13_combout\,
	combout => \t80s:cpu|u0|ACC~17_combout\);

-- Location: LCCOMB_X43_Y25_N30
\t80s:cpu|u0|ACC~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~18_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[3]~28_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~16_combout\ & ((!\t80s:cpu|u0|ACC~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~16_combout\,
	datab => \t80s:cpu|u0|ACC~5_combout\,
	datac => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	datad => \t80s:cpu|u0|ACC~17_combout\,
	combout => \t80s:cpu|u0|ACC~18_combout\);

-- Location: FF_X43_Y25_N31
\t80s:cpu|u0|ACC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~18_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(3));

-- Location: LCCOMB_X39_Y23_N20
\t80s:cpu|u0|Regs|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux12~0_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][3]~q\) # ((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|RegsL[4][3]~q\ & 
-- !\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[6][3]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[4][3]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux12~0_combout\);

-- Location: LCCOMB_X38_Y23_N24
\t80s:cpu|u0|Regs|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux12~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux12~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][3]~q\))) # (!\t80s:cpu|u0|Regs|Mux12~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][3]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][3]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][3]~q\,
	datad => \t80s:cpu|u0|Regs|Mux12~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux12~1_combout\);

-- Location: FF_X36_Y24_N1
\t80s:cpu|u0|Regs|RegsL[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][3]~q\);

-- Location: FF_X36_Y24_N25
\t80s:cpu|u0|Regs|RegsL[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][3]~q\);

-- Location: LCCOMB_X36_Y24_N0
\t80s:cpu|u0|Regs|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux12~2_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\) # ((\t80s:cpu|u0|Regs|RegsL[1][3]~q\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsL[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][3]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux12~2_combout\);

-- Location: FF_X37_Y24_N9
\t80s:cpu|u0|Regs|RegsL[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][3]~q\);

-- Location: LCCOMB_X37_Y24_N26
\t80s:cpu|u0|Regs|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux12~3_combout\ = (\t80s:cpu|u0|Regs|Mux12~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][3]~q\) # ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux12~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[2][3]~q\ & 
-- \t80s:cpu|u0|RegAddrA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux12~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][3]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][3]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux12~3_combout\);

-- Location: LCCOMB_X38_Y27_N22
\t80s:cpu|u0|Regs|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux12~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux12~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux12~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux12~3_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux12~4_combout\);

-- Location: LCCOMB_X39_Y27_N28
\t80s:cpu|u0|Mux96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux96~0_combout\ = (\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|mcode|Mux252~6_combout\ & (!\t80s:cpu|u0|ACC\(3))) # (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|Regs|Mux12~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (((\t80s:cpu|u0|Regs|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(3),
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|u0|Regs|Mux12~4_combout\,
	combout => \t80s:cpu|u0|Mux96~0_combout\);

-- Location: LCCOMB_X39_Y21_N2
\t80s:cpu|u0|Regs|Mux36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux36~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|RegAddrC\(1))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsH[6][3]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsH[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[4][3]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux36~0_combout\);

-- Location: LCCOMB_X38_Y21_N22
\t80s:cpu|u0|Regs|Mux36~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux36~1_combout\ = (\t80s:cpu|u0|Regs|Mux36~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][3]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux36~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][3]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux36~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][3]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][3]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux36~1_combout\);

-- Location: LCCOMB_X37_Y22_N6
\t80s:cpu|u0|Regs|Mux36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux36~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][3]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsH[0][3]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsH[1][3]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[0][3]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux36~2_combout\);

-- Location: LCCOMB_X36_Y22_N26
\t80s:cpu|u0|Regs|Mux36~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux36~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux36~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][3]~q\)) # (!\t80s:cpu|u0|Regs|Mux36~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][3]~q\))))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (((\t80s:cpu|u0|Regs|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][3]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[2][3]~q\,
	datad => \t80s:cpu|u0|Regs|Mux36~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux36~3_combout\);

-- Location: LCCOMB_X43_Y23_N8
\t80s:cpu|u0|SP~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~51_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux36~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux36~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux36~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux36~3_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~51_combout\);

-- Location: LCCOMB_X42_Y26_N20
\t80s:cpu|u0|Add6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~20_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|SP\(10) $ (\t80s:cpu|u0|Add6~19\)))) # (GND)
-- \t80s:cpu|u0|Add6~21\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add6~19\) # (!\t80s:cpu|u0|SP\(10)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|SP\(10) & !\t80s:cpu|u0|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(10),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~19\,
	combout => \t80s:cpu|u0|Add6~20_combout\,
	cout => \t80s:cpu|u0|Add6~21\);

-- Location: LCCOMB_X39_Y21_N30
\t80s:cpu|u0|Regs|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux37~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|RegAddrC\(1))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsH[6][2]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsH[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[4][2]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux37~0_combout\);

-- Location: LCCOMB_X38_Y21_N30
\t80s:cpu|u0|Regs|Mux37~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux37~1_combout\ = (\t80s:cpu|u0|Regs|Mux37~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][2]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux37~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][2]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux37~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][2]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][2]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux37~1_combout\);

-- Location: LCCOMB_X37_Y22_N26
\t80s:cpu|u0|Regs|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux37~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][2]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsH[0][2]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsH[1][2]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[0][2]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux37~2_combout\);

-- Location: LCCOMB_X36_Y22_N20
\t80s:cpu|u0|Regs|Mux37~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux37~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux37~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][2]~q\)) # (!\t80s:cpu|u0|Regs|Mux37~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][2]~q\))))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (((\t80s:cpu|u0|Regs|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][2]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[2][2]~q\,
	datad => \t80s:cpu|u0|Regs|Mux37~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux37~3_combout\);

-- Location: LCCOMB_X42_Y22_N0
\t80s:cpu|u0|SP~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~47_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux37~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux37~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux37~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux37~3_combout\,
	combout => \t80s:cpu|u0|SP~47_combout\);

-- Location: LCCOMB_X41_Y26_N22
\t80s:cpu|u0|SP~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~48_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~47_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~5_combout\,
	datab => \t80s:cpu|u0|Add6~20_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|SP~47_combout\,
	combout => \t80s:cpu|u0|SP~48_combout\);

-- Location: LCCOMB_X41_Y26_N26
\t80s:cpu|u0|SP~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~46_combout\ = (!\t80s:cpu|u0|SP\(10) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|SP~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datad => \t80s:cpu|u0|SP\(10),
	combout => \t80s:cpu|u0|SP~46_combout\);

-- Location: LCCOMB_X41_Y26_N24
\t80s:cpu|u0|SP~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~49_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|Save_Mux[2]~12_combout\)))) # (!\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|SP~48_combout\ & ((!\t80s:cpu|u0|SP~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~48_combout\,
	datab => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	datac => \t80s:cpu|u0|SP~46_combout\,
	datad => \t80s:cpu|u0|SP~40_combout\,
	combout => \t80s:cpu|u0|SP~49_combout\);

-- Location: FF_X41_Y26_N25
\t80s:cpu|u0|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~49_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(10));

-- Location: LCCOMB_X42_Y26_N22
\t80s:cpu|u0|Add6~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~22_combout\ = (\t80s:cpu|u0|SP\(11) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~21\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add6~21\) # (GND))))) # (!\t80s:cpu|u0|SP\(11) & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add6~21\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~21\))))
-- \t80s:cpu|u0|Add6~23\ = CARRY((\t80s:cpu|u0|SP\(11) & ((!\t80s:cpu|u0|Add6~21\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))) # (!\t80s:cpu|u0|SP\(11) & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(11),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~21\,
	combout => \t80s:cpu|u0|Add6~22_combout\,
	cout => \t80s:cpu|u0|Add6~23\);

-- Location: LCCOMB_X43_Y26_N26
\t80s:cpu|u0|SP~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~52_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~51_combout\) # ((\t80s:cpu|u0|Add6~22_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~51_combout\,
	datab => \t80s:cpu|u0|Add6~22_combout\,
	datac => \t80s:cpu|u0|SP~5_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~52_combout\);

-- Location: LCCOMB_X44_Y26_N4
\t80s:cpu|u0|SP~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~50_combout\ = (!\t80s:cpu|u0|SP\(11) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|mcode|Mux270~0_combout\ & !\t80s:cpu|u0|SP~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP~2_combout\,
	datad => \t80s:cpu|u0|SP\(11),
	combout => \t80s:cpu|u0|SP~50_combout\);

-- Location: LCCOMB_X43_Y26_N24
\t80s:cpu|u0|SP~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~53_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|Save_Mux[3]~28_combout\)))) # (!\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|SP~52_combout\ & ((!\t80s:cpu|u0|SP~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~52_combout\,
	datab => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	datac => \t80s:cpu|u0|SP~40_combout\,
	datad => \t80s:cpu|u0|SP~50_combout\,
	combout => \t80s:cpu|u0|SP~53_combout\);

-- Location: FF_X43_Y26_N25
\t80s:cpu|u0|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~53_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(11));

-- Location: LCCOMB_X40_Y27_N26
\t80s:cpu|u0|Mux96~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux96~4_combout\ = (!\t80s:cpu|u0|SP\(11) & (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & !\t80s:cpu|u0|mcode|Mux252~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|SP\(11),
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|Mux96~4_combout\);

-- Location: LCCOMB_X39_Y27_N18
\t80s:cpu|u0|Mux96~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux96~5_combout\ = (\t80s:cpu|u0|Mux96~3_combout\ & (((\t80s:cpu|u0|Mux96~4_combout\) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\)))) # (!\t80s:cpu|u0|Mux96~3_combout\ & (\t80s:cpu|u0|Mux96~0_combout\ & (\t80s:cpu|u0|mcode|Mux253~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux96~3_combout\,
	datab => \t80s:cpu|u0|Mux96~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datad => \t80s:cpu|u0|Mux96~4_combout\,
	combout => \t80s:cpu|u0|Mux96~5_combout\);

-- Location: LCCOMB_X39_Y27_N0
\t80s:cpu|u0|BusA[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[3]~3_combout\ = (\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|u0|BusA\(3))))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|BusA\(3)))) # (!\t80s:cpu|u0|Mux99~0_combout\ & (\t80s:cpu|u0|Mux96~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Mux96~5_combout\,
	datac => \t80s:cpu|u0|BusA\(3),
	datad => \t80s:cpu|u0|Mux99~0_combout\,
	combout => \t80s:cpu|u0|BusA[3]~3_combout\);

-- Location: FF_X39_Y27_N1
\t80s:cpu|u0|BusA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(3));

-- Location: LCCOMB_X34_Y28_N18
\t80s:cpu|u0|F~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~34_combout\ = (\t80s:cpu|u0|BusA\(3)) # ((\t80s:cpu|u0|BusA\(2) & \t80s:cpu|u0|BusA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(2),
	datac => \t80s:cpu|u0|BusA\(1),
	datad => \t80s:cpu|u0|BusA\(3),
	combout => \t80s:cpu|u0|F~34_combout\);

-- Location: LCCOMB_X42_Y28_N18
\t80s:cpu|u0|process_0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~14_combout\ = (!\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|ISet\(1) & \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|process_0~14_combout\);

-- Location: LCCOMB_X43_Y28_N6
\t80s:cpu|u0|process_0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~17_combout\ = (!\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|TState\(0) & !\t80s:cpu|u0|TState\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|u0|process_0~17_combout\);

-- Location: LCCOMB_X42_Y29_N14
\t80s:cpu|u0|process_0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~18_combout\ = (\t80s:cpu|u0|process_0~14_combout\ & (\t80s:cpu|u0|mcode|Mux231~0_combout\ & (\t80s:cpu|u0|mcode|Mux231~1_combout\ & \t80s:cpu|u0|process_0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~14_combout\,
	datab => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datad => \t80s:cpu|u0|process_0~17_combout\,
	combout => \t80s:cpu|u0|process_0~18_combout\);

-- Location: LCCOMB_X40_Y28_N24
\t80s:cpu|u0|process_0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~10_combout\ = (!\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|process_0~10_combout\);

-- Location: LCCOMB_X41_Y28_N12
\t80s:cpu|u0|process_0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~16_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux198~0_combout\ & (\t80s:cpu|Equal0~2_combout\ & \t80s:cpu|u0|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|process_0~10_combout\,
	combout => \t80s:cpu|u0|process_0~16_combout\);

-- Location: LCCOMB_X41_Y29_N10
\t80s:cpu|u0|F~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~31_combout\ = (!\t80s:cpu|u0|process_0~18_combout\ & (!\t80s:cpu|u0|F~9_combout\ & ((!\t80s:cpu|u0|process_0~16_combout\) # (!\t80s:cpu|u0|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~18_combout\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|F~9_combout\,
	datad => \t80s:cpu|u0|process_0~16_combout\,
	combout => \t80s:cpu|u0|F~31_combout\);

-- Location: LCCOMB_X42_Y28_N12
\t80s:cpu|u0|mcode|Mux284~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux284~1_combout\ = (\t80s:cpu|u0|mcode|Mux284~0_combout\ & (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IntE_FF1~0_combout\ & !\t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux284~0_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IntE_FF1~0_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux284~1_combout\);

-- Location: LCCOMB_X42_Y28_N16
\t80s:cpu|u0|F~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~69_combout\ = (\t80s:cpu|u0|Equal3~4_combout\ & (\t80s:cpu|u0|mcode|Mux101~0_combout\ & (\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux101~0_combout\,
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|F~69_combout\);

-- Location: LCCOMB_X41_Y28_N28
\t80s:cpu|u0|F~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~45_combout\ = (\t80s:cpu|u0|mcode|Mux284~1_combout\ & ((\t80s:cpu|u0|ISet\(1)) # ((\t80s:cpu|u0|ISet\(0)) # (!\t80s:cpu|u0|F~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux284~1_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|F~69_combout\,
	combout => \t80s:cpu|u0|F~45_combout\);

-- Location: FF_X41_Y28_N5
\t80s:cpu|u0|Fp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(1),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(1));

-- Location: LCCOMB_X41_Y28_N4
\t80s:cpu|u0|F~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~46_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Fp\(1))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|F~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|F~45_combout\,
	datac => \t80s:cpu|u0|Fp\(1),
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~46_combout\);

-- Location: LCCOMB_X41_Y28_N6
\t80s:cpu|u0|F~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~47_combout\ = (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|F~69_combout\) # (!\t80s:cpu|u0|Equal0~2_combout\)) # (!\t80s:cpu|u0|mcode|Mux279~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|F~69_combout\,
	combout => \t80s:cpu|u0|F~47_combout\);

-- Location: LCCOMB_X41_Y28_N2
\t80s:cpu|u0|F~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~48_combout\ = (\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|F\(1))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|F~46_combout\) # ((!\t80s:cpu|u0|F\(1) & \t80s:cpu|u0|F~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(1),
	datab => \t80s:cpu|u0|F~46_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|F~47_combout\,
	combout => \t80s:cpu|u0|F~48_combout\);

-- Location: LCCOMB_X41_Y30_N10
\t80s:cpu|u0|Equal15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal15~0_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|ALU_Op_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|Equal15~0_combout\);

-- Location: LCCOMB_X40_Y30_N8
\t80s:cpu|u0|mcode|Mux295~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux295~0_combout\ = (\t80s:cpu|u0|mcode|Mux190~0_combout\ & (\t80s:cpu|u0|mcode|Mux75~3_combout\ & (\t80s:cpu|u0|mcode|Mux276~0_combout\ & \t80s:cpu|u0|mcode|Mux291~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux75~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux276~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux291~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux295~0_combout\);

-- Location: LCCOMB_X40_Y30_N18
\t80s:cpu|u0|process_0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~8_combout\ = (\t80s:cpu|u0|Equal15~0_combout\) # ((!\t80s:cpu|u0|mcode|Mux295~0_combout\ & \t80s:cpu|u0|Save_ALU_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Equal15~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux295~0_combout\,
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|process_0~8_combout\);

-- Location: LCCOMB_X38_Y29_N8
\t80s:cpu|u0|alu|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux18~0_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux18~0_combout\);

-- Location: LCCOMB_X41_Y29_N18
\t80s:cpu|u0|F~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~44_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|Mux18~0_combout\ $ (\t80s:cpu|u0|ALU_Op_r\(1))))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (((!\t80s:cpu|u0|alu|Mux18~0_combout\ & \t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|alu|Mux18~0_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|F~44_combout\);

-- Location: LCCOMB_X41_Y29_N28
\t80s:cpu|u0|F~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~49_combout\ = (\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|F~44_combout\))) # (!\t80s:cpu|u0|process_0~8_combout\ & (\t80s:cpu|u0|F~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~48_combout\,
	datac => \t80s:cpu|u0|process_0~8_combout\,
	datad => \t80s:cpu|u0|F~44_combout\,
	combout => \t80s:cpu|u0|F~49_combout\);

-- Location: LCCOMB_X41_Y29_N26
\t80s:cpu|u0|F~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~50_combout\ = (\t80s:cpu|u0|F~31_combout\ & (!\t80s:cpu|u0|F~49_combout\ & ((!\t80s:cpu|u0|Save_Mux[1]~25_combout\) # (!\t80s:cpu|u0|F~9_combout\)))) # (!\t80s:cpu|u0|F~31_combout\ & (((!\t80s:cpu|u0|Save_Mux[1]~25_combout\) # 
-- (!\t80s:cpu|u0|F~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~31_combout\,
	datab => \t80s:cpu|u0|F~49_combout\,
	datac => \t80s:cpu|u0|F~9_combout\,
	datad => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	combout => \t80s:cpu|u0|F~50_combout\);

-- Location: FF_X41_Y29_N27
\t80s:cpu|u0|F[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~50_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(1));

-- Location: LCCOMB_X34_Y28_N20
\t80s:cpu|u0|alu|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|LessThan1~0_combout\ = (\t80s:cpu|u0|BusA\(3) & ((\t80s:cpu|u0|BusA\(2)) # (\t80s:cpu|u0|BusA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(2),
	datac => \t80s:cpu|u0|BusA\(1),
	datad => \t80s:cpu|u0|BusA\(3),
	combout => \t80s:cpu|u0|alu|LessThan1~0_combout\);

-- Location: LCCOMB_X37_Y28_N30
\t80s:cpu|u0|F~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~35_combout\ = (\t80s:cpu|u0|F\(1) & (((!\t80s:cpu|u0|alu|LessThan1~0_combout\)))) # (!\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|F~34_combout\) # ((\t80s:cpu|u0|F\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~34_combout\,
	datab => \t80s:cpu|u0|F\(4),
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|F~35_combout\);

-- Location: LCCOMB_X37_Y28_N18
\t80s:cpu|u0|F~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~36_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(2) & (!\t80s:cpu|u0|F~35_combout\ & !\t80s:cpu|u0|ALU_Op_r\(0))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|ALU_Op_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~35_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|F~36_combout\);

-- Location: LCCOMB_X37_Y28_N8
\t80s:cpu|u0|F~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~33_combout\ = (!\t80s:cpu|u0|F\(4) & (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0)) # (!\t80s:cpu|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(4),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|F~33_combout\);

-- Location: LCCOMB_X39_Y30_N6
\t80s:cpu|u0|alu|B_i~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~3_combout\ = \t80s:cpu|u0|BusB\(3) $ (\t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(3),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|B_i~3_combout\);

-- Location: LCCOMB_X39_Y30_N4
\t80s:cpu|u0|alu|B_i~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~4_combout\ = \t80s:cpu|u0|ALU_Op_r\(1) $ (\t80s:cpu|u0|BusB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|BusB\(2),
	combout => \t80s:cpu|u0|alu|B_i~4_combout\);

-- Location: LCCOMB_X39_Y30_N20
\t80s:cpu|u0|alu|B_i~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~5_combout\ = \t80s:cpu|u0|ALU_Op_r\(1) $ (\t80s:cpu|u0|BusB\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|BusB\(1),
	combout => \t80s:cpu|u0|alu|B_i~5_combout\);

-- Location: LCCOMB_X37_Y30_N24
\t80s:cpu|u0|alu|B_i~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~6_combout\ = \t80s:cpu|u0|BusB\(0) $ (\t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|B_i~6_combout\);

-- Location: LCCOMB_X40_Y30_N6
\t80s:cpu|u0|alu|comb~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|comb~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|F\(0) & !\t80s:cpu|u0|ALU_Op_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|F\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|comb~0_combout\);

-- Location: LCCOMB_X38_Y30_N6
\t80s:cpu|u0|alu|Add0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add0~1_cout\ = CARRY(\t80s:cpu|u0|alu|comb~0_combout\ $ (\t80s:cpu|u0|ALU_Op_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|comb~0_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => VCC,
	cout => \t80s:cpu|u0|alu|Add0~1_cout\);

-- Location: LCCOMB_X38_Y30_N8
\t80s:cpu|u0|alu|Q_v[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[0]~0_combout\ = (\t80s:cpu|u0|BusA\(0) & ((\t80s:cpu|u0|alu|B_i~6_combout\ & (\t80s:cpu|u0|alu|Add0~1_cout\ & VCC)) # (!\t80s:cpu|u0|alu|B_i~6_combout\ & (!\t80s:cpu|u0|alu|Add0~1_cout\)))) # (!\t80s:cpu|u0|BusA\(0) & 
-- ((\t80s:cpu|u0|alu|B_i~6_combout\ & (!\t80s:cpu|u0|alu|Add0~1_cout\)) # (!\t80s:cpu|u0|alu|B_i~6_combout\ & ((\t80s:cpu|u0|alu|Add0~1_cout\) # (GND)))))
-- \t80s:cpu|u0|alu|Q_v[0]~1\ = CARRY((\t80s:cpu|u0|BusA\(0) & (!\t80s:cpu|u0|alu|B_i~6_combout\ & !\t80s:cpu|u0|alu|Add0~1_cout\)) # (!\t80s:cpu|u0|BusA\(0) & ((!\t80s:cpu|u0|alu|Add0~1_cout\) # (!\t80s:cpu|u0|alu|B_i~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(0),
	datab => \t80s:cpu|u0|alu|B_i~6_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add0~1_cout\,
	combout => \t80s:cpu|u0|alu|Q_v[0]~0_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[0]~1\);

-- Location: LCCOMB_X38_Y30_N10
\t80s:cpu|u0|alu|Q_v[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[1]~2_combout\ = ((\t80s:cpu|u0|alu|B_i~5_combout\ $ (\t80s:cpu|u0|BusA\(1) $ (!\t80s:cpu|u0|alu|Q_v[0]~1\)))) # (GND)
-- \t80s:cpu|u0|alu|Q_v[1]~3\ = CARRY((\t80s:cpu|u0|alu|B_i~5_combout\ & ((\t80s:cpu|u0|BusA\(1)) # (!\t80s:cpu|u0|alu|Q_v[0]~1\))) # (!\t80s:cpu|u0|alu|B_i~5_combout\ & (\t80s:cpu|u0|BusA\(1) & !\t80s:cpu|u0|alu|Q_v[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|B_i~5_combout\,
	datab => \t80s:cpu|u0|BusA\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Q_v[0]~1\,
	combout => \t80s:cpu|u0|alu|Q_v[1]~2_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[1]~3\);

-- Location: LCCOMB_X38_Y30_N12
\t80s:cpu|u0|alu|Q_v[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[2]~4_combout\ = (\t80s:cpu|u0|alu|B_i~4_combout\ & ((\t80s:cpu|u0|BusA\(2) & (\t80s:cpu|u0|alu|Q_v[1]~3\ & VCC)) # (!\t80s:cpu|u0|BusA\(2) & (!\t80s:cpu|u0|alu|Q_v[1]~3\)))) # (!\t80s:cpu|u0|alu|B_i~4_combout\ & 
-- ((\t80s:cpu|u0|BusA\(2) & (!\t80s:cpu|u0|alu|Q_v[1]~3\)) # (!\t80s:cpu|u0|BusA\(2) & ((\t80s:cpu|u0|alu|Q_v[1]~3\) # (GND)))))
-- \t80s:cpu|u0|alu|Q_v[2]~5\ = CARRY((\t80s:cpu|u0|alu|B_i~4_combout\ & (!\t80s:cpu|u0|BusA\(2) & !\t80s:cpu|u0|alu|Q_v[1]~3\)) # (!\t80s:cpu|u0|alu|B_i~4_combout\ & ((!\t80s:cpu|u0|alu|Q_v[1]~3\) # (!\t80s:cpu|u0|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|B_i~4_combout\,
	datab => \t80s:cpu|u0|BusA\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Q_v[1]~3\,
	combout => \t80s:cpu|u0|alu|Q_v[2]~4_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[2]~5\);

-- Location: LCCOMB_X38_Y30_N14
\t80s:cpu|u0|alu|Q_v[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[3]~6_combout\ = ((\t80s:cpu|u0|alu|B_i~3_combout\ $ (\t80s:cpu|u0|BusA\(3) $ (!\t80s:cpu|u0|alu|Q_v[2]~5\)))) # (GND)
-- \t80s:cpu|u0|alu|Q_v[3]~7\ = CARRY((\t80s:cpu|u0|alu|B_i~3_combout\ & ((\t80s:cpu|u0|BusA\(3)) # (!\t80s:cpu|u0|alu|Q_v[2]~5\))) # (!\t80s:cpu|u0|alu|B_i~3_combout\ & (\t80s:cpu|u0|BusA\(3) & !\t80s:cpu|u0|alu|Q_v[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|B_i~3_combout\,
	datab => \t80s:cpu|u0|BusA\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Q_v[2]~5\,
	combout => \t80s:cpu|u0|alu|Q_v[3]~6_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[3]~7\);

-- Location: LCCOMB_X38_Y30_N16
\t80s:cpu|u0|alu|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add0~2_combout\ = \t80s:cpu|u0|alu|Q_v[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \t80s:cpu|u0|alu|Q_v[3]~7\,
	combout => \t80s:cpu|u0|alu|Add0~2_combout\);

-- Location: LCCOMB_X37_Y28_N28
\t80s:cpu|u0|F~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~32_combout\ = (\t80s:cpu|u0|alu|Add0~2_combout\ & (!\t80s:cpu|u0|ALU_Op_r\(1) & ((!\t80s:cpu|u0|ALU_Op_r\(0)) # (!\t80s:cpu|u0|ALU_Op_r\(2))))) # (!\t80s:cpu|u0|alu|Add0~2_combout\ & (\t80s:cpu|u0|ALU_Op_r\(1) $ (((\t80s:cpu|u0|ALU_Op_r\(2) 
-- & !\t80s:cpu|u0|ALU_Op_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add0~2_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|F~32_combout\);

-- Location: LCCOMB_X37_Y28_N0
\t80s:cpu|u0|F~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~37_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|F~36_combout\) # ((\t80s:cpu|u0|F~33_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (((\t80s:cpu|u0|F~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|F~36_combout\,
	datac => \t80s:cpu|u0|F~33_combout\,
	datad => \t80s:cpu|u0|F~32_combout\,
	combout => \t80s:cpu|u0|F~37_combout\);

-- Location: LCCOMB_X41_Y30_N12
\t80s:cpu|u0|mcode|Mux286~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux286~0_combout\ = (\t80s:cpu|u0|Equal3~4_combout\ & (\t80s:cpu|u0|Equal4~1_combout\ & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & \t80s:cpu|u0|mcode|Mux101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~4_combout\,
	datab => \t80s:cpu|u0|Equal4~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux101~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux286~0_combout\);

-- Location: LCCOMB_X41_Y30_N18
\t80s:cpu|u0|mcode|Mux285~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux285~0_combout\ = (\t80s:cpu|u0|Equal4~4_combout\ & (\t80s:cpu|u0|mcode|Mux101~0_combout\ & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & \t80s:cpu|u0|mcode|Mux101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux101~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux101~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux285~0_combout\);

-- Location: LCCOMB_X41_Y30_N20
\t80s:cpu|u0|F~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~40_combout\ = (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|mcode|Mux286~0_combout\ & !\t80s:cpu|u0|mcode|Mux285~0_combout\)) # (!\t80s:cpu|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux286~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux285~0_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~40_combout\);

-- Location: FF_X41_Y30_N7
\t80s:cpu|u0|Fp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(4),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(4));

-- Location: LCCOMB_X41_Y30_N28
\t80s:cpu|u0|F~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~38_combout\ = (!\t80s:cpu|u0|mcode|Mux286~0_combout\ & ((\t80s:cpu|u0|mcode|Mux285~0_combout\ & (!\t80s:cpu|u0|F\(0))) # (!\t80s:cpu|u0|mcode|Mux285~0_combout\ & ((\t80s:cpu|u0|mcode|Mux284~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux286~0_combout\,
	datab => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|mcode|Mux284~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux285~0_combout\,
	combout => \t80s:cpu|u0|F~38_combout\);

-- Location: LCCOMB_X41_Y30_N6
\t80s:cpu|u0|F~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~39_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Fp\(4))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|F~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Fp\(4),
	datad => \t80s:cpu|u0|F~38_combout\,
	combout => \t80s:cpu|u0|F~39_combout\);

-- Location: LCCOMB_X41_Y30_N8
\t80s:cpu|u0|F~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~41_combout\ = (\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|F\(4))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|F~39_combout\) # ((!\t80s:cpu|u0|F\(4) & \t80s:cpu|u0|F~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(4),
	datab => \t80s:cpu|u0|F~40_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|F~39_combout\,
	combout => \t80s:cpu|u0|F~41_combout\);

-- Location: LCCOMB_X41_Y29_N4
\t80s:cpu|u0|F~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~42_combout\ = (\t80s:cpu|u0|process_0~8_combout\ & (\t80s:cpu|u0|F~37_combout\)) # (!\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|F~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~37_combout\,
	datab => \t80s:cpu|u0|F~41_combout\,
	datac => \t80s:cpu|u0|process_0~8_combout\,
	combout => \t80s:cpu|u0|F~42_combout\);

-- Location: LCCOMB_X41_Y29_N14
\t80s:cpu|u0|F~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~43_combout\ = (\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|Save_Mux[4]~33_combout\ & ((!\t80s:cpu|u0|F~31_combout\) # (!\t80s:cpu|u0|F~42_combout\)))) # (!\t80s:cpu|u0|F~9_combout\ & (((!\t80s:cpu|u0|F~31_combout\)) # 
-- (!\t80s:cpu|u0|F~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~9_combout\,
	datab => \t80s:cpu|u0|F~42_combout\,
	datac => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	datad => \t80s:cpu|u0|F~31_combout\,
	combout => \t80s:cpu|u0|F~43_combout\);

-- Location: FF_X41_Y29_N15
\t80s:cpu|u0|F[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~43_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(4));

-- Location: LCCOMB_X42_Y24_N12
\t80s:cpu|u0|SP~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~58_combout\ = (!\t80s:cpu|u0|SP\(13) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~2_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP\(13),
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~58_combout\);

-- Location: LCCOMB_X42_Y26_N24
\t80s:cpu|u0|Add6~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~24_combout\ = ((\t80s:cpu|u0|SP\(12) $ (\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Add6~23\)))) # (GND)
-- \t80s:cpu|u0|Add6~25\ = CARRY((\t80s:cpu|u0|SP\(12) & (\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~23\)) # (!\t80s:cpu|u0|SP\(12) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\) # (!\t80s:cpu|u0|Add6~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(12),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~23\,
	combout => \t80s:cpu|u0|Add6~24_combout\,
	cout => \t80s:cpu|u0|Add6~25\);

-- Location: LCCOMB_X42_Y26_N26
\t80s:cpu|u0|Add6~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~26_combout\ = (\t80s:cpu|u0|SP\(13) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~25\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add6~25\) # (GND))))) # (!\t80s:cpu|u0|SP\(13) & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add6~25\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~25\))))
-- \t80s:cpu|u0|Add6~27\ = CARRY((\t80s:cpu|u0|SP\(13) & ((!\t80s:cpu|u0|Add6~25\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))) # (!\t80s:cpu|u0|SP\(13) & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(13),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~25\,
	combout => \t80s:cpu|u0|Add6~26_combout\,
	cout => \t80s:cpu|u0|Add6~27\);

-- Location: LCCOMB_X39_Y21_N28
\t80s:cpu|u0|Regs|Mux34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux34~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|RegAddrC\(1))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsH[6][5]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[4][5]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux34~0_combout\);

-- Location: LCCOMB_X38_Y21_N20
\t80s:cpu|u0|Regs|Mux34~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux34~1_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|Mux34~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][5]~q\))) # (!\t80s:cpu|u0|Regs|Mux34~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][5]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (((\t80s:cpu|u0|Regs|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsH[5][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][5]~q\,
	datad => \t80s:cpu|u0|Regs|Mux34~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux34~1_combout\);

-- Location: LCCOMB_X37_Y22_N22
\t80s:cpu|u0|Regs|Mux34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux34~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][5]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsH[0][5]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsH[1][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[0][5]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux34~2_combout\);

-- Location: LCCOMB_X38_Y22_N28
\t80s:cpu|u0|Regs|Mux34~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux34~3_combout\ = (\t80s:cpu|u0|Regs|Mux34~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][5]~q\)) # (!\t80s:cpu|u0|RegAddrC\(1)))) # (!\t80s:cpu|u0|Regs|Mux34~2_combout\ & (\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsH[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux34~2_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[2][5]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[3][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux34~3_combout\);

-- Location: LCCOMB_X41_Y22_N12
\t80s:cpu|u0|SP~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~59_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux34~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux34~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux34~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux34~3_combout\,
	combout => \t80s:cpu|u0|SP~59_combout\);

-- Location: LCCOMB_X42_Y24_N28
\t80s:cpu|u0|SP~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~60_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~59_combout\) # ((\t80s:cpu|u0|Add6~26_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add6~26_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP~59_combout\,
	datad => \t80s:cpu|u0|SP~5_combout\,
	combout => \t80s:cpu|u0|SP~60_combout\);

-- Location: LCCOMB_X42_Y24_N22
\t80s:cpu|u0|SP~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~61_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|Save_Mux[5]~38_combout\)))) # (!\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|SP~58_combout\ & ((!\t80s:cpu|u0|SP~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~58_combout\,
	datab => \t80s:cpu|u0|SP~40_combout\,
	datac => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	datad => \t80s:cpu|u0|SP~60_combout\,
	combout => \t80s:cpu|u0|SP~61_combout\);

-- Location: FF_X42_Y24_N23
\t80s:cpu|u0|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~61_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(13));

-- Location: LCCOMB_X42_Y26_N28
\t80s:cpu|u0|Add6~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~28_combout\ = ((\t80s:cpu|u0|SP\(14) $ (\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Add6~27\)))) # (GND)
-- \t80s:cpu|u0|Add6~29\ = CARRY((\t80s:cpu|u0|SP\(14) & (\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~27\)) # (!\t80s:cpu|u0|SP\(14) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\) # (!\t80s:cpu|u0|Add6~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(14),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~27\,
	combout => \t80s:cpu|u0|Add6~28_combout\,
	cout => \t80s:cpu|u0|Add6~29\);

-- Location: FF_X37_Y22_N15
\t80s:cpu|u0|Regs|RegsH[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][6]~q\);

-- Location: FF_X37_Y22_N21
\t80s:cpu|u0|Regs|RegsH[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][6]~q\);

-- Location: LCCOMB_X37_Y22_N20
\t80s:cpu|u0|Regs|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux1~2_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|RegsH[1][6]~q\) # (\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][6]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[0][6]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][6]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux1~2_combout\);

-- Location: FF_X38_Y22_N13
\t80s:cpu|u0|Regs|RegsH[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][6]~q\);

-- Location: FF_X38_Y22_N27
\t80s:cpu|u0|Regs|RegsH[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][6]~q\);

-- Location: LCCOMB_X37_Y22_N24
\t80s:cpu|u0|Regs|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux1~3_combout\ = (\t80s:cpu|u0|Regs|Mux1~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][6]~q\)) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\))) # (!\t80s:cpu|u0|Regs|Mux1~2_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsH[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux1~2_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[2][6]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[3][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux1~3_combout\);

-- Location: LCCOMB_X40_Y24_N24
\t80s:cpu|u0|Regs|RegsH[4][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[4][6]~feeder_combout\ = \t80s:cpu|u0|RegDIH[6]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[4][6]~feeder_combout\);

-- Location: FF_X40_Y24_N25
\t80s:cpu|u0|Regs|RegsH[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[4][6]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][6]~q\);

-- Location: LCCOMB_X40_Y24_N22
\t80s:cpu|u0|Regs|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux1~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[6][6]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[6][6]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[4][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux1~0_combout\);

-- Location: FF_X38_Y21_N19
\t80s:cpu|u0|Regs|RegsH[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][6]~q\);

-- Location: FF_X38_Y21_N3
\t80s:cpu|u0|Regs|RegsH[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][6]~q\);

-- Location: LCCOMB_X38_Y21_N18
\t80s:cpu|u0|Regs|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux1~1_combout\ = (\t80s:cpu|u0|Regs|Mux1~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][6]~q\)) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\))) # (!\t80s:cpu|u0|Regs|Mux1~0_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsH[5][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux1~0_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][6]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[7][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux1~1_combout\);

-- Location: LCCOMB_X38_Y23_N28
\t80s:cpu|u0|Regs|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux1~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux1~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux1~3_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|Mux1~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux1~4_combout\);

-- Location: LCCOMB_X36_Y26_N28
\t80s:cpu|u0|Add9~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~28_combout\ = ((\t80s:cpu|u0|Regs|Mux1~4_combout\ $ (\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (!\t80s:cpu|u0|Add9~27\)))) # (GND)
-- \t80s:cpu|u0|Add9~29\ = CARRY((\t80s:cpu|u0|Regs|Mux1~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\) # (!\t80s:cpu|u0|Add9~27\))) # (!\t80s:cpu|u0|Regs|Mux1~4_combout\ & (\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux1~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~27\,
	combout => \t80s:cpu|u0|Add9~28_combout\,
	cout => \t80s:cpu|u0|Add9~29\);

-- Location: LCCOMB_X38_Y22_N24
\t80s:cpu|u0|Regs|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux17~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][6]~q\) # ((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][6]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[0][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux17~2_combout\);

-- Location: LCCOMB_X38_Y22_N30
\t80s:cpu|u0|Regs|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux17~3_combout\ = (\t80s:cpu|u0|Regs|Mux17~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][6]~q\) # ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|Regs|Mux17~2_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][6]~q\,
	datab => \t80s:cpu|u0|Regs|Mux17~2_combout\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux17~3_combout\);

-- Location: LCCOMB_X40_Y24_N0
\t80s:cpu|u0|Regs|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux17~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][6]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[4][6]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux17~0_combout\);

-- Location: LCCOMB_X38_Y21_N24
\t80s:cpu|u0|Regs|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux17~1_combout\ = (\t80s:cpu|u0|Regs|Mux17~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][6]~q\) # ((!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux17~0_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux17~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[7][6]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[5][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux17~1_combout\);

-- Location: LCCOMB_X38_Y21_N6
\t80s:cpu|u0|RegDIH[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[6]~25_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux17~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux17~3_combout\,
	datab => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datad => \t80s:cpu|u0|Regs|Mux17~1_combout\,
	combout => \t80s:cpu|u0|RegDIH[6]~25_combout\);

-- Location: LCCOMB_X38_Y25_N28
\t80s:cpu|u0|RegDIH[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[6]~26_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIH[6]~25_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|RegDIH[6]~25_combout\,
	datac => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	datad => \t80s:cpu|u0|RegAddrB~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[6]~26_combout\);

-- Location: FF_X37_Y25_N15
\t80s:cpu|u0|RegBusA_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux1~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(14));

-- Location: LCCOMB_X38_Y25_N18
\t80s:cpu|u0|RegDIH[6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[6]~24_combout\ = (\t80s:cpu|u0|RegBusA_r\(14) & (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|TState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegBusA_r\(14),
	datab => \t80s:cpu|u0|Equal57~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|RegDIH[6]~24_combout\);

-- Location: LCCOMB_X37_Y25_N12
\t80s:cpu|u0|RegDIH[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[6]~27_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (\t80s:cpu|u0|Add9~28_combout\)) # (!\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|RegDIH[6]~26_combout\) # (\t80s:cpu|u0|RegDIH[6]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~28_combout\,
	datab => \t80s:cpu|u0|RegDIH[6]~26_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIH[6]~24_combout\,
	combout => \t80s:cpu|u0|RegDIH[6]~27_combout\);

-- Location: LCCOMB_X40_Y24_N12
\t80s:cpu|u0|Regs|RegsH[6][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[6][6]~feeder_combout\ = \t80s:cpu|u0|RegDIH[6]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[6]~27_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[6][6]~feeder_combout\);

-- Location: FF_X40_Y24_N13
\t80s:cpu|u0|Regs|RegsH[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[6][6]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][6]~q\);

-- Location: LCCOMB_X40_Y24_N4
\t80s:cpu|u0|Regs|Mux33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux33~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsH[6][6]~q\)) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- ((\t80s:cpu|u0|Regs|RegsH[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[6][6]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|RegAddrC\(1),
	datad => \t80s:cpu|u0|Regs|RegsH[4][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux33~0_combout\);

-- Location: LCCOMB_X38_Y21_N2
\t80s:cpu|u0|Regs|Mux33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux33~1_combout\ = (\t80s:cpu|u0|Regs|Mux33~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][6]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux33~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][6]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux33~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][6]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][6]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux33~1_combout\);

-- Location: LCCOMB_X37_Y22_N14
\t80s:cpu|u0|Regs|Mux33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux33~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1)) # ((\t80s:cpu|u0|Regs|RegsH[1][6]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(0) & (!\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsH[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[0][6]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[1][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux33~2_combout\);

-- Location: LCCOMB_X38_Y22_N12
\t80s:cpu|u0|Regs|Mux33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux33~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux33~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][6]~q\)) # (!\t80s:cpu|u0|Regs|Mux33~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][6]~q\))))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (((\t80s:cpu|u0|Regs|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][6]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[2][6]~q\,
	datad => \t80s:cpu|u0|Regs|Mux33~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux33~3_combout\);

-- Location: LCCOMB_X44_Y26_N18
\t80s:cpu|u0|SP~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~63_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux33~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux33~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux33~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux33~3_combout\,
	combout => \t80s:cpu|u0|SP~63_combout\);

-- Location: LCCOMB_X43_Y26_N16
\t80s:cpu|u0|SP~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~64_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~63_combout\) # ((\t80s:cpu|u0|Add6~28_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|Add6~28_combout\,
	datac => \t80s:cpu|u0|SP~5_combout\,
	datad => \t80s:cpu|u0|SP~63_combout\,
	combout => \t80s:cpu|u0|SP~64_combout\);

-- Location: LCCOMB_X43_Y26_N10
\t80s:cpu|u0|SP~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~62_combout\ = (!\t80s:cpu|u0|SP\(14) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(14),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~62_combout\);

-- Location: LCCOMB_X43_Y26_N6
\t80s:cpu|u0|SP~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~65_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|Save_Mux[6]~4_combout\)))) # (!\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|SP~64_combout\ & ((!\t80s:cpu|u0|SP~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~40_combout\,
	datab => \t80s:cpu|u0|SP~64_combout\,
	datac => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	datad => \t80s:cpu|u0|SP~62_combout\,
	combout => \t80s:cpu|u0|SP~65_combout\);

-- Location: FF_X43_Y26_N7
\t80s:cpu|u0|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~65_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(14));

-- Location: LCCOMB_X39_Y27_N4
\t80s:cpu|u0|Mux93~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux93~4_combout\ = (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & !\t80s:cpu|u0|SP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|SP\(14),
	combout => \t80s:cpu|u0|Mux93~4_combout\);

-- Location: LCCOMB_X39_Y27_N6
\t80s:cpu|u0|Mux93~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux93~1_combout\ = (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & !\t80s:cpu|u0|SP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|SP\(6),
	combout => \t80s:cpu|u0|Mux93~1_combout\);

-- Location: LCCOMB_X38_Y27_N28
\t80s:cpu|u0|Mux93~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux93~2_combout\ = (\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|DI_Reg\(6))) # (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|Regs|Mux1~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (((\t80s:cpu|u0|Regs|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(6),
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|u0|Regs|Mux1~4_combout\,
	combout => \t80s:cpu|u0|Mux93~2_combout\);

-- Location: LCCOMB_X38_Y27_N4
\t80s:cpu|u0|Mux93~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux93~3_combout\ = (\t80s:cpu|u0|mcode|Mux253~5_combout\ & (((\t80s:cpu|u0|mcode|Mux250~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux93~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|Mux93~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux93~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|Mux93~2_combout\,
	combout => \t80s:cpu|u0|Mux93~3_combout\);

-- Location: LCCOMB_X47_Y23_N30
\t80s:cpu|u0|I[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[6]~7_combout\ = !\t80s:cpu|u0|ACC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ACC\(6),
	combout => \t80s:cpu|u0|I[6]~7_combout\);

-- Location: FF_X47_Y23_N31
\t80s:cpu|u0|I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[6]~7_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(6));

-- Location: LCCOMB_X47_Y26_N8
\t80s:cpu|u0|R[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[4]~18_combout\ = (\t80s:cpu|u0|R\(4) & (\t80s:cpu|u0|R[3]~17\ $ (GND))) # (!\t80s:cpu|u0|R\(4) & (!\t80s:cpu|u0|R[3]~17\ & VCC))
-- \t80s:cpu|u0|R[4]~19\ = CARRY((\t80s:cpu|u0|R\(4) & !\t80s:cpu|u0|R[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|R\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|R[3]~17\,
	combout => \t80s:cpu|u0|R[4]~18_combout\,
	cout => \t80s:cpu|u0|R[4]~19\);

-- Location: LCCOMB_X47_Y23_N10
\t80s:cpu|u0|I[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[4]~5_combout\ = !\t80s:cpu|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(4),
	combout => \t80s:cpu|u0|I[4]~5_combout\);

-- Location: FF_X47_Y23_N11
\t80s:cpu|u0|I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[4]~5_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(4));

-- Location: LCCOMB_X42_Y24_N8
\t80s:cpu|u0|ACC~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~21_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|R\(4))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|I\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datab => \t80s:cpu|u0|F~13_combout\,
	datac => \t80s:cpu|u0|R\(4),
	datad => \t80s:cpu|u0|I\(4),
	combout => \t80s:cpu|u0|ACC~21_combout\);

-- Location: FF_X43_Y25_N15
\t80s:cpu|u0|Ap[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(4),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(4));

-- Location: LCCOMB_X43_Y25_N14
\t80s:cpu|u0|ACC~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~19_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(4))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(4) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(4),
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Ap\(4),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~19_combout\);

-- Location: LCCOMB_X42_Y24_N6
\t80s:cpu|u0|ACC~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~20_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & ((!\t80s:cpu|u0|ACC\(4)))) # (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|ACC~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~19_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|F~13_combout\,
	datad => \t80s:cpu|u0|ACC\(4),
	combout => \t80s:cpu|u0|ACC~20_combout\);

-- Location: LCCOMB_X42_Y24_N2
\t80s:cpu|u0|ACC~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~22_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|Save_Mux[4]~33_combout\)) # (!\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|ACC~21_combout\ & !\t80s:cpu|u0|ACC~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~5_combout\,
	datab => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	datac => \t80s:cpu|u0|ACC~21_combout\,
	datad => \t80s:cpu|u0|ACC~20_combout\,
	combout => \t80s:cpu|u0|ACC~22_combout\);

-- Location: FF_X42_Y24_N3
\t80s:cpu|u0|ACC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~22_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(4));

-- Location: LCCOMB_X47_Y26_N28
\t80s:cpu|u0|ACC[4]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[4]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(4),
	combout => \t80s:cpu|u0|ACC[4]~_wirecell_combout\);

-- Location: FF_X47_Y26_N9
\t80s:cpu|u0|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[4]~18_combout\,
	asdata => \t80s:cpu|u0|ACC[4]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(4));

-- Location: LCCOMB_X47_Y26_N10
\t80s:cpu|u0|R[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[5]~20_combout\ = (\t80s:cpu|u0|R\(5) & (!\t80s:cpu|u0|R[4]~19\)) # (!\t80s:cpu|u0|R\(5) & ((\t80s:cpu|u0|R[4]~19\) # (GND)))
-- \t80s:cpu|u0|R[5]~21\ = CARRY((!\t80s:cpu|u0|R[4]~19\) # (!\t80s:cpu|u0|R\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|R[4]~19\,
	combout => \t80s:cpu|u0|R[5]~20_combout\,
	cout => \t80s:cpu|u0|R[5]~21\);

-- Location: LCCOMB_X46_Y22_N16
\t80s:cpu|u0|I[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[5]~6_combout\ = !\t80s:cpu|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ACC\(5),
	combout => \t80s:cpu|u0|I[5]~6_combout\);

-- Location: FF_X46_Y22_N17
\t80s:cpu|u0|I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[5]~6_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(5));

-- Location: LCCOMB_X51_Y22_N12
\t80s:cpu|u0|ACC~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~25_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|R\(5)))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|I\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|I\(5),
	datab => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datac => \t80s:cpu|u0|R\(5),
	datad => \t80s:cpu|u0|F~13_combout\,
	combout => \t80s:cpu|u0|ACC~25_combout\);

-- Location: FF_X41_Y28_N25
\t80s:cpu|u0|Ap[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(5),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(5));

-- Location: LCCOMB_X41_Y28_N24
\t80s:cpu|u0|ACC~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~23_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(5))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(5) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datab => \t80s:cpu|u0|ACC\(5),
	datac => \t80s:cpu|u0|Ap\(5),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~23_combout\);

-- Location: LCCOMB_X42_Y24_N30
\t80s:cpu|u0|ACC~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~24_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|ACC\(5))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|ACC~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(5),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|F~13_combout\,
	datad => \t80s:cpu|u0|ACC~23_combout\,
	combout => \t80s:cpu|u0|ACC~24_combout\);

-- Location: LCCOMB_X42_Y24_N10
\t80s:cpu|u0|ACC~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~26_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[5]~38_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~25_combout\ & ((!\t80s:cpu|u0|ACC~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~25_combout\,
	datab => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	datac => \t80s:cpu|u0|ACC~24_combout\,
	datad => \t80s:cpu|u0|ACC~5_combout\,
	combout => \t80s:cpu|u0|ACC~26_combout\);

-- Location: FF_X42_Y24_N11
\t80s:cpu|u0|ACC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~26_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(5));

-- Location: LCCOMB_X47_Y26_N26
\t80s:cpu|u0|ACC[5]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[5]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(5),
	combout => \t80s:cpu|u0|ACC[5]~_wirecell_combout\);

-- Location: FF_X47_Y26_N11
\t80s:cpu|u0|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[5]~20_combout\,
	asdata => \t80s:cpu|u0|ACC[5]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(5));

-- Location: LCCOMB_X47_Y26_N12
\t80s:cpu|u0|R[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[6]~22_combout\ = \t80s:cpu|u0|R\(6) $ (!\t80s:cpu|u0|R[5]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(6),
	cin => \t80s:cpu|u0|R[5]~21\,
	combout => \t80s:cpu|u0|R[6]~22_combout\);

-- Location: LCCOMB_X47_Y26_N18
\t80s:cpu|u0|ACC[6]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC[6]~_wirecell_combout\ = !\t80s:cpu|u0|ACC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(6),
	combout => \t80s:cpu|u0|ACC[6]~_wirecell_combout\);

-- Location: FF_X47_Y26_N13
\t80s:cpu|u0|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[6]~22_combout\,
	asdata => \t80s:cpu|u0|ACC[6]~_wirecell_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|R~11_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(6));

-- Location: LCCOMB_X51_Y22_N0
\t80s:cpu|u0|ACC~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~29_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|R\(6)))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|I\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~13_combout\,
	datab => \t80s:cpu|u0|I\(6),
	datac => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datad => \t80s:cpu|u0|R\(6),
	combout => \t80s:cpu|u0|ACC~29_combout\);

-- Location: FF_X43_Y25_N21
\t80s:cpu|u0|Ap[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(6),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(6));

-- Location: LCCOMB_X43_Y25_N20
\t80s:cpu|u0|ACC~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~27_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(6))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(6) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(6),
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Ap\(6),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~27_combout\);

-- Location: LCCOMB_X43_Y25_N28
\t80s:cpu|u0|ACC~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~28_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & ((!\t80s:cpu|u0|ACC\(6)))) # (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|ACC~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|ACC~27_combout\,
	datac => \t80s:cpu|u0|ACC\(6),
	datad => \t80s:cpu|u0|F~13_combout\,
	combout => \t80s:cpu|u0|ACC~28_combout\);

-- Location: LCCOMB_X43_Y25_N8
\t80s:cpu|u0|ACC~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~30_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[6]~4_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~29_combout\ & (!\t80s:cpu|u0|ACC~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~29_combout\,
	datab => \t80s:cpu|u0|ACC~28_combout\,
	datac => \t80s:cpu|u0|ACC~5_combout\,
	datad => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	combout => \t80s:cpu|u0|ACC~30_combout\);

-- Location: FF_X43_Y25_N9
\t80s:cpu|u0|ACC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~30_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(6));

-- Location: LCCOMB_X38_Y27_N16
\t80s:cpu|u0|Mux93~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux93~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((!\t80s:cpu|u0|ACC\(6)))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux9~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux9~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|ACC\(6),
	combout => \t80s:cpu|u0|Mux93~0_combout\);

-- Location: LCCOMB_X38_Y27_N2
\t80s:cpu|u0|Mux93~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux93~5_combout\ = (\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|Mux93~3_combout\ & (\t80s:cpu|u0|Mux93~4_combout\)) # (!\t80s:cpu|u0|Mux93~3_combout\ & ((\t80s:cpu|u0|Mux93~0_combout\))))) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & 
-- (((\t80s:cpu|u0|Mux93~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux93~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datac => \t80s:cpu|u0|Mux93~3_combout\,
	datad => \t80s:cpu|u0|Mux93~0_combout\,
	combout => \t80s:cpu|u0|Mux93~5_combout\);

-- Location: LCCOMB_X38_Y27_N20
\t80s:cpu|u0|BusA[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[6]~0_combout\ = (\t80s:cpu|u0|Mux99~0_combout\ & (((\t80s:cpu|u0|BusA\(6))))) # (!\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|BusA\(6))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux93~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux99~0_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|BusA\(6),
	datad => \t80s:cpu|u0|Mux93~5_combout\,
	combout => \t80s:cpu|u0|BusA[6]~0_combout\);

-- Location: FF_X38_Y27_N21
\t80s:cpu|u0|BusA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(6));

-- Location: LCCOMB_X44_Y26_N12
\t80s:cpu|u0|SP~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~26_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux42~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux42~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux42~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux42~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|SP~26_combout\);

-- Location: LCCOMB_X42_Y26_N8
\t80s:cpu|u0|Add6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~8_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|SP\(4) $ (\t80s:cpu|u0|Add6~7\)))) # (GND)
-- \t80s:cpu|u0|Add6~9\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add6~7\) # (!\t80s:cpu|u0|SP\(4)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|SP\(4) & !\t80s:cpu|u0|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~7\,
	combout => \t80s:cpu|u0|Add6~8_combout\,
	cout => \t80s:cpu|u0|Add6~9\);

-- Location: LCCOMB_X42_Y26_N10
\t80s:cpu|u0|Add6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~10_combout\ = (\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(5) & (!\t80s:cpu|u0|Add6~9\)) # (!\t80s:cpu|u0|SP\(5) & (\t80s:cpu|u0|Add6~9\ & VCC)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(5) & 
-- ((\t80s:cpu|u0|Add6~9\) # (GND))) # (!\t80s:cpu|u0|SP\(5) & (!\t80s:cpu|u0|Add6~9\))))
-- \t80s:cpu|u0|Add6~11\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|SP\(5) & !\t80s:cpu|u0|Add6~9\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|SP\(5)) # (!\t80s:cpu|u0|Add6~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~9\,
	combout => \t80s:cpu|u0|Add6~10_combout\,
	cout => \t80s:cpu|u0|Add6~11\);

-- Location: LCCOMB_X43_Y26_N8
\t80s:cpu|u0|SP~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~27_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~26_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~5_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP~26_combout\,
	datad => \t80s:cpu|u0|Add6~10_combout\,
	combout => \t80s:cpu|u0|SP~27_combout\);

-- Location: LCCOMB_X43_Y26_N20
\t80s:cpu|u0|SP~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~25_combout\ = (!\t80s:cpu|u0|SP\(5) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|mcode|Mux270~0_combout\ & !\t80s:cpu|u0|SP~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|SP~2_combout\,
	datad => \t80s:cpu|u0|SP\(5),
	combout => \t80s:cpu|u0|SP~25_combout\);

-- Location: LCCOMB_X43_Y26_N28
\t80s:cpu|u0|SP~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~28_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|Save_Mux[5]~38_combout\)) # (!\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|SP~27_combout\ & !\t80s:cpu|u0|SP~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	datab => \t80s:cpu|u0|SP~27_combout\,
	datac => \t80s:cpu|u0|SP~7_combout\,
	datad => \t80s:cpu|u0|SP~25_combout\,
	combout => \t80s:cpu|u0|SP~28_combout\);

-- Location: FF_X43_Y26_N29
\t80s:cpu|u0|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~28_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(5));

-- Location: LCCOMB_X39_Y26_N22
\t80s:cpu|u0|Mux94~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux94~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((!\t80s:cpu|u0|ACC\(5)))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux10~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (((\t80s:cpu|u0|Regs|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|Regs|Mux10~4_combout\,
	datad => \t80s:cpu|u0|ACC\(5),
	combout => \t80s:cpu|u0|Mux94~0_combout\);

-- Location: LCCOMB_X39_Y26_N30
\t80s:cpu|u0|Mux94~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux94~1_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|DI_Reg\(5))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|Regs|Mux2~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (((\t80s:cpu|u0|Regs|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|DI_Reg\(5),
	datac => \t80s:cpu|u0|Regs|Mux2~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	combout => \t80s:cpu|u0|Mux94~1_combout\);

-- Location: LCCOMB_X39_Y26_N20
\t80s:cpu|u0|Mux94~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux94~2_combout\ = (\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|Mux94~0_combout\) # ((\t80s:cpu|u0|mcode|Mux250~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & (((!\t80s:cpu|u0|mcode|Mux250~5_combout\ & 
-- \t80s:cpu|u0|Mux94~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux94~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|Mux94~1_combout\,
	combout => \t80s:cpu|u0|Mux94~2_combout\);

-- Location: LCCOMB_X39_Y26_N10
\t80s:cpu|u0|Mux94~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux94~3_combout\ = (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|Mux94~2_combout\) # (!\t80s:cpu|u0|SP\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|SP\(5),
	datad => \t80s:cpu|u0|Mux94~2_combout\,
	combout => \t80s:cpu|u0|Mux94~3_combout\);

-- Location: LCCOMB_X39_Y26_N2
\t80s:cpu|u0|Mux94~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux94~4_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux94~3_combout\ & ((!\t80s:cpu|u0|SP\(13)) # (!\t80s:cpu|u0|Mux94~2_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|Mux94~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux94~3_combout\,
	datab => \t80s:cpu|u0|Mux94~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|SP\(13),
	combout => \t80s:cpu|u0|Mux94~4_combout\);

-- Location: LCCOMB_X39_Y26_N14
\t80s:cpu|u0|BusA[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[5]~1_combout\ = (\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|u0|BusA\(5))))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|BusA\(5)))) # (!\t80s:cpu|u0|Mux99~0_combout\ & (\t80s:cpu|u0|Mux94~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Mux94~4_combout\,
	datac => \t80s:cpu|u0|BusA\(5),
	datad => \t80s:cpu|u0|Mux99~0_combout\,
	combout => \t80s:cpu|u0|BusA[5]~1_combout\);

-- Location: FF_X39_Y26_N15
\t80s:cpu|u0|BusA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(5));

-- Location: LCCOMB_X36_Y28_N4
\t80s:cpu|u0|alu|Add5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~0_combout\ = \t80s:cpu|u0|BusA\(1) $ (VCC)
-- \t80s:cpu|u0|alu|Add5~1\ = CARRY(\t80s:cpu|u0|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(1),
	datad => VCC,
	combout => \t80s:cpu|u0|alu|Add5~0_combout\,
	cout => \t80s:cpu|u0|alu|Add5~1\);

-- Location: LCCOMB_X36_Y28_N6
\t80s:cpu|u0|alu|Add5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~2_combout\ = (\t80s:cpu|u0|BusA\(2) & (!\t80s:cpu|u0|alu|Add5~1\)) # (!\t80s:cpu|u0|BusA\(2) & ((\t80s:cpu|u0|alu|Add5~1\) # (GND)))
-- \t80s:cpu|u0|alu|Add5~3\ = CARRY((!\t80s:cpu|u0|alu|Add5~1\) # (!\t80s:cpu|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add5~1\,
	combout => \t80s:cpu|u0|alu|Add5~2_combout\,
	cout => \t80s:cpu|u0|alu|Add5~3\);

-- Location: LCCOMB_X36_Y28_N8
\t80s:cpu|u0|alu|Add5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~4_combout\ = (\t80s:cpu|u0|BusA\(3) & ((GND) # (!\t80s:cpu|u0|alu|Add5~3\))) # (!\t80s:cpu|u0|BusA\(3) & (\t80s:cpu|u0|alu|Add5~3\ $ (GND)))
-- \t80s:cpu|u0|alu|Add5~5\ = CARRY((\t80s:cpu|u0|BusA\(3)) # (!\t80s:cpu|u0|alu|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add5~3\,
	combout => \t80s:cpu|u0|alu|Add5~4_combout\,
	cout => \t80s:cpu|u0|alu|Add5~5\);

-- Location: LCCOMB_X36_Y28_N10
\t80s:cpu|u0|alu|Add5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~6_combout\ = (\t80s:cpu|u0|BusA\(4) & (\t80s:cpu|u0|alu|Add5~5\ & VCC)) # (!\t80s:cpu|u0|BusA\(4) & (!\t80s:cpu|u0|alu|Add5~5\))
-- \t80s:cpu|u0|alu|Add5~7\ = CARRY((!\t80s:cpu|u0|BusA\(4) & !\t80s:cpu|u0|alu|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add5~5\,
	combout => \t80s:cpu|u0|alu|Add5~6_combout\,
	cout => \t80s:cpu|u0|alu|Add5~7\);

-- Location: LCCOMB_X36_Y28_N12
\t80s:cpu|u0|alu|Add5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~8_combout\ = (\t80s:cpu|u0|BusA\(5) & ((GND) # (!\t80s:cpu|u0|alu|Add5~7\))) # (!\t80s:cpu|u0|BusA\(5) & (\t80s:cpu|u0|alu|Add5~7\ $ (GND)))
-- \t80s:cpu|u0|alu|Add5~9\ = CARRY((\t80s:cpu|u0|BusA\(5)) # (!\t80s:cpu|u0|alu|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add5~7\,
	combout => \t80s:cpu|u0|alu|Add5~8_combout\,
	cout => \t80s:cpu|u0|alu|Add5~9\);

-- Location: LCCOMB_X36_Y28_N14
\t80s:cpu|u0|alu|Add5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~10_combout\ = (\t80s:cpu|u0|BusA\(6) & (\t80s:cpu|u0|alu|Add5~9\ & VCC)) # (!\t80s:cpu|u0|BusA\(6) & (!\t80s:cpu|u0|alu|Add5~9\))
-- \t80s:cpu|u0|alu|Add5~11\ = CARRY((!\t80s:cpu|u0|BusA\(6) & !\t80s:cpu|u0|alu|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add5~9\,
	combout => \t80s:cpu|u0|alu|Add5~10_combout\,
	cout => \t80s:cpu|u0|alu|Add5~11\);

-- Location: LCCOMB_X36_Y28_N20
\t80s:cpu|u0|alu|DAA_Q~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~4_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|alu|Add5~10_combout\))) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|BusA\(6))))) # (!\t80s:cpu|u0|F\(4) & 
-- (((\t80s:cpu|u0|alu|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(4),
	datab => \t80s:cpu|u0|BusA\(6),
	datac => \t80s:cpu|u0|alu|Add5~10_combout\,
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~4_combout\);

-- Location: LCCOMB_X36_Y28_N22
\t80s:cpu|u0|alu|DAA_Q~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~5_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|alu|Add5~8_combout\)) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|BusA\(5)))))) # (!\t80s:cpu|u0|F\(4) & 
-- (\t80s:cpu|u0|alu|Add5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add5~8_combout\,
	datab => \t80s:cpu|u0|BusA\(5),
	datac => \t80s:cpu|u0|F\(4),
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~5_combout\);

-- Location: FF_X38_Y22_N15
\t80s:cpu|u0|Regs|RegsH[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[2][7]~q\);

-- Location: FF_X38_Y22_N9
\t80s:cpu|u0|Regs|RegsH[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[3][7]~q\);

-- Location: FF_X39_Y22_N29
\t80s:cpu|u0|Regs|RegsH[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[1][7]~q\);

-- Location: FF_X39_Y22_N23
\t80s:cpu|u0|Regs|RegsH[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][7]~q\);

-- Location: LCCOMB_X40_Y22_N24
\t80s:cpu|u0|Regs|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux0~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\)) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[1][7]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][7]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[0][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux0~2_combout\);

-- Location: LCCOMB_X39_Y22_N2
\t80s:cpu|u0|Regs|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux0~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|Mux0~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][7]~q\))) # (!\t80s:cpu|u0|Regs|Mux0~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][7]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[2][7]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[3][7]~q\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|Mux0~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux0~3_combout\);

-- Location: FF_X40_Y22_N23
\t80s:cpu|u0|Regs|RegsH[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][7]~q\);

-- Location: FF_X40_Y22_N19
\t80s:cpu|u0|Regs|RegsH[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][7]~q\);

-- Location: LCCOMB_X40_Y24_N18
\t80s:cpu|u0|Regs|RegsH[4][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[4][7]~feeder_combout\ = \t80s:cpu|u0|RegDIH[7]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[4][7]~feeder_combout\);

-- Location: FF_X40_Y24_N19
\t80s:cpu|u0|Regs|RegsH[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[4][7]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[4][7]~q\);

-- Location: LCCOMB_X40_Y24_N20
\t80s:cpu|u0|Regs|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux0~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[6][7]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[6][7]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[4][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux0~0_combout\);

-- Location: LCCOMB_X40_Y22_N16
\t80s:cpu|u0|Regs|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux0~1_combout\ = (\t80s:cpu|u0|Regs|Mux0~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][7]~q\) # ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux0~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[5][7]~q\ & 
-- \t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[7][7]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][7]~q\,
	datac => \t80s:cpu|u0|Regs|Mux0~0_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux0~1_combout\);

-- Location: LCCOMB_X40_Y22_N30
\t80s:cpu|u0|Regs|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux0~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux0~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux0~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datad => \t80s:cpu|u0|Regs|Mux0~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux0~4_combout\);

-- Location: LCCOMB_X37_Y26_N26
\t80s:cpu|u0|Mux92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux92~1_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|DI_Reg\(7))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|Regs|Mux0~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (((\t80s:cpu|u0|Regs|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|DI_Reg\(7),
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|Regs|Mux0~4_combout\,
	combout => \t80s:cpu|u0|Mux92~1_combout\);

-- Location: LCCOMB_X49_Y24_N30
\t80s:cpu|u0|R[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|R[7]~24_combout\ = (\t80s:cpu|u0|R~11_combout\ & ((\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|R\(7))) # (!\t80s:cpu|u0|BusAck~q\ & ((!\t80s:cpu|u0|ACC\(7)))))) # (!\t80s:cpu|u0|R~11_combout\ & (((\t80s:cpu|u0|R\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R~11_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|R\(7),
	datad => \t80s:cpu|u0|ACC\(7),
	combout => \t80s:cpu|u0|R[7]~24_combout\);

-- Location: FF_X49_Y24_N31
\t80s:cpu|u0|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|R[7]~24_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|R\(7));

-- Location: LCCOMB_X46_Y22_N10
\t80s:cpu|u0|I[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|I[7]~8_combout\ = !\t80s:cpu|u0|ACC\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|ACC\(7),
	combout => \t80s:cpu|u0|I[7]~8_combout\);

-- Location: FF_X46_Y22_N11
\t80s:cpu|u0|I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|I[7]~8_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|I[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|I\(7));

-- Location: LCCOMB_X51_Y22_N26
\t80s:cpu|u0|ACC~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~33_combout\ = (\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & (\t80s:cpu|u0|R\(7))) # (!\t80s:cpu|u0|mcode|Special_LD[0]~2_combout\ & ((\t80s:cpu|u0|I\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|R\(7),
	datab => \t80s:cpu|u0|mcode|Special_LD[0]~2_combout\,
	datac => \t80s:cpu|u0|I\(7),
	datad => \t80s:cpu|u0|F~13_combout\,
	combout => \t80s:cpu|u0|ACC~33_combout\);

-- Location: FF_X43_Y25_N25
\t80s:cpu|u0|Ap[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|ACC\(7),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Ap\(7));

-- Location: LCCOMB_X43_Y25_N24
\t80s:cpu|u0|ACC~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~31_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Ap\(7))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|ACC\(7) $ (((!\t80s:cpu|u0|ACC~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(7),
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Ap\(7),
	datad => \t80s:cpu|u0|ACC~0_combout\,
	combout => \t80s:cpu|u0|ACC~31_combout\);

-- Location: LCCOMB_X42_Y25_N12
\t80s:cpu|u0|ACC~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~32_combout\ = (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|ACC\(7))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|ACC~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(7),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|F~13_combout\,
	datad => \t80s:cpu|u0|ACC~31_combout\,
	combout => \t80s:cpu|u0|ACC~32_combout\);

-- Location: LCCOMB_X42_Y25_N22
\t80s:cpu|u0|ACC~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ACC~34_combout\ = (\t80s:cpu|u0|ACC~5_combout\ & (((!\t80s:cpu|u0|Save_Mux[7]~22_combout\)))) # (!\t80s:cpu|u0|ACC~5_combout\ & (!\t80s:cpu|u0|ACC~33_combout\ & ((!\t80s:cpu|u0|ACC~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~33_combout\,
	datab => \t80s:cpu|u0|ACC~5_combout\,
	datac => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	datad => \t80s:cpu|u0|ACC~32_combout\,
	combout => \t80s:cpu|u0|ACC~34_combout\);

-- Location: FF_X42_Y25_N23
\t80s:cpu|u0|ACC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ACC~34_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ACC\(7));

-- Location: LCCOMB_X37_Y26_N16
\t80s:cpu|u0|Mux92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux92~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((!\t80s:cpu|u0|ACC\(7)))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux8~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|Regs|Mux8~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|ACC\(7),
	combout => \t80s:cpu|u0|Mux92~0_combout\);

-- Location: LCCOMB_X37_Y26_N4
\t80s:cpu|u0|Mux92~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux92~2_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|mcode|Mux253~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|Mux92~0_combout\))) # 
-- (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & (\t80s:cpu|u0|Mux92~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux92~1_combout\,
	datab => \t80s:cpu|u0|Mux92~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	combout => \t80s:cpu|u0|Mux92~2_combout\);

-- Location: LCCOMB_X37_Y26_N6
\t80s:cpu|u0|Mux92~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux92~3_combout\ = (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|Mux92~2_combout\) # (!\t80s:cpu|u0|SP\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datab => \t80s:cpu|u0|Mux92~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|u0|SP\(7),
	combout => \t80s:cpu|u0|Mux92~3_combout\);

-- Location: LCCOMB_X42_Y25_N20
\t80s:cpu|u0|SP~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~66_combout\ = (!\t80s:cpu|u0|SP\(15) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~2_combout\,
	datab => \t80s:cpu|u0|SP\(15),
	datac => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~66_combout\);

-- Location: LCCOMB_X39_Y22_N22
\t80s:cpu|u0|Regs|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux32~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|RegAddrC\(0))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][7]~q\))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsH[0][7]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[1][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux32~2_combout\);

-- Location: LCCOMB_X39_Y22_N0
\t80s:cpu|u0|Regs|Mux32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux32~3_combout\ = (\t80s:cpu|u0|Regs|Mux32~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][7]~q\) # (!\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|Regs|Mux32~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][7]~q\ & ((\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[2][7]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[3][7]~q\,
	datac => \t80s:cpu|u0|Regs|Mux32~2_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux32~3_combout\);

-- Location: LCCOMB_X41_Y22_N8
\t80s:cpu|u0|SP~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~67_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux32~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux32~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux32~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux32~1_combout\,
	combout => \t80s:cpu|u0|SP~67_combout\);

-- Location: LCCOMB_X42_Y26_N30
\t80s:cpu|u0|Add6~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~30_combout\ = \t80s:cpu|u0|SP\(15) $ (\t80s:cpu|u0|Add6~29\ $ (!\t80s:cpu|u0|mcode|Mux271~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(15),
	datad => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	cin => \t80s:cpu|u0|Add6~29\,
	combout => \t80s:cpu|u0|Add6~30_combout\);

-- Location: LCCOMB_X42_Y25_N0
\t80s:cpu|u0|SP~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~68_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~67_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~67_combout\,
	datab => \t80s:cpu|u0|SP~5_combout\,
	datac => \t80s:cpu|u0|Add6~30_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~68_combout\);

-- Location: LCCOMB_X42_Y25_N16
\t80s:cpu|u0|SP~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~69_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|Save_Mux[7]~22_combout\)))) # (!\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|SP~66_combout\ & ((!\t80s:cpu|u0|SP~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~40_combout\,
	datab => \t80s:cpu|u0|SP~66_combout\,
	datac => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	datad => \t80s:cpu|u0|SP~68_combout\,
	combout => \t80s:cpu|u0|SP~69_combout\);

-- Location: FF_X42_Y25_N17
\t80s:cpu|u0|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~69_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(15));

-- Location: LCCOMB_X37_Y26_N12
\t80s:cpu|u0|Mux92~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux92~4_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux92~3_combout\ & ((!\t80s:cpu|u0|SP\(15)) # (!\t80s:cpu|u0|Mux92~2_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|Mux92~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux92~3_combout\,
	datab => \t80s:cpu|u0|Mux92~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|SP\(15),
	combout => \t80s:cpu|u0|Mux92~4_combout\);

-- Location: LCCOMB_X37_Y26_N0
\t80s:cpu|u0|BusA[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[7]~7_combout\ = (\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|u0|BusA\(7))))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux99~0_combout\ & (\t80s:cpu|u0|BusA\(7))) # (!\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|Mux92~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Mux99~0_combout\,
	datac => \t80s:cpu|u0|BusA\(7),
	datad => \t80s:cpu|u0|Mux92~4_combout\,
	combout => \t80s:cpu|u0|BusA[7]~7_combout\);

-- Location: FF_X37_Y26_N1
\t80s:cpu|u0|BusA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(7));

-- Location: LCCOMB_X34_Y28_N22
\t80s:cpu|u0|alu|process_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|process_0~1_combout\ = (\t80s:cpu|u0|BusA\(6)) # ((\t80s:cpu|u0|BusA\(5)) # ((\t80s:cpu|u0|BusA\(4) & \t80s:cpu|u0|alu|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(6),
	datab => \t80s:cpu|u0|BusA\(5),
	datac => \t80s:cpu|u0|BusA\(4),
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|process_0~1_combout\);

-- Location: LCCOMB_X35_Y28_N30
\t80s:cpu|u0|alu|process_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|process_0~2_combout\ = ((\t80s:cpu|u0|BusA\(7) & \t80s:cpu|u0|alu|process_0~1_combout\)) # (!\t80s:cpu|u0|F\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|BusA\(7),
	datad => \t80s:cpu|u0|alu|process_0~1_combout\,
	combout => \t80s:cpu|u0|alu|process_0~2_combout\);

-- Location: LCCOMB_X36_Y28_N16
\t80s:cpu|u0|alu|Add5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add5~12_combout\ = \t80s:cpu|u0|BusA\(7) $ (\t80s:cpu|u0|alu|Add5~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(7),
	cin => \t80s:cpu|u0|alu|Add5~11\,
	combout => \t80s:cpu|u0|alu|Add5~12_combout\);

-- Location: LCCOMB_X36_Y28_N2
\t80s:cpu|u0|alu|DAA_Q~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~19_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|alu|Add5~12_combout\)) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|BusA\(7)))))) # (!\t80s:cpu|u0|F\(4) & 
-- (\t80s:cpu|u0|alu|Add5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add5~12_combout\,
	datab => \t80s:cpu|u0|BusA\(7),
	datac => \t80s:cpu|u0|F\(4),
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~19_combout\);

-- Location: LCCOMB_X35_Y28_N0
\t80s:cpu|u0|alu|DAA_Q[7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[7]~20_combout\ = \t80s:cpu|u0|alu|DAA_Q~19_combout\ $ (((\t80s:cpu|u0|alu|process_0~2_combout\ & ((!\t80s:cpu|u0|alu|DAA_Q~5_combout\) # (!\t80s:cpu|u0|alu|DAA_Q~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q~4_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q~5_combout\,
	datac => \t80s:cpu|u0|alu|process_0~2_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~19_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[7]~20_combout\);

-- Location: LCCOMB_X34_Y28_N0
\t80s:cpu|u0|alu|Add3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~0_combout\ = \t80s:cpu|u0|BusA\(1) $ (VCC)
-- \t80s:cpu|u0|alu|Add3~1\ = CARRY(\t80s:cpu|u0|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(1),
	datad => VCC,
	combout => \t80s:cpu|u0|alu|Add3~0_combout\,
	cout => \t80s:cpu|u0|alu|Add3~1\);

-- Location: LCCOMB_X34_Y28_N2
\t80s:cpu|u0|alu|Add3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~2_combout\ = (\t80s:cpu|u0|BusA\(2) & (\t80s:cpu|u0|alu|Add3~1\ & VCC)) # (!\t80s:cpu|u0|BusA\(2) & (!\t80s:cpu|u0|alu|Add3~1\))
-- \t80s:cpu|u0|alu|Add3~3\ = CARRY((!\t80s:cpu|u0|BusA\(2) & !\t80s:cpu|u0|alu|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add3~1\,
	combout => \t80s:cpu|u0|alu|Add3~2_combout\,
	cout => \t80s:cpu|u0|alu|Add3~3\);

-- Location: LCCOMB_X34_Y28_N4
\t80s:cpu|u0|alu|Add3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~4_combout\ = (\t80s:cpu|u0|BusA\(3) & (\t80s:cpu|u0|alu|Add3~3\ $ (GND))) # (!\t80s:cpu|u0|BusA\(3) & (!\t80s:cpu|u0|alu|Add3~3\ & VCC))
-- \t80s:cpu|u0|alu|Add3~5\ = CARRY((\t80s:cpu|u0|BusA\(3) & !\t80s:cpu|u0|alu|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add3~3\,
	combout => \t80s:cpu|u0|alu|Add3~4_combout\,
	cout => \t80s:cpu|u0|alu|Add3~5\);

-- Location: LCCOMB_X34_Y28_N6
\t80s:cpu|u0|alu|Add3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~6_combout\ = (\t80s:cpu|u0|BusA\(4) & (!\t80s:cpu|u0|alu|Add3~5\)) # (!\t80s:cpu|u0|BusA\(4) & ((\t80s:cpu|u0|alu|Add3~5\) # (GND)))
-- \t80s:cpu|u0|alu|Add3~7\ = CARRY((!\t80s:cpu|u0|alu|Add3~5\) # (!\t80s:cpu|u0|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add3~5\,
	combout => \t80s:cpu|u0|alu|Add3~6_combout\,
	cout => \t80s:cpu|u0|alu|Add3~7\);

-- Location: LCCOMB_X34_Y28_N8
\t80s:cpu|u0|alu|Add3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~8_combout\ = (\t80s:cpu|u0|BusA\(5) & (\t80s:cpu|u0|alu|Add3~7\ $ (GND))) # (!\t80s:cpu|u0|BusA\(5) & (!\t80s:cpu|u0|alu|Add3~7\ & VCC))
-- \t80s:cpu|u0|alu|Add3~9\ = CARRY((\t80s:cpu|u0|BusA\(5) & !\t80s:cpu|u0|alu|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add3~7\,
	combout => \t80s:cpu|u0|alu|Add3~8_combout\,
	cout => \t80s:cpu|u0|alu|Add3~9\);

-- Location: LCCOMB_X34_Y28_N10
\t80s:cpu|u0|alu|Add3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~10_combout\ = (\t80s:cpu|u0|BusA\(6) & (!\t80s:cpu|u0|alu|Add3~9\)) # (!\t80s:cpu|u0|BusA\(6) & ((\t80s:cpu|u0|alu|Add3~9\) # (GND)))
-- \t80s:cpu|u0|alu|Add3~11\ = CARRY((!\t80s:cpu|u0|alu|Add3~9\) # (!\t80s:cpu|u0|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add3~9\,
	combout => \t80s:cpu|u0|alu|Add3~10_combout\,
	cout => \t80s:cpu|u0|alu|Add3~11\);

-- Location: LCCOMB_X34_Y28_N12
\t80s:cpu|u0|alu|Add3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~12_combout\ = (\t80s:cpu|u0|BusA\(7) & (\t80s:cpu|u0|alu|Add3~11\ $ (GND))) # (!\t80s:cpu|u0|BusA\(7) & (!\t80s:cpu|u0|alu|Add3~11\ & VCC))
-- \t80s:cpu|u0|alu|Add3~13\ = CARRY((\t80s:cpu|u0|BusA\(7) & !\t80s:cpu|u0|alu|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add3~11\,
	combout => \t80s:cpu|u0|alu|Add3~12_combout\,
	cout => \t80s:cpu|u0|alu|Add3~13\);

-- Location: LCCOMB_X34_Y28_N26
\t80s:cpu|u0|alu|DAA_Q~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~2_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|alu|Add3~12_combout\)) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|BusA\(7)))))) # (!\t80s:cpu|u0|F\(4) & 
-- (\t80s:cpu|u0|alu|Add3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add3~12_combout\,
	datab => \t80s:cpu|u0|BusA\(7),
	datac => \t80s:cpu|u0|F\(4),
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~2_combout\);

-- Location: LCCOMB_X34_Y28_N24
\t80s:cpu|u0|alu|DAA_Q~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~1_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|alu|Add3~8_combout\))) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|BusA\(5))))) # (!\t80s:cpu|u0|F\(4) & 
-- (((\t80s:cpu|u0|alu|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(4),
	datab => \t80s:cpu|u0|BusA\(5),
	datac => \t80s:cpu|u0|alu|Add3~8_combout\,
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~1_combout\);

-- Location: LCCOMB_X34_Y28_N14
\t80s:cpu|u0|alu|Add3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add3~14_combout\ = \t80s:cpu|u0|alu|Add3~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \t80s:cpu|u0|alu|Add3~13\,
	combout => \t80s:cpu|u0|alu|Add3~14_combout\);

-- Location: LCCOMB_X34_Y28_N16
\t80s:cpu|u0|alu|process_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|process_0~0_combout\ = ((\t80s:cpu|u0|alu|Add3~14_combout\ & ((\t80s:cpu|u0|alu|LessThan1~0_combout\) # (!\t80s:cpu|u0|F\(4))))) # (!\t80s:cpu|u0|F\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(4),
	datab => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|alu|Add3~14_combout\,
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|process_0~0_combout\);

-- Location: LCCOMB_X34_Y28_N30
\t80s:cpu|u0|alu|DAA_Q~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~0_combout\ = (\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|alu|Add3~10_combout\)) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|BusA\(6)))) # (!\t80s:cpu|u0|F\(4) & 
-- (\t80s:cpu|u0|alu|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add3~10_combout\,
	datab => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	datac => \t80s:cpu|u0|F\(4),
	datad => \t80s:cpu|u0|BusA\(6),
	combout => \t80s:cpu|u0|alu|DAA_Q~0_combout\);

-- Location: LCCOMB_X35_Y28_N12
\t80s:cpu|u0|alu|DAA_Q[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[7]~18_combout\ = (\t80s:cpu|u0|alu|DAA_Q~2_combout\ & (!\t80s:cpu|u0|alu|DAA_Q~1_combout\ & ((!\t80s:cpu|u0|alu|DAA_Q~0_combout\)))) # (!\t80s:cpu|u0|alu|DAA_Q~2_combout\ & (\t80s:cpu|u0|alu|process_0~0_combout\ & 
-- ((\t80s:cpu|u0|alu|DAA_Q~1_combout\) # (\t80s:cpu|u0|alu|DAA_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q~2_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q~1_combout\,
	datac => \t80s:cpu|u0|alu|process_0~0_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[7]~18_combout\);

-- Location: LCCOMB_X35_Y28_N22
\t80s:cpu|u0|alu|DAA_Q[7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\ = (\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|DAA_Q[7]~18_combout\))) # (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|DAA_Q[7]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|alu|DAA_Q[7]~20_combout\,
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|DAA_Q[7]~18_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\);

-- Location: LCCOMB_X39_Y29_N8
\t80s:cpu|u0|Save_Mux[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[7]~19_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|BusA\(7) & !\t80s:cpu|u0|ALU_Op_r\(1))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|BusA\(7)))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & 
-- (\t80s:cpu|u0|alu|DAA_Q[7]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\,
	datab => \t80s:cpu|u0|BusA\(7),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|Save_Mux[7]~19_combout\);

-- Location: LCCOMB_X38_Y31_N26
\t80s:cpu|u0|alu|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~4_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Mux7~4_combout\);

-- Location: LCCOMB_X38_Y31_N8
\t80s:cpu|u0|alu|Q_t~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~15_combout\ = (\t80s:cpu|u0|BusB\(7)) # ((\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|BusB\(7),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~15_combout\);

-- Location: LCCOMB_X40_Y31_N2
\t80s:cpu|u0|alu|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux21~0_combout\ = (\t80s:cpu|u0|BusA\(7) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|alu|Mux21~0_combout\);

-- Location: LCCOMB_X40_Y31_N18
\t80s:cpu|u0|alu|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux21~1_combout\ = (!\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|F\(0))) # (!\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|BusA\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(0),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|BusA\(0),
	combout => \t80s:cpu|u0|alu|Mux21~1_combout\);

-- Location: LCCOMB_X39_Y31_N18
\t80s:cpu|u0|alu|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux21~2_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|alu|Mux21~0_combout\) # ((\t80s:cpu|u0|alu|Mux21~1_combout\)))) # (!\t80s:cpu|u0|IR\(3) & (((\t80s:cpu|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux21~0_combout\,
	datab => \t80s:cpu|u0|BusA\(6),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|alu|Mux21~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux21~2_combout\);

-- Location: LCCOMB_X38_Y31_N24
\t80s:cpu|u0|alu|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux31~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|ALU_Op_r\(1))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Q_t~15_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(1) & 
-- ((\t80s:cpu|u0|alu|Mux21~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|Q_t~15_combout\,
	datad => \t80s:cpu|u0|alu|Mux21~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux31~0_combout\);

-- Location: LCCOMB_X38_Y31_N20
\t80s:cpu|u0|alu|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux31~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(7) & (\t80s:cpu|u0|alu|Mux7~4_combout\ $ (\t80s:cpu|u0|alu|Mux31~0_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|alu|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|BusB\(7),
	datac => \t80s:cpu|u0|alu|Mux7~4_combout\,
	datad => \t80s:cpu|u0|alu|Mux31~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux31~1_combout\);

-- Location: LCCOMB_X39_Y29_N24
\t80s:cpu|u0|Save_Mux[7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[7]~20_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|Save_Mux[7]~19_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux31~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datab => \t80s:cpu|u0|Save_Mux[7]~19_combout\,
	datac => \t80s:cpu|u0|alu|Mux31~1_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|Save_Mux[7]~20_combout\);

-- Location: LCCOMB_X38_Y29_N10
\t80s:cpu|u0|alu|B_i~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~0_combout\ = \t80s:cpu|u0|ALU_Op_r\(1) $ (\t80s:cpu|u0|BusB\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|BusB\(6),
	combout => \t80s:cpu|u0|alu|B_i~0_combout\);

-- Location: LCCOMB_X39_Y31_N28
\t80s:cpu|u0|alu|B_i~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|B_i~1_combout\ = \t80s:cpu|u0|BusB\(5) $ (\t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|BusB\(5),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|B_i~1_combout\);

-- Location: LCCOMB_X38_Y29_N18
\t80s:cpu|u0|alu|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add1~1_cout\ = CARRY(\t80s:cpu|u0|alu|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add0~2_combout\,
	datad => VCC,
	cout => \t80s:cpu|u0|alu|Add1~1_cout\);

-- Location: LCCOMB_X38_Y29_N20
\t80s:cpu|u0|alu|Q_v[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[4]~8_combout\ = (\t80s:cpu|u0|alu|B_i~2_combout\ & ((\t80s:cpu|u0|BusA\(4) & (\t80s:cpu|u0|alu|Add1~1_cout\ & VCC)) # (!\t80s:cpu|u0|BusA\(4) & (!\t80s:cpu|u0|alu|Add1~1_cout\)))) # (!\t80s:cpu|u0|alu|B_i~2_combout\ & 
-- ((\t80s:cpu|u0|BusA\(4) & (!\t80s:cpu|u0|alu|Add1~1_cout\)) # (!\t80s:cpu|u0|BusA\(4) & ((\t80s:cpu|u0|alu|Add1~1_cout\) # (GND)))))
-- \t80s:cpu|u0|alu|Q_v[4]~9\ = CARRY((\t80s:cpu|u0|alu|B_i~2_combout\ & (!\t80s:cpu|u0|BusA\(4) & !\t80s:cpu|u0|alu|Add1~1_cout\)) # (!\t80s:cpu|u0|alu|B_i~2_combout\ & ((!\t80s:cpu|u0|alu|Add1~1_cout\) # (!\t80s:cpu|u0|BusA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|B_i~2_combout\,
	datab => \t80s:cpu|u0|BusA\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Add1~1_cout\,
	combout => \t80s:cpu|u0|alu|Q_v[4]~8_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[4]~9\);

-- Location: LCCOMB_X38_Y29_N22
\t80s:cpu|u0|alu|Q_v[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[5]~10_combout\ = ((\t80s:cpu|u0|alu|B_i~1_combout\ $ (\t80s:cpu|u0|BusA\(5) $ (!\t80s:cpu|u0|alu|Q_v[4]~9\)))) # (GND)
-- \t80s:cpu|u0|alu|Q_v[5]~11\ = CARRY((\t80s:cpu|u0|alu|B_i~1_combout\ & ((\t80s:cpu|u0|BusA\(5)) # (!\t80s:cpu|u0|alu|Q_v[4]~9\))) # (!\t80s:cpu|u0|alu|B_i~1_combout\ & (\t80s:cpu|u0|BusA\(5) & !\t80s:cpu|u0|alu|Q_v[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|B_i~1_combout\,
	datab => \t80s:cpu|u0|BusA\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Q_v[4]~9\,
	combout => \t80s:cpu|u0|alu|Q_v[5]~10_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[5]~11\);

-- Location: LCCOMB_X38_Y29_N24
\t80s:cpu|u0|alu|Q_v[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_v[6]~12_combout\ = (\t80s:cpu|u0|alu|B_i~0_combout\ & ((\t80s:cpu|u0|BusA\(6) & (\t80s:cpu|u0|alu|Q_v[5]~11\ & VCC)) # (!\t80s:cpu|u0|BusA\(6) & (!\t80s:cpu|u0|alu|Q_v[5]~11\)))) # (!\t80s:cpu|u0|alu|B_i~0_combout\ & 
-- ((\t80s:cpu|u0|BusA\(6) & (!\t80s:cpu|u0|alu|Q_v[5]~11\)) # (!\t80s:cpu|u0|BusA\(6) & ((\t80s:cpu|u0|alu|Q_v[5]~11\) # (GND)))))
-- \t80s:cpu|u0|alu|Q_v[6]~13\ = CARRY((\t80s:cpu|u0|alu|B_i~0_combout\ & (!\t80s:cpu|u0|BusA\(6) & !\t80s:cpu|u0|alu|Q_v[5]~11\)) # (!\t80s:cpu|u0|alu|B_i~0_combout\ & ((!\t80s:cpu|u0|alu|Q_v[5]~11\) # (!\t80s:cpu|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|B_i~0_combout\,
	datab => \t80s:cpu|u0|BusA\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|alu|Q_v[5]~11\,
	combout => \t80s:cpu|u0|alu|Q_v[6]~12_combout\,
	cout => \t80s:cpu|u0|alu|Q_v[6]~13\);

-- Location: LCCOMB_X38_Y29_N26
\t80s:cpu|u0|alu|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add1~2_combout\ = !\t80s:cpu|u0|alu|Q_v[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \t80s:cpu|u0|alu|Q_v[6]~13\,
	combout => \t80s:cpu|u0|alu|Add1~2_combout\);

-- Location: LCCOMB_X37_Y30_N18
\t80s:cpu|u0|alu|Add2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add2~0_combout\ = \t80s:cpu|u0|BusA\(7) $ (\t80s:cpu|u0|alu|Add1~2_combout\ $ (\t80s:cpu|u0|ALU_Op_r\(1) $ (\t80s:cpu|u0|BusB\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datab => \t80s:cpu|u0|alu|Add1~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|BusB\(7),
	combout => \t80s:cpu|u0|alu|Add2~0_combout\);

-- Location: LCCOMB_X37_Y31_N26
\t80s:cpu|u0|alu|Q_t~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~2_combout\ = \t80s:cpu|u0|BusA\(7) $ (\t80s:cpu|u0|BusB\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datac => \t80s:cpu|u0|BusB\(7),
	combout => \t80s:cpu|u0|alu|Q_t~2_combout\);

-- Location: LCCOMB_X37_Y31_N10
\t80s:cpu|u0|alu|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux8~0_combout\ = (\t80s:cpu|u0|BusA\(7) & ((\t80s:cpu|u0|ALU_Op_r\(1)) # ((\t80s:cpu|u0|BusB\(7) & !\t80s:cpu|u0|ALU_Op_r\(0))))) # (!\t80s:cpu|u0|BusA\(7) & (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|BusB\(7)) # 
-- (\t80s:cpu|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datab => \t80s:cpu|u0|BusB\(7),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux8~0_combout\);

-- Location: LCCOMB_X37_Y31_N30
\t80s:cpu|u0|alu|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux8~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|alu|Mux8~0_combout\ & (\t80s:cpu|u0|alu|Add2~0_combout\)) # (!\t80s:cpu|u0|alu|Mux8~0_combout\ & ((\t80s:cpu|u0|alu|Q_t~2_combout\))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & 
-- (((\t80s:cpu|u0|alu|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|Add2~0_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~2_combout\,
	datad => \t80s:cpu|u0|alu|Mux8~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux8~1_combout\);

-- Location: LCCOMB_X37_Y30_N8
\t80s:cpu|u0|Save_Mux[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[7]~18_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux8~1_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux8~1_combout\,
	datab => \t80s:cpu|u0|alu|Add2~0_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|Save_Mux[7]~18_combout\);

-- Location: LCCOMB_X39_Y29_N16
\t80s:cpu|u0|Save_Mux[7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[7]~21_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & (((\t80s:cpu|u0|Save_Mux[7]~20_combout\) # (\t80s:cpu|u0|Save_Mux[7]~18_combout\)))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (\t80s:cpu|DI_Reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Save_Mux[7]~20_combout\,
	datac => \t80s:cpu|u0|Save_Mux[7]~18_combout\,
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|Save_Mux[7]~21_combout\);

-- Location: LCCOMB_X39_Y29_N20
\t80s:cpu|u0|Save_Mux[7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[7]~22_combout\ = (\t80s:cpu|u0|mcode|Mux249~1_combout\ & (\t80s:cpu|u0|BusB\(7))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|Save_Mux[7]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(7),
	datab => \t80s:cpu|u0|Save_Mux[7]~21_combout\,
	datad => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	combout => \t80s:cpu|u0|Save_Mux[7]~22_combout\);

-- Location: LCCOMB_X39_Y22_N28
\t80s:cpu|u0|Regs|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux16~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][7]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[0][7]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][7]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux16~2_combout\);

-- Location: LCCOMB_X39_Y22_N12
\t80s:cpu|u0|Regs|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux16~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux16~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][7]~q\)) # (!\t80s:cpu|u0|Regs|Mux16~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][7]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux16~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[3][7]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux16~3_combout\);

-- Location: LCCOMB_X40_Y24_N30
\t80s:cpu|u0|Regs|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux16~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\) # (\t80s:cpu|u0|Regs|RegsH[6][7]~q\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][7]~q\ & 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[4][7]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux16~0_combout\);

-- Location: LCCOMB_X40_Y22_N6
\t80s:cpu|u0|Regs|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux16~1_combout\ = (\t80s:cpu|u0|Regs|Mux16~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][7]~q\)) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\))) # (!\t80s:cpu|u0|Regs|Mux16~0_combout\ & (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- ((\t80s:cpu|u0|Regs|RegsH[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux16~0_combout\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][7]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[5][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux16~1_combout\);

-- Location: LCCOMB_X40_Y22_N14
\t80s:cpu|u0|RegDIH[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[7]~29_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux16~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux16~3_combout\,
	datac => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datad => \t80s:cpu|u0|Regs|Mux16~1_combout\,
	combout => \t80s:cpu|u0|RegDIH[7]~29_combout\);

-- Location: LCCOMB_X40_Y26_N24
\t80s:cpu|u0|RegDIH[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[7]~30_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIH[7]~29_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|RegDIH[7]~29_combout\,
	datad => \t80s:cpu|u0|process_3~1_combout\,
	combout => \t80s:cpu|u0|RegDIH[7]~30_combout\);

-- Location: LCCOMB_X36_Y26_N30
\t80s:cpu|u0|Add9~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~30_combout\ = \t80s:cpu|u0|Regs|Mux0~4_combout\ $ (\t80s:cpu|u0|Add9~29\ $ (\t80s:cpu|u0|mcode|Mux271~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux0~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	cin => \t80s:cpu|u0|Add9~29\,
	combout => \t80s:cpu|u0|Add9~30_combout\);

-- Location: LCCOMB_X37_Y26_N28
\t80s:cpu|u0|RegBusA_r[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegBusA_r[15]~feeder_combout\ = \t80s:cpu|u0|Regs|Mux0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Regs|Mux0~4_combout\,
	combout => \t80s:cpu|u0|RegBusA_r[15]~feeder_combout\);

-- Location: FF_X37_Y26_N29
\t80s:cpu|u0|RegBusA_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegBusA_r[15]~feeder_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(15));

-- Location: LCCOMB_X38_Y26_N16
\t80s:cpu|u0|RegDIH[7]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[7]~28_combout\ = (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|RegBusA_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(15),
	combout => \t80s:cpu|u0|RegDIH[7]~28_combout\);

-- Location: LCCOMB_X38_Y22_N8
\t80s:cpu|u0|RegDIH[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[7]~31_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~30_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIH[7]~30_combout\) # ((\t80s:cpu|u0|RegDIH[7]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[7]~30_combout\,
	datab => \t80s:cpu|u0|Add9~30_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIH[7]~28_combout\,
	combout => \t80s:cpu|u0|RegDIH[7]~31_combout\);

-- Location: LCCOMB_X40_Y24_N10
\t80s:cpu|u0|Regs|RegsH[6][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[6][7]~feeder_combout\ = \t80s:cpu|u0|RegDIH[7]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[7]~31_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[6][7]~feeder_combout\);

-- Location: FF_X40_Y24_N11
\t80s:cpu|u0|Regs|RegsH[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[6][7]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[6][7]~q\);

-- Location: LCCOMB_X40_Y24_N14
\t80s:cpu|u0|Regs|Mux32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux32~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsH[6][7]~q\)) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- ((\t80s:cpu|u0|Regs|RegsH[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[6][7]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|RegAddrC\(1),
	datad => \t80s:cpu|u0|Regs|RegsH[4][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux32~0_combout\);

-- Location: LCCOMB_X40_Y22_N10
\t80s:cpu|u0|Regs|Mux32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux32~1_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|Mux32~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[7][7]~q\)) # (!\t80s:cpu|u0|Regs|Mux32~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[5][7]~q\))))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|Mux32~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][7]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[5][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux32~1_combout\);

-- Location: LCCOMB_X41_Y22_N0
\t80s:cpu|u0|Regs|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux32~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux32~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux32~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux32~3_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux32~4_combout\);

-- Location: LCCOMB_X44_Y26_N30
\t80s:cpu|u0|Regs|Mux33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux33~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux33~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux33~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux33~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux33~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux33~4_combout\);

-- Location: LCCOMB_X45_Y22_N0
\t80s:cpu|u0|Regs|Mux34~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux34~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux34~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux34~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux34~3_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux34~4_combout\);

-- Location: LCCOMB_X39_Y22_N14
\t80s:cpu|u0|Regs|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux35~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|RegAddrC\(0))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][4]~q\))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|RegsH[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsH[0][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[1][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux35~2_combout\);

-- Location: LCCOMB_X39_Y22_N6
\t80s:cpu|u0|Regs|Mux35~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux35~3_combout\ = (\t80s:cpu|u0|Regs|Mux35~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][4]~q\) # (!\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|Regs|Mux35~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][4]~q\ & (\t80s:cpu|u0|RegAddrC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[2][4]~q\,
	datab => \t80s:cpu|u0|Regs|Mux35~2_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(1),
	datad => \t80s:cpu|u0|Regs|RegsH[3][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux35~3_combout\);

-- Location: LCCOMB_X41_Y23_N12
\t80s:cpu|u0|Regs|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux35~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux35~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux35~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux35~1_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|Regs|Mux35~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux35~4_combout\);

-- Location: LCCOMB_X43_Y23_N10
\t80s:cpu|u0|Regs|Mux36~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux36~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux36~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux36~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux36~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux36~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux36~4_combout\);

-- Location: LCCOMB_X42_Y22_N20
\t80s:cpu|u0|Regs|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux37~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux37~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux37~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux37~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux37~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux37~4_combout\);

-- Location: LCCOMB_X43_Y22_N20
\t80s:cpu|u0|Regs|Mux38~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux38~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux38~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux38~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux38~1_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|Regs|Mux38~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux38~4_combout\);

-- Location: LCCOMB_X39_Y21_N14
\t80s:cpu|u0|Regs|Mux39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux39~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|RegAddrC\(1))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsH[6][0]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsH[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[4][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux39~0_combout\);

-- Location: LCCOMB_X38_Y21_N8
\t80s:cpu|u0|Regs|Mux39~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux39~1_combout\ = (\t80s:cpu|u0|Regs|Mux39~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][0]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux39~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][0]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[5][0]~q\,
	datab => \t80s:cpu|u0|Regs|Mux39~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][0]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux39~1_combout\);

-- Location: LCCOMB_X42_Y22_N24
\t80s:cpu|u0|Regs|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux39~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux39~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux39~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux39~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux39~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux39~4_combout\);

-- Location: FF_X38_Y26_N21
\t80s:cpu|u0|Regs|RegsL[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][7]~q\);

-- Location: FF_X38_Y26_N3
\t80s:cpu|u0|Regs|RegsL[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][7]~q\);

-- Location: FF_X40_Y26_N31
\t80s:cpu|u0|Regs|RegsL[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][7]~q\);

-- Location: FF_X40_Y26_N29
\t80s:cpu|u0|Regs|RegsL[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][7]~q\);

-- Location: LCCOMB_X40_Y26_N28
\t80s:cpu|u0|Regs|Mux40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux40~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[1][7]~q\))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|RegsL[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[0][7]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[1][7]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux40~2_combout\);

-- Location: LCCOMB_X40_Y26_N6
\t80s:cpu|u0|Regs|Mux40~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux40~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux40~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][7]~q\)) # (!\t80s:cpu|u0|Regs|Mux40~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][7]~q\))))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (((\t80s:cpu|u0|Regs|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[3][7]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[2][7]~q\,
	datad => \t80s:cpu|u0|Regs|Mux40~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux40~3_combout\);

-- Location: FF_X40_Y23_N1
\t80s:cpu|u0|Regs|RegsL[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][7]~q\);

-- Location: FF_X39_Y23_N27
\t80s:cpu|u0|Regs|RegsL[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][7]~q\);

-- Location: FF_X39_Y23_N25
\t80s:cpu|u0|Regs|RegsL[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][7]~q\);

-- Location: LCCOMB_X39_Y23_N24
\t80s:cpu|u0|Regs|Mux40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux40~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsL[6][7]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsL[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][7]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[6][7]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux40~0_combout\);

-- Location: LCCOMB_X40_Y23_N12
\t80s:cpu|u0|Regs|Mux40~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux40~1_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|Mux40~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][7]~q\))) # (!\t80s:cpu|u0|Regs|Mux40~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][7]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (((\t80s:cpu|u0|Regs|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsL[5][7]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][7]~q\,
	datad => \t80s:cpu|u0|Regs|Mux40~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux40~1_combout\);

-- Location: LCCOMB_X42_Y23_N12
\t80s:cpu|u0|Regs|Mux40~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux40~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux40~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux40~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux40~3_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|Regs|Mux40~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux40~4_combout\);

-- Location: LCCOMB_X45_Y23_N10
\t80s:cpu|u0|Add5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~10_combout\ = (\t80s:cpu|DI_Reg\(5) & ((\t80s:cpu|u0|Regs|Mux42~4_combout\ & (\t80s:cpu|u0|Add5~9\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux42~4_combout\ & (!\t80s:cpu|u0|Add5~9\)))) # (!\t80s:cpu|DI_Reg\(5) & 
-- ((\t80s:cpu|u0|Regs|Mux42~4_combout\ & (!\t80s:cpu|u0|Add5~9\)) # (!\t80s:cpu|u0|Regs|Mux42~4_combout\ & ((\t80s:cpu|u0|Add5~9\) # (GND)))))
-- \t80s:cpu|u0|Add5~11\ = CARRY((\t80s:cpu|DI_Reg\(5) & (!\t80s:cpu|u0|Regs|Mux42~4_combout\ & !\t80s:cpu|u0|Add5~9\)) # (!\t80s:cpu|DI_Reg\(5) & ((!\t80s:cpu|u0|Add5~9\) # (!\t80s:cpu|u0|Regs|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(5),
	datab => \t80s:cpu|u0|Regs|Mux42~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~9\,
	combout => \t80s:cpu|u0|Add5~10_combout\,
	cout => \t80s:cpu|u0|Add5~11\);

-- Location: LCCOMB_X45_Y23_N12
\t80s:cpu|u0|Add5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~12_combout\ = ((\t80s:cpu|DI_Reg\(6) $ (\t80s:cpu|u0|Regs|Mux41~4_combout\ $ (!\t80s:cpu|u0|Add5~11\)))) # (GND)
-- \t80s:cpu|u0|Add5~13\ = CARRY((\t80s:cpu|DI_Reg\(6) & ((\t80s:cpu|u0|Regs|Mux41~4_combout\) # (!\t80s:cpu|u0|Add5~11\))) # (!\t80s:cpu|DI_Reg\(6) & (\t80s:cpu|u0|Regs|Mux41~4_combout\ & !\t80s:cpu|u0|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(6),
	datab => \t80s:cpu|u0|Regs|Mux41~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~11\,
	combout => \t80s:cpu|u0|Add5~12_combout\,
	cout => \t80s:cpu|u0|Add5~13\);

-- Location: LCCOMB_X45_Y23_N14
\t80s:cpu|u0|Add5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~14_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux40~4_combout\ & (\t80s:cpu|u0|Add5~13\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux40~4_combout\ & (!\t80s:cpu|u0|Add5~13\)))) # (!\t80s:cpu|DI_Reg\(7) & 
-- ((\t80s:cpu|u0|Regs|Mux40~4_combout\ & (!\t80s:cpu|u0|Add5~13\)) # (!\t80s:cpu|u0|Regs|Mux40~4_combout\ & ((\t80s:cpu|u0|Add5~13\) # (GND)))))
-- \t80s:cpu|u0|Add5~15\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|Regs|Mux40~4_combout\ & !\t80s:cpu|u0|Add5~13\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add5~13\) # (!\t80s:cpu|u0|Regs|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux40~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~13\,
	combout => \t80s:cpu|u0|Add5~14_combout\,
	cout => \t80s:cpu|u0|Add5~15\);

-- Location: LCCOMB_X45_Y23_N16
\t80s:cpu|u0|Add5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~16_combout\ = ((\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|Regs|Mux39~4_combout\ $ (!\t80s:cpu|u0|Add5~15\)))) # (GND)
-- \t80s:cpu|u0|Add5~17\ = CARRY((\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux39~4_combout\) # (!\t80s:cpu|u0|Add5~15\))) # (!\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|Regs|Mux39~4_combout\ & !\t80s:cpu|u0|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux39~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~15\,
	combout => \t80s:cpu|u0|Add5~16_combout\,
	cout => \t80s:cpu|u0|Add5~17\);

-- Location: LCCOMB_X45_Y23_N18
\t80s:cpu|u0|Add5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~18_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux38~4_combout\ & (\t80s:cpu|u0|Add5~17\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux38~4_combout\ & (!\t80s:cpu|u0|Add5~17\)))) # (!\t80s:cpu|DI_Reg\(7) & 
-- ((\t80s:cpu|u0|Regs|Mux38~4_combout\ & (!\t80s:cpu|u0|Add5~17\)) # (!\t80s:cpu|u0|Regs|Mux38~4_combout\ & ((\t80s:cpu|u0|Add5~17\) # (GND)))))
-- \t80s:cpu|u0|Add5~19\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|Regs|Mux38~4_combout\ & !\t80s:cpu|u0|Add5~17\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add5~17\) # (!\t80s:cpu|u0|Regs|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux38~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~17\,
	combout => \t80s:cpu|u0|Add5~18_combout\,
	cout => \t80s:cpu|u0|Add5~19\);

-- Location: LCCOMB_X45_Y23_N20
\t80s:cpu|u0|Add5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~20_combout\ = ((\t80s:cpu|u0|Regs|Mux37~4_combout\ $ (\t80s:cpu|DI_Reg\(7) $ (!\t80s:cpu|u0|Add5~19\)))) # (GND)
-- \t80s:cpu|u0|Add5~21\ = CARRY((\t80s:cpu|u0|Regs|Mux37~4_combout\ & ((\t80s:cpu|DI_Reg\(7)) # (!\t80s:cpu|u0|Add5~19\))) # (!\t80s:cpu|u0|Regs|Mux37~4_combout\ & (\t80s:cpu|DI_Reg\(7) & !\t80s:cpu|u0|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux37~4_combout\,
	datab => \t80s:cpu|DI_Reg\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~19\,
	combout => \t80s:cpu|u0|Add5~20_combout\,
	cout => \t80s:cpu|u0|Add5~21\);

-- Location: LCCOMB_X45_Y23_N22
\t80s:cpu|u0|Add5~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~22_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux36~4_combout\ & (\t80s:cpu|u0|Add5~21\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux36~4_combout\ & (!\t80s:cpu|u0|Add5~21\)))) # (!\t80s:cpu|DI_Reg\(7) & 
-- ((\t80s:cpu|u0|Regs|Mux36~4_combout\ & (!\t80s:cpu|u0|Add5~21\)) # (!\t80s:cpu|u0|Regs|Mux36~4_combout\ & ((\t80s:cpu|u0|Add5~21\) # (GND)))))
-- \t80s:cpu|u0|Add5~23\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|Regs|Mux36~4_combout\ & !\t80s:cpu|u0|Add5~21\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add5~21\) # (!\t80s:cpu|u0|Regs|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux36~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~21\,
	combout => \t80s:cpu|u0|Add5~22_combout\,
	cout => \t80s:cpu|u0|Add5~23\);

-- Location: LCCOMB_X45_Y23_N24
\t80s:cpu|u0|Add5~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~24_combout\ = ((\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|Regs|Mux35~4_combout\ $ (!\t80s:cpu|u0|Add5~23\)))) # (GND)
-- \t80s:cpu|u0|Add5~25\ = CARRY((\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux35~4_combout\) # (!\t80s:cpu|u0|Add5~23\))) # (!\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|Regs|Mux35~4_combout\ & !\t80s:cpu|u0|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux35~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~23\,
	combout => \t80s:cpu|u0|Add5~24_combout\,
	cout => \t80s:cpu|u0|Add5~25\);

-- Location: LCCOMB_X45_Y23_N26
\t80s:cpu|u0|Add5~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~26_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux34~4_combout\ & (\t80s:cpu|u0|Add5~25\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux34~4_combout\ & (!\t80s:cpu|u0|Add5~25\)))) # (!\t80s:cpu|DI_Reg\(7) & 
-- ((\t80s:cpu|u0|Regs|Mux34~4_combout\ & (!\t80s:cpu|u0|Add5~25\)) # (!\t80s:cpu|u0|Regs|Mux34~4_combout\ & ((\t80s:cpu|u0|Add5~25\) # (GND)))))
-- \t80s:cpu|u0|Add5~27\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|Regs|Mux34~4_combout\ & !\t80s:cpu|u0|Add5~25\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add5~25\) # (!\t80s:cpu|u0|Regs|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux34~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~25\,
	combout => \t80s:cpu|u0|Add5~26_combout\,
	cout => \t80s:cpu|u0|Add5~27\);

-- Location: LCCOMB_X45_Y23_N28
\t80s:cpu|u0|Add5~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~28_combout\ = ((\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|Regs|Mux33~4_combout\ $ (!\t80s:cpu|u0|Add5~27\)))) # (GND)
-- \t80s:cpu|u0|Add5~29\ = CARRY((\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|Regs|Mux33~4_combout\) # (!\t80s:cpu|u0|Add5~27\))) # (!\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|Regs|Mux33~4_combout\ & !\t80s:cpu|u0|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Regs|Mux33~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~27\,
	combout => \t80s:cpu|u0|Add5~28_combout\,
	cout => \t80s:cpu|u0|Add5~29\);

-- Location: LCCOMB_X45_Y23_N30
\t80s:cpu|u0|Add5~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~30_combout\ = \t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|Add5~29\ $ (\t80s:cpu|u0|Regs|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datad => \t80s:cpu|u0|Regs|Mux32~4_combout\,
	cin => \t80s:cpu|u0|Add5~29\,
	combout => \t80s:cpu|u0|Add5~30_combout\);

-- Location: LCCOMB_X46_Y23_N10
\t80s:cpu|u0|TmpAddr[15]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[15]~53_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~30_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Add5~30_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[15]~53_combout\);

-- Location: LCCOMB_X46_Y23_N2
\t80s:cpu|u0|TmpAddr[15]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[15]~52_combout\ = (!\t80s:cpu|u0|mcode|Mux265~2_combout\ & (\t80s:cpu|u0|Add5~30_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Add5~30_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[15]~52_combout\);

-- Location: LCCOMB_X46_Y23_N8
\t80s:cpu|u0|TmpAddr[15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[15]~12_combout\ = (\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|TmpAddr[15]~53_combout\)) # (!\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|TmpAddr[15]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[15]~53_combout\,
	datac => \t80s:cpu|DI_Reg\(7),
	datad => \t80s:cpu|u0|TmpAddr[15]~52_combout\,
	combout => \t80s:cpu|u0|TmpAddr[15]~12_combout\);

-- Location: LCCOMB_X46_Y26_N20
\t80s:cpu|u0|TmpAddr[7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~16_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|TmpAddr~15_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Equal57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr~15_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~16_combout\);

-- Location: LCCOMB_X46_Y26_N22
\t80s:cpu|u0|TmpAddr[15]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[15]~39_combout\ = (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|TmpAddr[7]~16_combout\) # ((\t80s:cpu|u0|mcode|Mux265~2_combout\ & \t80s:cpu|u0|Equal57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr[7]~16_combout\,
	combout => \t80s:cpu|u0|TmpAddr[15]~39_combout\);

-- Location: FF_X46_Y23_N9
\t80s:cpu|u0|TmpAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[15]~12_combout\,
	asdata => \t80s:cpu|DI_Reg\(7),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(15));

-- Location: LCCOMB_X41_Y22_N24
\t80s:cpu|u0|Add1~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~194_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux32~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|TmpAddr\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(15),
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux32~4_combout\,
	combout => \t80s:cpu|u0|Add1~194_combout\);

-- Location: LCCOMB_X47_Y22_N14
\t80s:cpu|u0|Add1~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~92_combout\ = (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (!\t80s:cpu|u0|process_0~0_combout\ & !\t80s:cpu|u0|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|Add1~92_combout\);

-- Location: LCCOMB_X41_Y22_N6
\t80s:cpu|u0|Add1~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~189_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux32~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux32~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux32~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux32~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Add1~189_combout\);

-- Location: LCCOMB_X47_Y27_N14
\t80s:cpu|u0|mcode|Mux266~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux266~1_combout\ = (\t80s:cpu|Equal0~6_combout\ & ((\t80s:cpu|u0|mcode|Mux258~0_combout\) # ((\t80s:cpu|u0|mcode|Mux263~0_combout\ & \t80s:cpu|u0|mcode|Mux266~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux263~0_combout\,
	datac => \t80s:cpu|Equal0~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux266~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux266~1_combout\);

-- Location: LCCOMB_X46_Y23_N12
\t80s:cpu|u0|TmpAddr[14]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[14]~51_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~28_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|Add5~28_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[14]~51_combout\);

-- Location: LCCOMB_X46_Y23_N16
\t80s:cpu|u0|TmpAddr[14]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[14]~50_combout\ = (!\t80s:cpu|u0|mcode|Mux265~2_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|u0|Add5~28_combout\ & \t80s:cpu|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|Add5~28_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[14]~50_combout\);

-- Location: LCCOMB_X46_Y23_N0
\t80s:cpu|u0|TmpAddr[14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[14]~11_combout\ = (\t80s:cpu|DI_Reg\(6) & (\t80s:cpu|u0|TmpAddr[14]~51_combout\)) # (!\t80s:cpu|DI_Reg\(6) & ((\t80s:cpu|u0|TmpAddr[14]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[14]~51_combout\,
	datac => \t80s:cpu|DI_Reg\(6),
	datad => \t80s:cpu|u0|TmpAddr[14]~50_combout\,
	combout => \t80s:cpu|u0|TmpAddr[14]~11_combout\);

-- Location: FF_X46_Y23_N1
\t80s:cpu|u0|TmpAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[14]~11_combout\,
	asdata => \t80s:cpu|DI_Reg\(6),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(14));

-- Location: LCCOMB_X46_Y23_N6
\t80s:cpu|u0|TmpAddr[13]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[13]~49_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~26_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~26_combout\,
	datab => \t80s:cpu|Equal0~5_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[13]~49_combout\);

-- Location: LCCOMB_X46_Y23_N4
\t80s:cpu|u0|TmpAddr[13]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[13]~48_combout\ = (\t80s:cpu|u0|Add5~26_combout\ & (\t80s:cpu|Equal0~5_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & !\t80s:cpu|u0|mcode|Mux265~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~26_combout\,
	datab => \t80s:cpu|Equal0~5_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[13]~48_combout\);

-- Location: LCCOMB_X46_Y23_N22
\t80s:cpu|u0|TmpAddr[13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[13]~10_combout\ = (\t80s:cpu|DI_Reg\(5) & (\t80s:cpu|u0|TmpAddr[13]~49_combout\)) # (!\t80s:cpu|DI_Reg\(5) & ((\t80s:cpu|u0|TmpAddr[13]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[13]~49_combout\,
	datab => \t80s:cpu|u0|TmpAddr[13]~48_combout\,
	datac => \t80s:cpu|DI_Reg\(5),
	combout => \t80s:cpu|u0|TmpAddr[13]~10_combout\);

-- Location: FF_X46_Y23_N23
\t80s:cpu|u0|TmpAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[13]~10_combout\,
	asdata => \t80s:cpu|DI_Reg\(5),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(13));

-- Location: LCCOMB_X47_Y23_N26
\t80s:cpu|u0|TmpAddr[12]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[12]~47_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|Add5~24_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[12]~47_combout\);

-- Location: LCCOMB_X47_Y23_N24
\t80s:cpu|u0|TmpAddr[12]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[12]~46_combout\ = (\t80s:cpu|Equal0~5_combout\ & (\t80s:cpu|u0|Add5~24_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & !\t80s:cpu|u0|mcode|Mux265~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|Add5~24_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[12]~46_combout\);

-- Location: LCCOMB_X47_Y23_N28
\t80s:cpu|u0|TmpAddr[12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[12]~9_combout\ = (\t80s:cpu|DI_Reg\(4) & (\t80s:cpu|u0|TmpAddr[12]~47_combout\)) # (!\t80s:cpu|DI_Reg\(4) & ((\t80s:cpu|u0|TmpAddr[12]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[12]~47_combout\,
	datac => \t80s:cpu|DI_Reg\(4),
	datad => \t80s:cpu|u0|TmpAddr[12]~46_combout\,
	combout => \t80s:cpu|u0|TmpAddr[12]~9_combout\);

-- Location: FF_X47_Y23_N29
\t80s:cpu|u0|TmpAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[12]~9_combout\,
	asdata => \t80s:cpu|DI_Reg\(4),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(12));

-- Location: LCCOMB_X46_Y23_N14
\t80s:cpu|u0|TmpAddr[11]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[11]~44_combout\ = (!\t80s:cpu|u0|mcode|Mux265~2_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|u0|Add5~22_combout\ & \t80s:cpu|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|Add5~22_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[11]~44_combout\);

-- Location: LCCOMB_X46_Y23_N24
\t80s:cpu|u0|TmpAddr[11]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[11]~45_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~22_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|Add5~22_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[11]~45_combout\);

-- Location: LCCOMB_X46_Y23_N28
\t80s:cpu|u0|TmpAddr[11]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[11]~8_combout\ = (\t80s:cpu|DI_Reg\(3) & ((\t80s:cpu|u0|TmpAddr[11]~45_combout\))) # (!\t80s:cpu|DI_Reg\(3) & (\t80s:cpu|u0|TmpAddr[11]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr[11]~44_combout\,
	datac => \t80s:cpu|DI_Reg\(3),
	datad => \t80s:cpu|u0|TmpAddr[11]~45_combout\,
	combout => \t80s:cpu|u0|TmpAddr[11]~8_combout\);

-- Location: FF_X46_Y23_N29
\t80s:cpu|u0|TmpAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[11]~8_combout\,
	asdata => \t80s:cpu|DI_Reg\(3),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(11));

-- Location: LCCOMB_X47_Y23_N12
\t80s:cpu|u0|TmpAddr[10]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[10]~43_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~20_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~20_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|Equal0~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[10]~43_combout\);

-- Location: LCCOMB_X47_Y23_N18
\t80s:cpu|u0|TmpAddr[10]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[10]~42_combout\ = (\t80s:cpu|u0|Add5~20_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|Equal0~5_combout\ & !\t80s:cpu|u0|mcode|Mux265~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~20_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|Equal0~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[10]~42_combout\);

-- Location: LCCOMB_X47_Y23_N20
\t80s:cpu|u0|TmpAddr[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[10]~7_combout\ = (\t80s:cpu|DI_Reg\(2) & (\t80s:cpu|u0|TmpAddr[10]~43_combout\)) # (!\t80s:cpu|DI_Reg\(2) & ((\t80s:cpu|u0|TmpAddr[10]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[10]~43_combout\,
	datac => \t80s:cpu|DI_Reg\(2),
	datad => \t80s:cpu|u0|TmpAddr[10]~42_combout\,
	combout => \t80s:cpu|u0|TmpAddr[10]~7_combout\);

-- Location: FF_X47_Y23_N21
\t80s:cpu|u0|TmpAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[10]~7_combout\,
	asdata => \t80s:cpu|DI_Reg\(2),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(10));

-- Location: LCCOMB_X46_Y26_N30
\t80s:cpu|u0|TmpAddr[8]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[8]~37_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & (\t80s:cpu|u0|Add5~16_combout\ & (!\t80s:cpu|u0|mcode|Mux265~2_combout\ & \t80s:cpu|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~1_combout\,
	datab => \t80s:cpu|u0|Add5~16_combout\,
	datac => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[8]~37_combout\);

-- Location: FF_X52_Y28_N23
\t80s:cpu|DI_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[0]~103_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(0));

-- Location: LCCOMB_X46_Y26_N16
\t80s:cpu|u0|TmpAddr[8]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[8]~38_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~16_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~1_combout\,
	datab => \t80s:cpu|u0|Add5~16_combout\,
	datac => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[8]~38_combout\);

-- Location: LCCOMB_X46_Y26_N14
\t80s:cpu|u0|TmpAddr[8]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[8]~5_combout\ = (\t80s:cpu|DI_Reg\(0) & ((\t80s:cpu|u0|TmpAddr[8]~38_combout\))) # (!\t80s:cpu|DI_Reg\(0) & (\t80s:cpu|u0|TmpAddr[8]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[8]~37_combout\,
	datac => \t80s:cpu|DI_Reg\(0),
	datad => \t80s:cpu|u0|TmpAddr[8]~38_combout\,
	combout => \t80s:cpu|u0|TmpAddr[8]~5_combout\);

-- Location: FF_X46_Y26_N15
\t80s:cpu|u0|TmpAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[8]~5_combout\,
	asdata => \t80s:cpu|DI_Reg\(0),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(8));

-- Location: LCCOMB_X46_Y27_N16
\t80s:cpu|u0|TmpAddr[7]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~36_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux264~8_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~14_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~36_combout\);

-- Location: LCCOMB_X46_Y27_N24
\t80s:cpu|u0|TmpAddr[7]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~35_combout\ = (\t80s:cpu|Equal0~5_combout\ & (!\t80s:cpu|u0|mcode|Mux264~8_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|Add5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~14_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~35_combout\);

-- Location: LCCOMB_X46_Y27_N26
\t80s:cpu|u0|TmpAddr[7]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~4_combout\ = (\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|TmpAddr[7]~36_combout\)) # (!\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|TmpAddr[7]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr[7]~36_combout\,
	datac => \t80s:cpu|DI_Reg\(7),
	datad => \t80s:cpu|u0|TmpAddr[7]~35_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~4_combout\);

-- Location: LCCOMB_X46_Y26_N0
\t80s:cpu|u0|TmpAddr[7]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~17_combout\ = (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|TmpAddr[7]~16_combout\) # ((\t80s:cpu|u0|mcode|Mux264~8_combout\ & \t80s:cpu|u0|Equal57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr[7]~16_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~17_combout\);

-- Location: FF_X46_Y27_N27
\t80s:cpu|u0|TmpAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[7]~4_combout\,
	asdata => \t80s:cpu|DI_Reg\(7),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(7));

-- Location: LCCOMB_X45_Y27_N6
\t80s:cpu|u0|TmpAddr[7]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~23_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux264~8_combout\) # ((\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|Equal0~7_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~23_combout\);

-- Location: LCCOMB_X37_Y23_N10
\t80s:cpu|u0|Regs|Mux45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux45~0_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsL[6][2]~q\) # ((\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|Regs|RegsL[4][2]~q\ & !\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[6][2]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[4][2]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux45~0_combout\);

-- Location: LCCOMB_X38_Y23_N30
\t80s:cpu|u0|Regs|Mux45~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux45~1_combout\ = (\t80s:cpu|u0|Regs|Mux45~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][2]~q\)) # (!\t80s:cpu|u0|RegAddrC\(0)))) # (!\t80s:cpu|u0|Regs|Mux45~0_combout\ & (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux45~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[7][2]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux45~1_combout\);

-- Location: LCCOMB_X38_Y24_N16
\t80s:cpu|u0|Regs|Mux45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux45~2_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[1][2]~q\) # ((\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|RegAddrC\(0) & (((\t80s:cpu|u0|Regs|RegsL[0][2]~q\ & !\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|Regs|RegsL[1][2]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][2]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux45~2_combout\);

-- Location: LCCOMB_X37_Y24_N22
\t80s:cpu|u0|Regs|Mux45~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux45~3_combout\ = (\t80s:cpu|u0|Regs|Mux45~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[3][2]~q\)) # (!\t80s:cpu|u0|RegAddrC\(1)))) # (!\t80s:cpu|u0|Regs|Mux45~2_combout\ & (\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsL[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux45~2_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsL[2][2]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[3][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux45~3_combout\);

-- Location: LCCOMB_X41_Y24_N0
\t80s:cpu|u0|Regs|Mux45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux45~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux45~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux45~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|Regs|Mux45~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux45~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux45~4_combout\);

-- Location: LCCOMB_X40_Y23_N14
\t80s:cpu|u0|Regs|Mux46~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux46~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux46~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux46~3_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|Regs|Mux46~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux46~4_combout\);

-- Location: LCCOMB_X43_Y24_N0
\t80s:cpu|u0|Regs|Mux47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux47~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux47~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux47~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux47~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux47~3_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Regs|Mux47~4_combout\);

-- Location: LCCOMB_X45_Y23_N0
\t80s:cpu|u0|Add5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~0_combout\ = (\t80s:cpu|u0|Regs|Mux47~4_combout\ & (\t80s:cpu|DI_Reg\(0) $ (VCC))) # (!\t80s:cpu|u0|Regs|Mux47~4_combout\ & (\t80s:cpu|DI_Reg\(0) & VCC))
-- \t80s:cpu|u0|Add5~1\ = CARRY((\t80s:cpu|u0|Regs|Mux47~4_combout\ & \t80s:cpu|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux47~4_combout\,
	datab => \t80s:cpu|DI_Reg\(0),
	datad => VCC,
	combout => \t80s:cpu|u0|Add5~0_combout\,
	cout => \t80s:cpu|u0|Add5~1\);

-- Location: LCCOMB_X45_Y23_N2
\t80s:cpu|u0|Add5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~2_combout\ = (\t80s:cpu|u0|Regs|Mux46~4_combout\ & ((\t80s:cpu|DI_Reg\(1) & (\t80s:cpu|u0|Add5~1\ & VCC)) # (!\t80s:cpu|DI_Reg\(1) & (!\t80s:cpu|u0|Add5~1\)))) # (!\t80s:cpu|u0|Regs|Mux46~4_combout\ & ((\t80s:cpu|DI_Reg\(1) & 
-- (!\t80s:cpu|u0|Add5~1\)) # (!\t80s:cpu|DI_Reg\(1) & ((\t80s:cpu|u0|Add5~1\) # (GND)))))
-- \t80s:cpu|u0|Add5~3\ = CARRY((\t80s:cpu|u0|Regs|Mux46~4_combout\ & (!\t80s:cpu|DI_Reg\(1) & !\t80s:cpu|u0|Add5~1\)) # (!\t80s:cpu|u0|Regs|Mux46~4_combout\ & ((!\t80s:cpu|u0|Add5~1\) # (!\t80s:cpu|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux46~4_combout\,
	datab => \t80s:cpu|DI_Reg\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~1\,
	combout => \t80s:cpu|u0|Add5~2_combout\,
	cout => \t80s:cpu|u0|Add5~3\);

-- Location: LCCOMB_X45_Y23_N4
\t80s:cpu|u0|Add5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~4_combout\ = ((\t80s:cpu|DI_Reg\(2) $ (\t80s:cpu|u0|Regs|Mux45~4_combout\ $ (!\t80s:cpu|u0|Add5~3\)))) # (GND)
-- \t80s:cpu|u0|Add5~5\ = CARRY((\t80s:cpu|DI_Reg\(2) & ((\t80s:cpu|u0|Regs|Mux45~4_combout\) # (!\t80s:cpu|u0|Add5~3\))) # (!\t80s:cpu|DI_Reg\(2) & (\t80s:cpu|u0|Regs|Mux45~4_combout\ & !\t80s:cpu|u0|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(2),
	datab => \t80s:cpu|u0|Regs|Mux45~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~3\,
	combout => \t80s:cpu|u0|Add5~4_combout\,
	cout => \t80s:cpu|u0|Add5~5\);

-- Location: LCCOMB_X45_Y23_N6
\t80s:cpu|u0|Add5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~6_combout\ = (\t80s:cpu|DI_Reg\(3) & ((\t80s:cpu|u0|Regs|Mux44~4_combout\ & (\t80s:cpu|u0|Add5~5\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux44~4_combout\ & (!\t80s:cpu|u0|Add5~5\)))) # (!\t80s:cpu|DI_Reg\(3) & ((\t80s:cpu|u0|Regs|Mux44~4_combout\ 
-- & (!\t80s:cpu|u0|Add5~5\)) # (!\t80s:cpu|u0|Regs|Mux44~4_combout\ & ((\t80s:cpu|u0|Add5~5\) # (GND)))))
-- \t80s:cpu|u0|Add5~7\ = CARRY((\t80s:cpu|DI_Reg\(3) & (!\t80s:cpu|u0|Regs|Mux44~4_combout\ & !\t80s:cpu|u0|Add5~5\)) # (!\t80s:cpu|DI_Reg\(3) & ((!\t80s:cpu|u0|Add5~5\) # (!\t80s:cpu|u0|Regs|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(3),
	datab => \t80s:cpu|u0|Regs|Mux44~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~5\,
	combout => \t80s:cpu|u0|Add5~6_combout\,
	cout => \t80s:cpu|u0|Add5~7\);

-- Location: LCCOMB_X45_Y23_N8
\t80s:cpu|u0|Add5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add5~8_combout\ = ((\t80s:cpu|DI_Reg\(4) $ (\t80s:cpu|u0|Regs|Mux43~4_combout\ $ (!\t80s:cpu|u0|Add5~7\)))) # (GND)
-- \t80s:cpu|u0|Add5~9\ = CARRY((\t80s:cpu|DI_Reg\(4) & ((\t80s:cpu|u0|Regs|Mux43~4_combout\) # (!\t80s:cpu|u0|Add5~7\))) # (!\t80s:cpu|DI_Reg\(4) & (\t80s:cpu|u0|Regs|Mux43~4_combout\ & !\t80s:cpu|u0|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(4),
	datab => \t80s:cpu|u0|Regs|Mux43~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add5~7\,
	combout => \t80s:cpu|u0|Add5~8_combout\,
	cout => \t80s:cpu|u0|Add5~9\);

-- Location: LCCOMB_X45_Y27_N8
\t80s:cpu|u0|TmpAddr[4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[4]~27_combout\ = (\t80s:cpu|DI_Reg\(4) & ((\t80s:cpu|u0|Add5~8_combout\) # ((\t80s:cpu|u0|mcode|Mux264~8_combout\ & \t80s:cpu|u0|Equal57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datab => \t80s:cpu|u0|Add5~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|DI_Reg\(4),
	combout => \t80s:cpu|u0|TmpAddr[4]~27_combout\);

-- Location: LCCOMB_X45_Y27_N2
\t80s:cpu|u0|TmpAddr[7]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[7]~24_combout\ = (\t80s:cpu|u0|mcode|Mux264~8_combout\) # (((!\t80s:cpu|Equal0~7_combout\) # (!\t80s:cpu|u0|MCycle\(0))) # (!\t80s:cpu|u0|Equal57~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|Equal0~7_combout\,
	combout => \t80s:cpu|u0|TmpAddr[7]~24_combout\);

-- Location: LCCOMB_X45_Y27_N10
\t80s:cpu|u0|TmpAddr[4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[4]~28_combout\ = (\t80s:cpu|u0|Add5~8_combout\ & ((\t80s:cpu|u0|TmpAddr[4]~27_combout\ & (!\t80s:cpu|u0|TmpAddr[7]~23_combout\)) # (!\t80s:cpu|u0|TmpAddr[4]~27_combout\ & ((!\t80s:cpu|u0|TmpAddr[7]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[7]~23_combout\,
	datab => \t80s:cpu|u0|Add5~8_combout\,
	datac => \t80s:cpu|u0|TmpAddr[4]~27_combout\,
	datad => \t80s:cpu|u0|TmpAddr[7]~24_combout\,
	combout => \t80s:cpu|u0|TmpAddr[4]~28_combout\);

-- Location: LCCOMB_X45_Y27_N12
\t80s:cpu|u0|TmpAddr[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[4]~29_combout\ = (\t80s:cpu|u0|TmpAddr[4]~28_combout\ & (((\t80s:cpu|u0|IR\(4)) # (!\t80s:cpu|u0|TmpAddr[4]~27_combout\)))) # (!\t80s:cpu|u0|TmpAddr[4]~28_combout\ & ((\t80s:cpu|u0|TmpAddr[4]~27_combout\) # 
-- ((\t80s:cpu|u0|TmpAddr~15_combout\ & \t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[4]~28_combout\,
	datab => \t80s:cpu|u0|TmpAddr~15_combout\,
	datac => \t80s:cpu|u0|TmpAddr[4]~27_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|TmpAddr[4]~29_combout\);

-- Location: LCCOMB_X46_Y27_N8
\t80s:cpu|u0|TmpAddr[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[4]~feeder_combout\ = \t80s:cpu|u0|TmpAddr[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|TmpAddr[4]~29_combout\,
	combout => \t80s:cpu|u0|TmpAddr[4]~feeder_combout\);

-- Location: FF_X46_Y27_N9
\t80s:cpu|u0|TmpAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[4]~feeder_combout\,
	asdata => \t80s:cpu|DI_Reg\(4),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(4));

-- Location: LCCOMB_X46_Y27_N6
\t80s:cpu|u0|TmpAddr[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[2]~21_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux264~8_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Add5~4_combout\,
	datad => \t80s:cpu|u0|Equal57~1_combout\,
	combout => \t80s:cpu|u0|TmpAddr[2]~21_combout\);

-- Location: LCCOMB_X46_Y27_N2
\t80s:cpu|u0|TmpAddr[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[2]~20_combout\ = (\t80s:cpu|Equal0~5_combout\ & (!\t80s:cpu|u0|mcode|Mux264~8_combout\ & (\t80s:cpu|u0|Add5~4_combout\ & \t80s:cpu|u0|Equal57~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Add5~4_combout\,
	datad => \t80s:cpu|u0|Equal57~1_combout\,
	combout => \t80s:cpu|u0|TmpAddr[2]~20_combout\);

-- Location: LCCOMB_X46_Y27_N30
\t80s:cpu|u0|TmpAddr[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[2]~2_combout\ = (\t80s:cpu|DI_Reg\(2) & (\t80s:cpu|u0|TmpAddr[2]~21_combout\)) # (!\t80s:cpu|DI_Reg\(2) & ((\t80s:cpu|u0|TmpAddr[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[2]~21_combout\,
	datac => \t80s:cpu|DI_Reg\(2),
	datad => \t80s:cpu|u0|TmpAddr[2]~20_combout\,
	combout => \t80s:cpu|u0|TmpAddr[2]~2_combout\);

-- Location: FF_X46_Y27_N31
\t80s:cpu|u0|TmpAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[2]~2_combout\,
	asdata => \t80s:cpu|DI_Reg\(2),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(2));

-- Location: LCCOMB_X46_Y26_N12
\t80s:cpu|u0|TmpAddr[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[1]~18_combout\ = (\t80s:cpu|Equal0~5_combout\ & (!\t80s:cpu|u0|mcode|Mux264~8_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[1]~18_combout\);

-- Location: LCCOMB_X46_Y26_N2
\t80s:cpu|u0|TmpAddr[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[1]~19_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux264~8_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~2_combout\,
	combout => \t80s:cpu|u0|TmpAddr[1]~19_combout\);

-- Location: LCCOMB_X46_Y26_N18
\t80s:cpu|u0|TmpAddr[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[1]~1_combout\ = (\t80s:cpu|DI_Reg\(1) & ((\t80s:cpu|u0|TmpAddr[1]~19_combout\))) # (!\t80s:cpu|DI_Reg\(1) & (\t80s:cpu|u0|TmpAddr[1]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[1]~18_combout\,
	datac => \t80s:cpu|DI_Reg\(1),
	datad => \t80s:cpu|u0|TmpAddr[1]~19_combout\,
	combout => \t80s:cpu|u0|TmpAddr[1]~1_combout\);

-- Location: FF_X46_Y26_N19
\t80s:cpu|u0|TmpAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[1]~1_combout\,
	asdata => \t80s:cpu|DI_Reg\(1),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(1));

-- Location: LCCOMB_X46_Y26_N4
\t80s:cpu|u0|TmpAddr[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[0]~13_combout\ = (\t80s:cpu|Equal0~5_combout\ & (!\t80s:cpu|u0|mcode|Mux264~8_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~0_combout\,
	combout => \t80s:cpu|u0|TmpAddr[0]~13_combout\);

-- Location: LCCOMB_X46_Y26_N24
\t80s:cpu|u0|TmpAddr[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[0]~14_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux264~8_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~0_combout\,
	combout => \t80s:cpu|u0|TmpAddr[0]~14_combout\);

-- Location: LCCOMB_X46_Y26_N26
\t80s:cpu|u0|TmpAddr[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[0]~0_combout\ = (\t80s:cpu|DI_Reg\(0) & ((\t80s:cpu|u0|TmpAddr[0]~14_combout\))) # (!\t80s:cpu|DI_Reg\(0) & (\t80s:cpu|u0|TmpAddr[0]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr[0]~13_combout\,
	datac => \t80s:cpu|DI_Reg\(0),
	datad => \t80s:cpu|u0|TmpAddr[0]~14_combout\,
	combout => \t80s:cpu|u0|TmpAddr[0]~0_combout\);

-- Location: FF_X46_Y26_N27
\t80s:cpu|u0|TmpAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[0]~0_combout\,
	asdata => \t80s:cpu|DI_Reg\(0),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(0));

-- Location: LCCOMB_X44_Y23_N0
\t80s:cpu|u0|Add1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~7_combout\ = \t80s:cpu|u0|TmpAddr\(0) $ (VCC)
-- \t80s:cpu|u0|Add1~8\ = CARRY(\t80s:cpu|u0|TmpAddr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(0),
	datad => VCC,
	combout => \t80s:cpu|u0|Add1~7_combout\,
	cout => \t80s:cpu|u0|Add1~8\);

-- Location: LCCOMB_X44_Y23_N2
\t80s:cpu|u0|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~18_combout\ = (\t80s:cpu|u0|TmpAddr\(1) & (!\t80s:cpu|u0|Add1~8\)) # (!\t80s:cpu|u0|TmpAddr\(1) & ((\t80s:cpu|u0|Add1~8\) # (GND)))
-- \t80s:cpu|u0|Add1~19\ = CARRY((!\t80s:cpu|u0|Add1~8\) # (!\t80s:cpu|u0|TmpAddr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~8\,
	combout => \t80s:cpu|u0|Add1~18_combout\,
	cout => \t80s:cpu|u0|Add1~19\);

-- Location: LCCOMB_X44_Y23_N4
\t80s:cpu|u0|Add1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~29_combout\ = (\t80s:cpu|u0|TmpAddr\(2) & (\t80s:cpu|u0|Add1~19\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(2) & (!\t80s:cpu|u0|Add1~19\ & VCC))
-- \t80s:cpu|u0|Add1~30\ = CARRY((\t80s:cpu|u0|TmpAddr\(2) & !\t80s:cpu|u0|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~19\,
	combout => \t80s:cpu|u0|Add1~29_combout\,
	cout => \t80s:cpu|u0|Add1~30\);

-- Location: LCCOMB_X44_Y23_N6
\t80s:cpu|u0|Add1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~39_combout\ = (\t80s:cpu|u0|TmpAddr\(3) & (!\t80s:cpu|u0|Add1~30\)) # (!\t80s:cpu|u0|TmpAddr\(3) & ((\t80s:cpu|u0|Add1~30\) # (GND)))
-- \t80s:cpu|u0|Add1~40\ = CARRY((!\t80s:cpu|u0|Add1~30\) # (!\t80s:cpu|u0|TmpAddr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~30\,
	combout => \t80s:cpu|u0|Add1~39_combout\,
	cout => \t80s:cpu|u0|Add1~40\);

-- Location: LCCOMB_X44_Y23_N8
\t80s:cpu|u0|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~50_combout\ = (\t80s:cpu|u0|TmpAddr\(4) & (\t80s:cpu|u0|Add1~40\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(4) & (!\t80s:cpu|u0|Add1~40\ & VCC))
-- \t80s:cpu|u0|Add1~51\ = CARRY((\t80s:cpu|u0|TmpAddr\(4) & !\t80s:cpu|u0|Add1~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~40\,
	combout => \t80s:cpu|u0|Add1~50_combout\,
	cout => \t80s:cpu|u0|Add1~51\);

-- Location: LCCOMB_X44_Y23_N10
\t80s:cpu|u0|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~62_combout\ = (\t80s:cpu|u0|TmpAddr\(5) & (!\t80s:cpu|u0|Add1~51\)) # (!\t80s:cpu|u0|TmpAddr\(5) & ((\t80s:cpu|u0|Add1~51\) # (GND)))
-- \t80s:cpu|u0|Add1~63\ = CARRY((!\t80s:cpu|u0|Add1~51\) # (!\t80s:cpu|u0|TmpAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~51\,
	combout => \t80s:cpu|u0|Add1~62_combout\,
	cout => \t80s:cpu|u0|Add1~63\);

-- Location: LCCOMB_X44_Y23_N12
\t80s:cpu|u0|Add1~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~73_combout\ = (\t80s:cpu|u0|TmpAddr\(6) & (\t80s:cpu|u0|Add1~63\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(6) & (!\t80s:cpu|u0|Add1~63\ & VCC))
-- \t80s:cpu|u0|Add1~74\ = CARRY((\t80s:cpu|u0|TmpAddr\(6) & !\t80s:cpu|u0|Add1~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~63\,
	combout => \t80s:cpu|u0|Add1~73_combout\,
	cout => \t80s:cpu|u0|Add1~74\);

-- Location: LCCOMB_X44_Y23_N14
\t80s:cpu|u0|Add1~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~83_combout\ = (\t80s:cpu|u0|TmpAddr\(7) & (!\t80s:cpu|u0|Add1~74\)) # (!\t80s:cpu|u0|TmpAddr\(7) & ((\t80s:cpu|u0|Add1~74\) # (GND)))
-- \t80s:cpu|u0|Add1~84\ = CARRY((!\t80s:cpu|u0|Add1~74\) # (!\t80s:cpu|u0|TmpAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~74\,
	combout => \t80s:cpu|u0|Add1~83_combout\,
	cout => \t80s:cpu|u0|Add1~84\);

-- Location: LCCOMB_X44_Y23_N16
\t80s:cpu|u0|Add1~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~96_combout\ = (\t80s:cpu|u0|TmpAddr\(8) & (\t80s:cpu|u0|Add1~84\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(8) & (!\t80s:cpu|u0|Add1~84\ & VCC))
-- \t80s:cpu|u0|Add1~97\ = CARRY((\t80s:cpu|u0|TmpAddr\(8) & !\t80s:cpu|u0|Add1~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(8),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~84\,
	combout => \t80s:cpu|u0|Add1~96_combout\,
	cout => \t80s:cpu|u0|Add1~97\);

-- Location: LCCOMB_X44_Y23_N18
\t80s:cpu|u0|Add1~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~109_combout\ = (\t80s:cpu|u0|TmpAddr\(9) & (!\t80s:cpu|u0|Add1~97\)) # (!\t80s:cpu|u0|TmpAddr\(9) & ((\t80s:cpu|u0|Add1~97\) # (GND)))
-- \t80s:cpu|u0|Add1~110\ = CARRY((!\t80s:cpu|u0|Add1~97\) # (!\t80s:cpu|u0|TmpAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(9),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~97\,
	combout => \t80s:cpu|u0|Add1~109_combout\,
	cout => \t80s:cpu|u0|Add1~110\);

-- Location: LCCOMB_X44_Y23_N20
\t80s:cpu|u0|Add1~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~122_combout\ = (\t80s:cpu|u0|TmpAddr\(10) & (\t80s:cpu|u0|Add1~110\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(10) & (!\t80s:cpu|u0|Add1~110\ & VCC))
-- \t80s:cpu|u0|Add1~123\ = CARRY((\t80s:cpu|u0|TmpAddr\(10) & !\t80s:cpu|u0|Add1~110\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(10),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~110\,
	combout => \t80s:cpu|u0|Add1~122_combout\,
	cout => \t80s:cpu|u0|Add1~123\);

-- Location: LCCOMB_X44_Y23_N22
\t80s:cpu|u0|Add1~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~135_combout\ = (\t80s:cpu|u0|TmpAddr\(11) & (!\t80s:cpu|u0|Add1~123\)) # (!\t80s:cpu|u0|TmpAddr\(11) & ((\t80s:cpu|u0|Add1~123\) # (GND)))
-- \t80s:cpu|u0|Add1~136\ = CARRY((!\t80s:cpu|u0|Add1~123\) # (!\t80s:cpu|u0|TmpAddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(11),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~123\,
	combout => \t80s:cpu|u0|Add1~135_combout\,
	cout => \t80s:cpu|u0|Add1~136\);

-- Location: LCCOMB_X44_Y23_N24
\t80s:cpu|u0|Add1~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~148_combout\ = (\t80s:cpu|u0|TmpAddr\(12) & (\t80s:cpu|u0|Add1~136\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(12) & (!\t80s:cpu|u0|Add1~136\ & VCC))
-- \t80s:cpu|u0|Add1~149\ = CARRY((\t80s:cpu|u0|TmpAddr\(12) & !\t80s:cpu|u0|Add1~136\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(12),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~136\,
	combout => \t80s:cpu|u0|Add1~148_combout\,
	cout => \t80s:cpu|u0|Add1~149\);

-- Location: LCCOMB_X44_Y23_N26
\t80s:cpu|u0|Add1~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~161_combout\ = (\t80s:cpu|u0|TmpAddr\(13) & (!\t80s:cpu|u0|Add1~149\)) # (!\t80s:cpu|u0|TmpAddr\(13) & ((\t80s:cpu|u0|Add1~149\) # (GND)))
-- \t80s:cpu|u0|Add1~162\ = CARRY((!\t80s:cpu|u0|Add1~149\) # (!\t80s:cpu|u0|TmpAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(13),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~149\,
	combout => \t80s:cpu|u0|Add1~161_combout\,
	cout => \t80s:cpu|u0|Add1~162\);

-- Location: LCCOMB_X44_Y23_N28
\t80s:cpu|u0|Add1~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~174_combout\ = (\t80s:cpu|u0|TmpAddr\(14) & (\t80s:cpu|u0|Add1~162\ $ (GND))) # (!\t80s:cpu|u0|TmpAddr\(14) & (!\t80s:cpu|u0|Add1~162\ & VCC))
-- \t80s:cpu|u0|Add1~175\ = CARRY((\t80s:cpu|u0|TmpAddr\(14) & !\t80s:cpu|u0|Add1~162\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(14),
	datad => VCC,
	cin => \t80s:cpu|u0|Add1~162\,
	combout => \t80s:cpu|u0|Add1~174_combout\,
	cout => \t80s:cpu|u0|Add1~175\);

-- Location: LCCOMB_X44_Y23_N30
\t80s:cpu|u0|Add1~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~186_combout\ = \t80s:cpu|u0|TmpAddr\(15) $ (\t80s:cpu|u0|Add1~175\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr\(15),
	cin => \t80s:cpu|u0|Add1~175\,
	combout => \t80s:cpu|u0|Add1~186_combout\);

-- Location: LCCOMB_X42_Y23_N20
\t80s:cpu|u0|Add1~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~188_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|Add1~186_combout\))) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|DI_Reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datac => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datad => \t80s:cpu|u0|Add1~186_combout\,
	combout => \t80s:cpu|u0|Add1~188_combout\);

-- Location: LCCOMB_X47_Y22_N0
\t80s:cpu|u0|Add1~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~196_combout\ = (\t80s:cpu|u0|process_0~1_combout\ & !\t80s:cpu|u0|process_0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|process_0~1_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|Add1~196_combout\);

-- Location: LCCOMB_X41_Y22_N2
\t80s:cpu|u0|PC~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~84_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|TmpAddr\(15))))) # (!\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|Add1~196_combout\ & (\t80s:cpu|u0|I\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~196_combout\,
	datab => \t80s:cpu|u0|I\(7),
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(15),
	combout => \t80s:cpu|u0|PC~84_combout\);

-- Location: LCCOMB_X41_Y22_N22
\t80s:cpu|u0|PC~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~85_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux32~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|PC~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux32~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|PC~84_combout\,
	combout => \t80s:cpu|u0|PC~85_combout\);

-- Location: LCCOMB_X41_Y22_N14
\t80s:cpu|u0|PC~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~86_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(7))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|PC~85_combout\,
	combout => \t80s:cpu|u0|PC~86_combout\);

-- Location: LCCOMB_X45_Y25_N26
\t80s:cpu|u0|PC~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~87_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~86_combout\) # ((\t80s:cpu|u0|PC\(15) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(15),
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|PC~86_combout\,
	datad => \t80s:cpu|u0|PC~44_combout\,
	combout => \t80s:cpu|u0|PC~87_combout\);

-- Location: LCCOMB_X44_Y27_N6
\t80s:cpu|u0|ALU_Op_r~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ALU_Op_r~0_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|TState\(2)) # (!\t80s:cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|ALU_Op_r~0_combout\);

-- Location: LCCOMB_X37_Y31_N12
\t80s:cpu|u0|alu|Q_t~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~8_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(6))) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(6),
	datac => \t80s:cpu|u0|BusA\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~8_combout\);

-- Location: LCCOMB_X37_Y31_N2
\t80s:cpu|u0|alu|Q_t~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~1_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(7)))) # (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(5),
	datac => \t80s:cpu|u0|BusA\(7),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~1_combout\);

-- Location: LCCOMB_X37_Y31_N22
\t80s:cpu|u0|alu|Q_t~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~10_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(5))) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(5),
	datac => \t80s:cpu|u0|BusA\(3),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~10_combout\);

-- Location: LCCOMB_X38_Y31_N28
\t80s:cpu|u0|alu|Q_t~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~9_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(3))) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(3),
	datab => \t80s:cpu|u0|BusA\(1),
	datac => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~9_combout\);

-- Location: LCCOMB_X37_Y31_N18
\t80s:cpu|u0|alu|F_Out~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~0_combout\ = \t80s:cpu|u0|alu|Q_t~8_combout\ $ (\t80s:cpu|u0|alu|Q_t~1_combout\ $ (\t80s:cpu|u0|alu|Q_t~10_combout\ $ (\t80s:cpu|u0|alu|Q_t~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~8_combout\,
	datab => \t80s:cpu|u0|alu|Q_t~1_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~10_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~9_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~0_combout\);

-- Location: LCCOMB_X40_Y31_N28
\t80s:cpu|u0|alu|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux22~0_combout\ = (\t80s:cpu|u0|IR\(4) & (((\t80s:cpu|u0|IR\(5)) # (!\t80s:cpu|u0|F\(0))))) # (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|BusA\(7) & (!\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|F\(0),
	combout => \t80s:cpu|u0|alu|Mux22~0_combout\);

-- Location: LCCOMB_X39_Y31_N16
\t80s:cpu|u0|alu|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux22~1_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(1))) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|alu|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|BusA\(1),
	datad => \t80s:cpu|u0|alu|Mux22~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux22~1_combout\);

-- Location: LCCOMB_X39_Y31_N26
\t80s:cpu|u0|alu|Q_t~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~12_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(4)))) # (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusA\(2),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|BusA\(4),
	combout => \t80s:cpu|u0|alu|Q_t~12_combout\);

-- Location: LCCOMB_X38_Y31_N6
\t80s:cpu|u0|alu|Q_t~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~11_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(2))) # (!\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(2),
	datab => \t80s:cpu|u0|BusA\(0),
	datac => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~11_combout\);

-- Location: LCCOMB_X37_Y31_N6
\t80s:cpu|u0|alu|F_Out~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~1_combout\ = \t80s:cpu|u0|alu|F_Out~0_combout\ $ (\t80s:cpu|u0|alu|Mux22~1_combout\ $ (\t80s:cpu|u0|alu|Q_t~12_combout\ $ (\t80s:cpu|u0|alu|Q_t~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|F_Out~0_combout\,
	datab => \t80s:cpu|u0|alu|Mux22~1_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~12_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~11_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~1_combout\);

-- Location: LCCOMB_X36_Y31_N8
\t80s:cpu|u0|alu|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~1_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|mcode|Mux279~0_combout\ & (\t80s:cpu|u0|alu|Mux21~2_combout\ $ (!\t80s:cpu|u0|alu|F_Out~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux21~2_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datad => \t80s:cpu|u0|alu|F_Out~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux28~1_combout\);

-- Location: LCCOMB_X39_Y31_N12
\t80s:cpu|u0|alu|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~11_combout\ = ((\t80s:cpu|u0|IR\(3) & ((!\t80s:cpu|u0|BusB\(1)))) # (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|BusB\(0)))) # (!\t80s:cpu|u0|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(0),
	datab => \t80s:cpu|u0|BusB\(1),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|Equal3~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~11_combout\);

-- Location: LCCOMB_X39_Y31_N20
\t80s:cpu|u0|alu|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~12_combout\ = ((\t80s:cpu|u0|IR\(3) & ((!\t80s:cpu|u0|BusB\(3)))) # (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|BusB\(2)))) # (!\t80s:cpu|u0|alu|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(2),
	datab => \t80s:cpu|u0|alu|Mux7~0_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|BusB\(3),
	combout => \t80s:cpu|u0|alu|Mux24~12_combout\);

-- Location: LCCOMB_X38_Y31_N2
\t80s:cpu|u0|alu|Q_t~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~7_combout\ = (\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|BusB\(7) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|BusB\(7),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~7_combout\);

-- Location: LCCOMB_X39_Y31_N2
\t80s:cpu|u0|alu|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~13_combout\ = ((\t80s:cpu|u0|IR\(3) & ((!\t80s:cpu|u0|BusB\(5)))) # (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|BusB\(4)))) # (!\t80s:cpu|u0|alu|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|BusB\(4),
	datac => \t80s:cpu|u0|BusB\(5),
	datad => \t80s:cpu|u0|alu|Mux7~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~13_combout\);

-- Location: LCCOMB_X39_Y31_N24
\t80s:cpu|u0|alu|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~14_combout\ = (!\t80s:cpu|u0|alu|Q_t~7_combout\ & (\t80s:cpu|u0|alu|Mux24~13_combout\ & ((!\t80s:cpu|u0|Equal4~1_combout\) # (!\t80s:cpu|u0|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~7_combout\,
	datab => \t80s:cpu|u0|BusB\(6),
	datac => \t80s:cpu|u0|Equal4~1_combout\,
	datad => \t80s:cpu|u0|alu|Mux24~13_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~14_combout\);

-- Location: LCCOMB_X39_Y31_N4
\t80s:cpu|u0|alu|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~15_combout\ = (\t80s:cpu|u0|alu|Mux24~11_combout\ & (\t80s:cpu|u0|alu|Mux24~12_combout\ & (\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|alu|Mux24~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~11_combout\,
	datab => \t80s:cpu|u0|alu|Mux24~12_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|Mux24~14_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~15_combout\);

-- Location: LCCOMB_X36_Y31_N20
\t80s:cpu|u0|alu|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~0_combout\ = (!\t80s:cpu|u0|F\(2) & ((\t80s:cpu|u0|ALU_Op_r\(1)) # ((\t80s:cpu|u0|mcode|Mux279~0_combout\ & !\t80s:cpu|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|F\(2),
	combout => \t80s:cpu|u0|alu|Mux28~0_combout\);

-- Location: LCCOMB_X36_Y31_N6
\t80s:cpu|u0|alu|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~2_combout\ = (\t80s:cpu|u0|alu|Mux28~0_combout\) # ((!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Mux28~1_combout\) # (\t80s:cpu|u0|alu|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux28~1_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|Mux24~15_combout\,
	datad => \t80s:cpu|u0|alu|Mux28~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux28~2_combout\);

-- Location: LCCOMB_X39_Y29_N28
\t80s:cpu|u0|alu|Mux34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux34~0_combout\ = \t80s:cpu|u0|ALU_Op_r\(0) $ (\t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux34~0_combout\);

-- Location: LCCOMB_X37_Y28_N4
\t80s:cpu|u0|alu|F_Out~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~3_combout\ = \t80s:cpu|u0|BusA\(6) $ (((\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(6))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(6),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|BusA\(6),
	datad => \t80s:cpu|u0|BusB\(2),
	combout => \t80s:cpu|u0|alu|F_Out~3_combout\);

-- Location: LCCOMB_X39_Y30_N2
\t80s:cpu|u0|alu|Q_t~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~3_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(4)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|BusB\(4),
	combout => \t80s:cpu|u0|alu|Q_t~3_combout\);

-- Location: LCCOMB_X38_Y28_N22
\t80s:cpu|u0|alu|Q_t~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~4_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(5)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|BusB\(5),
	combout => \t80s:cpu|u0|alu|Q_t~4_combout\);

-- Location: LCCOMB_X36_Y28_N30
\t80s:cpu|u0|alu|F_Out~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~2_combout\ = \t80s:cpu|u0|BusA\(4) $ (\t80s:cpu|u0|alu|Q_t~3_combout\ $ (\t80s:cpu|u0|alu|Q_t~4_combout\ $ (\t80s:cpu|u0|BusA\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(4),
	datab => \t80s:cpu|u0|alu|Q_t~3_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~4_combout\,
	datad => \t80s:cpu|u0|BusA\(5),
	combout => \t80s:cpu|u0|alu|F_Out~2_combout\);

-- Location: LCCOMB_X37_Y31_N16
\t80s:cpu|u0|alu|Q_t~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~6_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(7)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusB\(3),
	datac => \t80s:cpu|u0|BusB\(7),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Q_t~6_combout\);

-- Location: LCCOMB_X36_Y28_N18
\t80s:cpu|u0|alu|F_Out~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~4_combout\ = \t80s:cpu|u0|alu|F_Out~3_combout\ $ (\t80s:cpu|u0|BusA\(7) $ (\t80s:cpu|u0|alu|F_Out~2_combout\ $ (\t80s:cpu|u0|alu|Q_t~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|F_Out~3_combout\,
	datab => \t80s:cpu|u0|BusA\(7),
	datac => \t80s:cpu|u0|alu|F_Out~2_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~6_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~4_combout\);

-- Location: LCCOMB_X36_Y31_N12
\t80s:cpu|u0|alu|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~3_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (((\t80s:cpu|u0|alu|Mux34~0_combout\ & !\t80s:cpu|u0|alu|F_Out~4_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux28~2_combout\,
	datab => \t80s:cpu|u0|alu|Mux34~0_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|F_Out~4_combout\,
	combout => \t80s:cpu|u0|alu|Mux28~3_combout\);

-- Location: LCCOMB_X35_Y28_N8
\t80s:cpu|u0|alu|DAA_Q~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~16_combout\ = (\t80s:cpu|u0|alu|DAA_Q~2_combout\ & (!\t80s:cpu|u0|alu|DAA_Q~1_combout\ & ((\t80s:cpu|u0|alu|process_0~0_combout\) # (\t80s:cpu|u0|alu|DAA_Q~0_combout\)))) # (!\t80s:cpu|u0|alu|DAA_Q~2_combout\ & 
-- (\t80s:cpu|u0|alu|DAA_Q~1_combout\ $ ((\t80s:cpu|u0|alu|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q~2_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q~1_combout\,
	datac => \t80s:cpu|u0|alu|process_0~0_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~16_combout\);

-- Location: LCCOMB_X35_Y28_N28
\t80s:cpu|u0|alu|DAA_Q[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\ = (\t80s:cpu|u0|F\(1) & (((\t80s:cpu|u0|alu|DAA_Q~16_combout\)))) # (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|process_0~2_combout\ $ (((\t80s:cpu|u0|alu|DAA_Q~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|process_0~2_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q~16_combout\,
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|DAA_Q~5_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\);

-- Location: LCCOMB_X35_Y28_N26
\t80s:cpu|u0|alu|DAA_Q[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[6]~3_combout\ = (\t80s:cpu|u0|alu|DAA_Q~1_combout\ & (((\t80s:cpu|u0|alu|DAA_Q~0_combout\)))) # (!\t80s:cpu|u0|alu|DAA_Q~1_combout\ & ((\t80s:cpu|u0|alu|process_0~0_combout\ & ((!\t80s:cpu|u0|alu|DAA_Q~0_combout\))) # 
-- (!\t80s:cpu|u0|alu|process_0~0_combout\ & (!\t80s:cpu|u0|alu|DAA_Q~2_combout\ & \t80s:cpu|u0|alu|DAA_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q~2_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q~1_combout\,
	datac => \t80s:cpu|u0|alu|process_0~0_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[6]~3_combout\);

-- Location: LCCOMB_X35_Y28_N6
\t80s:cpu|u0|alu|DAA_Q[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[6]~6_combout\ = \t80s:cpu|u0|alu|DAA_Q~4_combout\ $ (((\t80s:cpu|u0|alu|process_0~2_combout\ & \t80s:cpu|u0|alu|DAA_Q~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q~4_combout\,
	datac => \t80s:cpu|u0|alu|process_0~2_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~5_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[6]~6_combout\);

-- Location: LCCOMB_X35_Y28_N20
\t80s:cpu|u0|alu|DAA_Q[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[6]~7_combout\ = (\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|DAA_Q[6]~3_combout\)) # (!\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|DAA_Q[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[6]~3_combout\,
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|DAA_Q[6]~6_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[6]~7_combout\);

-- Location: LCCOMB_X36_Y28_N0
\t80s:cpu|u0|alu|DAA_Q[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[3]~12_combout\ = (\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|Add3~4_combout\))) # (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|Add5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|F\(1),
	datac => \t80s:cpu|u0|alu|Add5~4_combout\,
	datad => \t80s:cpu|u0|alu|Add3~4_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[3]~12_combout\);

-- Location: LCCOMB_X37_Y28_N20
\t80s:cpu|u0|alu|DAA_Q[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|alu|DAA_Q[3]~12_combout\))) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|BusA\(3))))) # (!\t80s:cpu|u0|F\(4) & 
-- (((\t80s:cpu|u0|alu|DAA_Q[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(3),
	datab => \t80s:cpu|u0|F\(4),
	datac => \t80s:cpu|u0|alu|DAA_Q[3]~12_combout\,
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\);

-- Location: LCCOMB_X37_Y28_N22
\t80s:cpu|u0|alu|DAA_Q[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[1]~8_combout\ = (\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|Add3~0_combout\))) # (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|alu|Add5~0_combout\,
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|Add3~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[1]~8_combout\);

-- Location: LCCOMB_X37_Y28_N10
\t80s:cpu|u0|alu|DAA_Q[1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[1]~9_combout\ = (\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|alu|DAA_Q[1]~8_combout\))) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|BusA\(1))))) # (!\t80s:cpu|u0|F\(4) & 
-- (((\t80s:cpu|u0|alu|DAA_Q[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(1),
	datab => \t80s:cpu|u0|F\(4),
	datac => \t80s:cpu|u0|alu|DAA_Q[1]~8_combout\,
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[1]~9_combout\);

-- Location: LCCOMB_X38_Y28_N10
\t80s:cpu|u0|alu|F_Out~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~5_combout\ = \t80s:cpu|u0|BusA\(0) $ (\t80s:cpu|u0|alu|DAA_Q[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|BusA\(0),
	datad => \t80s:cpu|u0|alu|DAA_Q[1]~9_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~5_combout\);

-- Location: LCCOMB_X35_Y28_N14
\t80s:cpu|u0|alu|DAA_Q[4]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[4]~14_combout\ = (\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|Add3~6_combout\))) # (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|Add5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|F\(1),
	datac => \t80s:cpu|u0|alu|Add5~6_combout\,
	datad => \t80s:cpu|u0|alu|Add3~6_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[4]~14_combout\);

-- Location: LCCOMB_X36_Y28_N28
\t80s:cpu|u0|alu|DAA_Q[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[4]~15_combout\ = (\t80s:cpu|u0|alu|LessThan1~0_combout\ & (((\t80s:cpu|u0|alu|DAA_Q[4]~14_combout\)))) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|F\(4) & (\t80s:cpu|u0|BusA\(4))) # (!\t80s:cpu|u0|F\(4) & 
-- ((\t80s:cpu|u0|alu|DAA_Q[4]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(4),
	datab => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	datac => \t80s:cpu|u0|F\(4),
	datad => \t80s:cpu|u0|alu|DAA_Q[4]~14_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[4]~15_combout\);

-- Location: LCCOMB_X37_Y28_N14
\t80s:cpu|u0|alu|F_Out~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~6_combout\ = \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\ $ (\t80s:cpu|u0|alu|DAA_Q[3]~13_combout\ $ (\t80s:cpu|u0|alu|F_Out~5_combout\ $ (\t80s:cpu|u0|alu|DAA_Q[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\,
	datac => \t80s:cpu|u0|alu|F_Out~5_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q[4]~15_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~6_combout\);

-- Location: LCCOMB_X35_Y28_N24
\t80s:cpu|u0|alu|F_Out~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~7_combout\ = \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\ $ (\t80s:cpu|u0|alu|DAA_Q[6]~7_combout\ $ (\t80s:cpu|u0|alu|DAA_Q[7]~21_combout\ $ (\t80s:cpu|u0|alu|F_Out~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q[6]~7_combout\,
	datac => \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\,
	datad => \t80s:cpu|u0|alu|F_Out~6_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~7_combout\);

-- Location: LCCOMB_X36_Y31_N16
\t80s:cpu|u0|alu|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~4_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (((!\t80s:cpu|u0|F\(2))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (!\t80s:cpu|u0|alu|F_Out~7_combout\ & (\t80s:cpu|u0|ALU_Op_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|F_Out~7_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|F\(2),
	combout => \t80s:cpu|u0|alu|Mux28~4_combout\);

-- Location: LCCOMB_X36_Y31_N30
\t80s:cpu|u0|alu|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~5_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux28~3_combout\) # ((!\t80s:cpu|u0|alu|Mux34~0_combout\ & \t80s:cpu|u0|alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux28~3_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|alu|Mux34~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux28~4_combout\,
	combout => \t80s:cpu|u0|alu|Mux28~5_combout\);

-- Location: LCCOMB_X46_Y28_N26
\t80s:cpu|u0|M1_n~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|M1_n~1_combout\ = (\t80s:cpu|u0|process_7~1_combout\ & (((\t80s:cpu|u0|mcode|Equal8~0_combout\ & \t80s:cpu|u0|MCycle\(0))) # (!\t80s:cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|process_7~1_combout\,
	datad => \t80s:cpu|Equal0~7_combout\,
	combout => \t80s:cpu|u0|M1_n~1_combout\);

-- Location: LCCOMB_X43_Y28_N14
\t80s:cpu|u0|M1_n~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|M1_n~2_combout\ = (!\t80s:cpu|u0|BusReq_s~q\ & (\t80s:cpu|u0|Equal0~2_combout\ & (!\t80s:cpu|u0|process_7~2_combout\ & \t80s:cpu|u0|M1_n~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusReq_s~q\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|process_7~2_combout\,
	datad => \t80s:cpu|u0|M1_n~1_combout\,
	combout => \t80s:cpu|u0|M1_n~2_combout\);

-- Location: LCCOMB_X44_Y32_N20
\t80s:cpu|u0|mcode|Mux71~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux71~8_combout\ = (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|mcode|Mux71~0_combout\ & (\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux71~0_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux71~8_combout\);

-- Location: LCCOMB_X44_Y28_N30
\t80s:cpu|u0|IntE_FF1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF1~3_combout\ = (\t80s:cpu|u0|IntE_FF1~0_combout\ & (\t80s:cpu|u0|mcode|Mux71~8_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IntE_FF1~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux71~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|IntE_FF1~3_combout\);

-- Location: LCCOMB_X44_Y28_N8
\t80s:cpu|u0|IntE_FF2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF2~3_combout\ = (!\t80s:cpu|u0|IntE_FF1~3_combout\ & ((\t80s:cpu|u0|IntE_FF2~q\) # ((\t80s:cpu|u0|mcode|Mux290~0_combout\ & \t80s:cpu|u0|Equal57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux290~0_combout\,
	datab => \t80s:cpu|u0|IntE_FF2~q\,
	datac => \t80s:cpu|u0|IntE_FF1~3_combout\,
	datad => \t80s:cpu|u0|Equal57~2_combout\,
	combout => \t80s:cpu|u0|IntE_FF2~3_combout\);

-- Location: LCCOMB_X44_Y24_N20
\t80s:cpu|u0|NextIs_XY_Fetch~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	combout => \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\);

-- Location: LCCOMB_X44_Y30_N2
\t80s:cpu|u0|Equal3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal3~3_combout\ = (\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|Equal3~3_combout\);

-- Location: LCCOMB_X44_Y30_N0
\t80s:cpu|u0|mcode|Set_Addr_To~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\ = (\t80s:cpu|u0|Equal4~3_combout\) # ((\t80s:cpu|u0|Equal3~0_combout\ & (\t80s:cpu|u0|Equal3~3_combout\ & \t80s:cpu|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~0_combout\,
	datab => \t80s:cpu|u0|Equal3~3_combout\,
	datac => \t80s:cpu|u0|Equal4~3_combout\,
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\);

-- Location: LCCOMB_X45_Y27_N30
\t80s:cpu|u0|NextIs_XY_Fetch~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|NextIs_XY_Fetch~0_combout\ = (!\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(1) & \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\,
	combout => \t80s:cpu|u0|NextIs_XY_Fetch~0_combout\);

-- Location: LCCOMB_X44_Y24_N8
\t80s:cpu|u0|NextIs_XY_Fetch~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~0_combout\) # ((!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\,
	datac => \t80s:cpu|u0|process_1~4_combout\,
	datad => \t80s:cpu|u0|NextIs_XY_Fetch~0_combout\,
	combout => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\);

-- Location: LCCOMB_X44_Y28_N4
\t80s:cpu|u0|IntE_FF2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF2~4_combout\ = (\t80s:cpu|u0|IntE_FF2~3_combout\ & (((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\) # (!\t80s:cpu|u0|IntE_FF2~2_combout\)) # (!\t80s:cpu|u0|M1_n~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|M1_n~2_combout\,
	datab => \t80s:cpu|u0|IntE_FF2~3_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datad => \t80s:cpu|u0|IntE_FF2~2_combout\,
	combout => \t80s:cpu|u0|IntE_FF2~4_combout\);

-- Location: FF_X44_Y28_N5
\t80s:cpu|u0|IntE_FF2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IntE_FF2~4_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IntE_FF2~q\);

-- Location: FF_X41_Y28_N15
\t80s:cpu|u0|Fp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(2),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(2));

-- Location: LCCOMB_X41_Y28_N14
\t80s:cpu|u0|F~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~12_combout\ = (\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|F\(2))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|mcode|Mux276~1_combout\ & ((!\t80s:cpu|u0|Fp\(2)))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & 
-- (!\t80s:cpu|u0|F\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(2),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|Fp\(2),
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~12_combout\);

-- Location: LCCOMB_X42_Y28_N8
\t80s:cpu|u0|F~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~14_combout\ = (\t80s:cpu|u0|F~13_combout\ & (\t80s:cpu|u0|IntE_FF2~q\)) # (!\t80s:cpu|u0|F~13_combout\ & ((\t80s:cpu|u0|F~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IntE_FF2~q\,
	datac => \t80s:cpu|u0|F~13_combout\,
	datad => \t80s:cpu|u0|F~12_combout\,
	combout => \t80s:cpu|u0|F~14_combout\);

-- Location: LCCOMB_X41_Y32_N18
\t80s:cpu|u0|mcode|Mux292~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux292~0_combout\ = (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (\t80s:cpu|u0|Equal4~0_combout\ & (\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|mcode|Mux69~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|Equal4~0_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|mcode|Mux69~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux292~0_combout\);

-- Location: FF_X41_Y32_N19
\t80s:cpu|u0|Arith16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|mcode|Mux292~0_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Arith16_r~q\);

-- Location: LCCOMB_X37_Y30_N22
\t80s:cpu|u0|alu|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~6_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((!\t80s:cpu|u0|ALU_Op_r\(0)) # (!\t80s:cpu|u0|ALU_Op_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux28~6_combout\);

-- Location: LCCOMB_X38_Y29_N6
\t80s:cpu|u0|alu|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux9~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|alu|Q_v[6]~12_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(6))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|BusB\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(6),
	datab => \t80s:cpu|u0|alu|Q_v[6]~12_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux9~1_combout\);

-- Location: LCCOMB_X38_Y29_N2
\t80s:cpu|u0|alu|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux9~2_combout\ = (\t80s:cpu|u0|alu|Mux9~1_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(1)) # (\t80s:cpu|u0|BusA\(6) $ (\t80s:cpu|u0|ALU_Op_r\(0))))) # (!\t80s:cpu|u0|alu|Mux9~1_combout\ & (\t80s:cpu|u0|BusA\(6) & (\t80s:cpu|u0|ALU_Op_r\(1) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux9~1_combout\,
	datab => \t80s:cpu|u0|BusA\(6),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux9~2_combout\);

-- Location: LCCOMB_X38_Y29_N14
\t80s:cpu|u0|alu|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux9~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux9~2_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Q_v[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|alu|Mux9~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|Q_v[6]~12_combout\,
	combout => \t80s:cpu|u0|alu|Mux9~0_combout\);

-- Location: LCCOMB_X38_Y30_N2
\t80s:cpu|u0|alu|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux12~0_combout\ = (\t80s:cpu|u0|BusB\(3) & (\t80s:cpu|u0|ALU_Op_r\(0) $ (((\t80s:cpu|u0|BusA\(3)) # (\t80s:cpu|u0|ALU_Op_r\(1)))))) # (!\t80s:cpu|u0|BusB\(3) & (\t80s:cpu|u0|BusA\(3) & (\t80s:cpu|u0|ALU_Op_r\(0) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(3),
	datab => \t80s:cpu|u0|BusA\(3),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux12~0_combout\);

-- Location: LCCOMB_X38_Y30_N18
\t80s:cpu|u0|alu|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux14~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux14~1_combout\);

-- Location: LCCOMB_X38_Y30_N20
\t80s:cpu|u0|alu|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux12~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux12~0_combout\ & ((!\t80s:cpu|u0|alu|Mux14~1_combout\))) # (!\t80s:cpu|u0|alu|Mux12~0_combout\ & (\t80s:cpu|u0|alu|Q_v[3]~6_combout\ & 
-- \t80s:cpu|u0|alu|Mux14~1_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (((\t80s:cpu|u0|alu|Q_v[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datab => \t80s:cpu|u0|alu|Mux12~0_combout\,
	datac => \t80s:cpu|u0|alu|Q_v[3]~6_combout\,
	datad => \t80s:cpu|u0|alu|Mux14~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux12~1_combout\);

-- Location: LCCOMB_X37_Y29_N8
\t80s:cpu|u0|alu|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux11~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Q_v[4]~8_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|BusB\(4)))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|Q_v[4]~8_combout\,
	datad => \t80s:cpu|u0|BusB\(4),
	combout => \t80s:cpu|u0|alu|Mux11~1_combout\);

-- Location: LCCOMB_X37_Y29_N24
\t80s:cpu|u0|alu|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux11~2_combout\ = (\t80s:cpu|u0|alu|Mux11~1_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(1)) # (\t80s:cpu|u0|ALU_Op_r\(0) $ (\t80s:cpu|u0|BusA\(4))))) # (!\t80s:cpu|u0|alu|Mux11~1_combout\ & (\t80s:cpu|u0|BusA\(4) & (\t80s:cpu|u0|ALU_Op_r\(0) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|Mux11~1_combout\,
	datad => \t80s:cpu|u0|BusA\(4),
	combout => \t80s:cpu|u0|alu|Mux11~2_combout\);

-- Location: LCCOMB_X37_Y29_N0
\t80s:cpu|u0|alu|F_Out~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~10_combout\ = \t80s:cpu|u0|alu|Mux12~1_combout\ $ (((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux11~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datab => \t80s:cpu|u0|alu|Mux12~1_combout\,
	datac => \t80s:cpu|u0|alu|Q_v[4]~8_combout\,
	datad => \t80s:cpu|u0|alu|Mux11~2_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~10_combout\);

-- Location: LCCOMB_X37_Y29_N16
\t80s:cpu|u0|alu|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux10~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Q_v[5]~10_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|BusB\(5)))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|BusB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_v[5]~10_combout\,
	datab => \t80s:cpu|u0|BusB\(5),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux10~1_combout\);

-- Location: LCCOMB_X37_Y29_N4
\t80s:cpu|u0|alu|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux10~2_combout\ = (\t80s:cpu|u0|alu|Mux10~1_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(1)) # (\t80s:cpu|u0|ALU_Op_r\(0) $ (\t80s:cpu|u0|BusA\(5))))) # (!\t80s:cpu|u0|alu|Mux10~1_combout\ & (\t80s:cpu|u0|BusA\(5) & (\t80s:cpu|u0|ALU_Op_r\(0) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|BusA\(5),
	datad => \t80s:cpu|u0|alu|Mux10~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux10~2_combout\);

-- Location: LCCOMB_X38_Y29_N30
\t80s:cpu|u0|alu|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux10~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux10~2_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Q_v[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datab => \t80s:cpu|u0|alu|Mux10~2_combout\,
	datac => \t80s:cpu|u0|alu|Q_v[5]~10_combout\,
	combout => \t80s:cpu|u0|alu|Mux10~0_combout\);

-- Location: LCCOMB_X38_Y30_N22
\t80s:cpu|u0|alu|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux13~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Q_v[2]~4_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|BusB\(2))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|BusB\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|BusB\(2),
	datad => \t80s:cpu|u0|alu|Q_v[2]~4_combout\,
	combout => \t80s:cpu|u0|alu|Mux13~1_combout\);

-- Location: LCCOMB_X38_Y30_N4
\t80s:cpu|u0|alu|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux13~2_combout\ = (\t80s:cpu|u0|alu|Mux13~1_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(1)) # (\t80s:cpu|u0|ALU_Op_r\(0) $ (\t80s:cpu|u0|BusA\(2))))) # (!\t80s:cpu|u0|alu|Mux13~1_combout\ & (\t80s:cpu|u0|BusA\(2) & (\t80s:cpu|u0|ALU_Op_r\(1) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux13~1_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|BusA\(2),
	combout => \t80s:cpu|u0|alu|Mux13~2_combout\);

-- Location: LCCOMB_X38_Y30_N30
\t80s:cpu|u0|alu|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux14~0_combout\ = (\t80s:cpu|u0|BusA\(1) & (\t80s:cpu|u0|ALU_Op_r\(0) $ (((\t80s:cpu|u0|BusB\(1)) # (\t80s:cpu|u0|ALU_Op_r\(1)))))) # (!\t80s:cpu|u0|BusA\(1) & (\t80s:cpu|u0|BusB\(1) & (\t80s:cpu|u0|ALU_Op_r\(0) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|BusA\(1),
	datac => \t80s:cpu|u0|BusB\(1),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux14~0_combout\);

-- Location: LCCOMB_X38_Y30_N24
\t80s:cpu|u0|alu|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux14~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux14~1_combout\ & (\t80s:cpu|u0|alu|Q_v[1]~2_combout\ & !\t80s:cpu|u0|alu|Mux14~0_combout\)) # (!\t80s:cpu|u0|alu|Mux14~1_combout\ & 
-- ((\t80s:cpu|u0|alu|Mux14~0_combout\))))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_v[1]~2_combout\,
	datab => \t80s:cpu|u0|alu|Mux14~1_combout\,
	datac => \t80s:cpu|u0|alu|Mux14~0_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux14~2_combout\);

-- Location: LCCOMB_X38_Y30_N28
\t80s:cpu|u0|alu|F_Out~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~9_combout\ = \t80s:cpu|u0|alu|Mux14~2_combout\ $ (((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux13~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_v[2]~4_combout\,
	datab => \t80s:cpu|u0|alu|Mux13~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|Mux14~2_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~9_combout\);

-- Location: LCCOMB_X37_Y30_N28
\t80s:cpu|u0|alu|F_Out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~11_combout\ = \t80s:cpu|u0|alu|Mux9~0_combout\ $ (\t80s:cpu|u0|alu|F_Out~10_combout\ $ (\t80s:cpu|u0|alu|Mux10~0_combout\ $ (\t80s:cpu|u0|alu|F_Out~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux9~0_combout\,
	datab => \t80s:cpu|u0|alu|F_Out~10_combout\,
	datac => \t80s:cpu|u0|alu|Mux10~0_combout\,
	datad => \t80s:cpu|u0|alu|F_Out~9_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~11_combout\);

-- Location: LCCOMB_X37_Y30_N26
\t80s:cpu|u0|alu|Overflow_v\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Overflow_v~combout\ = (\t80s:cpu|u0|BusA\(7) & (!\t80s:cpu|u0|alu|Add1~2_combout\ & (\t80s:cpu|u0|ALU_Op_r\(1) $ (\t80s:cpu|u0|BusB\(7))))) # (!\t80s:cpu|u0|BusA\(7) & (\t80s:cpu|u0|alu|Add1~2_combout\ & (\t80s:cpu|u0|ALU_Op_r\(1) $ 
-- (!\t80s:cpu|u0|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datab => \t80s:cpu|u0|alu|Add1~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|BusB\(7),
	combout => \t80s:cpu|u0|alu|Overflow_v~combout\);

-- Location: LCCOMB_X37_Y30_N12
\t80s:cpu|u0|alu|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux15~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|Q_v[0]~0_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(0)))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (((\t80s:cpu|u0|BusB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|alu|Q_v[0]~0_combout\,
	datac => \t80s:cpu|u0|BusB\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux15~1_combout\);

-- Location: LCCOMB_X37_Y30_N10
\t80s:cpu|u0|alu|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux15~2_combout\ = (\t80s:cpu|u0|alu|Mux15~1_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(1)) # (\t80s:cpu|u0|ALU_Op_r\(0) $ (\t80s:cpu|u0|BusA\(0))))) # (!\t80s:cpu|u0|alu|Mux15~1_combout\ & (\t80s:cpu|u0|BusA\(0) & (\t80s:cpu|u0|ALU_Op_r\(0) $ 
-- (\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux15~1_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|BusA\(0),
	combout => \t80s:cpu|u0|alu|Mux15~2_combout\);

-- Location: LCCOMB_X37_Y30_N6
\t80s:cpu|u0|alu|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux15~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux15~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|Q_v[0]~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux15~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux15~0_combout\);

-- Location: LCCOMB_X37_Y30_N2
\t80s:cpu|u0|alu|F_Out~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~8_combout\ = \t80s:cpu|u0|alu|Mux15~0_combout\ $ (((\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux8~1_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux8~1_combout\,
	datab => \t80s:cpu|u0|alu|Add2~0_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|Mux15~0_combout\,
	combout => \t80s:cpu|u0|alu|F_Out~8_combout\);

-- Location: LCCOMB_X37_Y30_N0
\t80s:cpu|u0|alu|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~7_combout\ = (\t80s:cpu|u0|alu|Mux28~6_combout\ & (\t80s:cpu|u0|alu|F_Out~11_combout\ $ (((!\t80s:cpu|u0|alu|F_Out~8_combout\))))) # (!\t80s:cpu|u0|alu|Mux28~6_combout\ & (((\t80s:cpu|u0|alu|Overflow_v~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux28~6_combout\,
	datab => \t80s:cpu|u0|alu|F_Out~11_combout\,
	datac => \t80s:cpu|u0|alu|Overflow_v~combout\,
	datad => \t80s:cpu|u0|alu|F_Out~8_combout\,
	combout => \t80s:cpu|u0|alu|Mux28~7_combout\);

-- Location: LCCOMB_X36_Y31_N18
\t80s:cpu|u0|alu|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~8_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|Arith16_r~q\ & ((!\t80s:cpu|u0|F\(2)))) # (!\t80s:cpu|u0|Arith16_r~q\ & (\t80s:cpu|u0|alu|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Arith16_r~q\,
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|alu|Mux28~7_combout\,
	datad => \t80s:cpu|u0|F\(2),
	combout => \t80s:cpu|u0|alu|Mux28~8_combout\);

-- Location: LCCOMB_X36_Y31_N24
\t80s:cpu|u0|F~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~15_combout\ = (\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|alu|Mux28~5_combout\) # ((\t80s:cpu|u0|alu|Mux28~8_combout\)))) # (!\t80s:cpu|u0|process_0~8_combout\ & (((\t80s:cpu|u0|F~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux28~5_combout\,
	datab => \t80s:cpu|u0|process_0~8_combout\,
	datac => \t80s:cpu|u0|F~14_combout\,
	datad => \t80s:cpu|u0|alu|Mux28~8_combout\,
	combout => \t80s:cpu|u0|F~15_combout\);

-- Location: LCCOMB_X40_Y28_N18
\t80s:cpu|u0|process_0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~15_combout\ = (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|process_0~14_combout\ & \t80s:cpu|u0|mcode|Mux231~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|process_0~14_combout\,
	datad => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	combout => \t80s:cpu|u0|process_0~15_combout\);

-- Location: LCCOMB_X40_Y28_N10
\t80s:cpu|u0|F~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~17_combout\ = \t80s:cpu|DI_Reg\(3) $ (\t80s:cpu|DI_Reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|DI_Reg\(3),
	datad => \t80s:cpu|DI_Reg\(4),
	combout => \t80s:cpu|u0|F~17_combout\);

-- Location: LCCOMB_X40_Y28_N14
\t80s:cpu|u0|F~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~16_combout\ = \t80s:cpu|DI_Reg\(5) $ (\t80s:cpu|DI_Reg\(6) $ (\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|DI_Reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(5),
	datab => \t80s:cpu|DI_Reg\(6),
	datac => \t80s:cpu|DI_Reg\(7),
	datad => \t80s:cpu|DI_Reg\(0),
	combout => \t80s:cpu|u0|F~16_combout\);

-- Location: LCCOMB_X40_Y28_N22
\t80s:cpu|u0|F~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~18_combout\ = \t80s:cpu|u0|F~17_combout\ $ (\t80s:cpu|DI_Reg\(2) $ (\t80s:cpu|DI_Reg\(1) $ (\t80s:cpu|u0|F~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~17_combout\,
	datab => \t80s:cpu|DI_Reg\(2),
	datac => \t80s:cpu|DI_Reg\(1),
	datad => \t80s:cpu|u0|F~16_combout\,
	combout => \t80s:cpu|u0|F~18_combout\);

-- Location: LCCOMB_X41_Y28_N22
\t80s:cpu|u0|process_0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~11_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|process_0~9_combout\ & (\t80s:cpu|Equal0~2_combout\ & \t80s:cpu|u0|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|process_0~9_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|process_0~10_combout\,
	combout => \t80s:cpu|u0|process_0~11_combout\);

-- Location: LCCOMB_X40_Y28_N2
\t80s:cpu|u0|F~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~19_combout\ = (!\t80s:cpu|u0|process_0~15_combout\ & ((\t80s:cpu|u0|process_0~11_combout\ & ((!\t80s:cpu|u0|F~18_combout\))) # (!\t80s:cpu|u0|process_0~11_combout\ & (\t80s:cpu|u0|F~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~15_combout\,
	datab => \t80s:cpu|u0|process_0~15_combout\,
	datac => \t80s:cpu|u0|F~18_combout\,
	datad => \t80s:cpu|u0|process_0~11_combout\,
	combout => \t80s:cpu|u0|F~19_combout\);

-- Location: LCCOMB_X36_Y31_N10
\t80s:cpu|u0|alu|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~8_combout\ = (!\t80s:cpu|u0|BusA\(6) & (!\t80s:cpu|u0|BusA\(5) & (\t80s:cpu|u0|ALU_Op_r\(2) & \t80s:cpu|u0|alu|Mux34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(6),
	datab => \t80s:cpu|u0|BusA\(5),
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|Mux34~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~8_combout\);

-- Location: LCCOMB_X36_Y28_N24
\t80s:cpu|u0|alu|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~7_combout\ = (!\t80s:cpu|u0|BusA\(4) & (!\t80s:cpu|u0|alu|Q_t~4_combout\ & (!\t80s:cpu|u0|BusA\(7) & !\t80s:cpu|u0|alu|Q_t~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(4),
	datab => \t80s:cpu|u0|alu|Q_t~4_combout\,
	datac => \t80s:cpu|u0|BusA\(7),
	datad => \t80s:cpu|u0|alu|Q_t~3_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~7_combout\);

-- Location: LCCOMB_X39_Y31_N8
\t80s:cpu|u0|alu|Q_t~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~5_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(6))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusB\(6),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|BusB\(2),
	combout => \t80s:cpu|u0|alu|Q_t~5_combout\);

-- Location: LCCOMB_X36_Y31_N22
\t80s:cpu|u0|alu|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~9_combout\ = (\t80s:cpu|u0|alu|Mux24~8_combout\ & (\t80s:cpu|u0|alu|Mux24~7_combout\ & (!\t80s:cpu|u0|alu|Q_t~5_combout\ & !\t80s:cpu|u0|alu|Q_t~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~8_combout\,
	datab => \t80s:cpu|u0|alu|Mux24~7_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~5_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~6_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~9_combout\);

-- Location: FF_X40_Y28_N7
\t80s:cpu|u0|Fp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(6),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(6));

-- Location: LCCOMB_X40_Y28_N6
\t80s:cpu|u0|F~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~6_combout\ = (\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|F\(6))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|mcode|Mux276~1_combout\ & ((!\t80s:cpu|u0|Fp\(6)))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & 
-- (!\t80s:cpu|u0|F\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(6),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|Fp\(6),
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~6_combout\);

-- Location: LCCOMB_X40_Y28_N30
\t80s:cpu|u0|F~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~7_combout\ = (\t80s:cpu|u0|process_0~8_combout\ & (\t80s:cpu|u0|alu|Mux24~21_combout\)) # (!\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|F~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~21_combout\,
	datac => \t80s:cpu|u0|process_0~8_combout\,
	datad => \t80s:cpu|u0|F~6_combout\,
	combout => \t80s:cpu|u0|F~7_combout\);

-- Location: LCCOMB_X40_Y28_N20
\t80s:cpu|u0|F~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~4_combout\ = (!\t80s:cpu|DI_Reg\(5) & (!\t80s:cpu|DI_Reg\(6) & (!\t80s:cpu|DI_Reg\(7) & !\t80s:cpu|DI_Reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(5),
	datab => \t80s:cpu|DI_Reg\(6),
	datac => \t80s:cpu|DI_Reg\(7),
	datad => \t80s:cpu|DI_Reg\(0),
	combout => \t80s:cpu|u0|F~4_combout\);

-- Location: LCCOMB_X40_Y28_N4
\t80s:cpu|u0|F~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~5_combout\ = (!\t80s:cpu|DI_Reg\(3) & (!\t80s:cpu|DI_Reg\(1) & (!\t80s:cpu|DI_Reg\(2) & !\t80s:cpu|DI_Reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(3),
	datab => \t80s:cpu|DI_Reg\(1),
	datac => \t80s:cpu|DI_Reg\(2),
	datad => \t80s:cpu|DI_Reg\(4),
	combout => \t80s:cpu|u0|F~5_combout\);

-- Location: LCCOMB_X40_Y28_N16
\t80s:cpu|u0|F~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~8_combout\ = (\t80s:cpu|u0|process_0~11_combout\ & (((\t80s:cpu|u0|F~4_combout\ & \t80s:cpu|u0|F~5_combout\)))) # (!\t80s:cpu|u0|process_0~11_combout\ & (\t80s:cpu|u0|F~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~7_combout\,
	datab => \t80s:cpu|u0|F~4_combout\,
	datac => \t80s:cpu|u0|F~5_combout\,
	datad => \t80s:cpu|u0|process_0~11_combout\,
	combout => \t80s:cpu|u0|F~8_combout\);

-- Location: LCCOMB_X40_Y28_N26
\t80s:cpu|u0|F~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~10_combout\ = (\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|Save_Mux[6]~4_combout\)) # (!\t80s:cpu|u0|F~9_combout\ & ((!\t80s:cpu|u0|F~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~9_combout\,
	datac => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	datad => \t80s:cpu|u0|F~8_combout\,
	combout => \t80s:cpu|u0|F~10_combout\);

-- Location: FF_X40_Y28_N27
\t80s:cpu|u0|F[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~10_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(6));

-- Location: LCCOMB_X36_Y31_N2
\t80s:cpu|u0|alu|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~10_combout\ = (!\t80s:cpu|u0|F\(6) & ((\t80s:cpu|u0|ALU_Op_r\(1)) # ((!\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|mcode|Mux279~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(6),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux24~10_combout\);

-- Location: LCCOMB_X41_Y31_N2
\t80s:cpu|u0|alu|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~16_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|alu|Q_t~1_combout\ & ((\t80s:cpu|u0|ISet\(0)) # (\t80s:cpu|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|Q_t~1_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|alu|Mux24~16_combout\);

-- Location: LCCOMB_X37_Y31_N8
\t80s:cpu|u0|alu|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~17_combout\ = (!\t80s:cpu|u0|alu|Q_t~8_combout\ & (\t80s:cpu|u0|alu|Mux24~16_combout\ & (!\t80s:cpu|u0|alu|Q_t~10_combout\ & !\t80s:cpu|u0|alu|Q_t~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~8_combout\,
	datab => \t80s:cpu|u0|alu|Mux24~16_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~10_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~9_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~17_combout\);

-- Location: LCCOMB_X37_Y31_N4
\t80s:cpu|u0|alu|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~18_combout\ = (!\t80s:cpu|u0|alu|Q_t~11_combout\ & (\t80s:cpu|u0|alu|Mux24~17_combout\ & (!\t80s:cpu|u0|alu|Q_t~12_combout\ & !\t80s:cpu|u0|alu|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~11_combout\,
	datab => \t80s:cpu|u0|alu|Mux24~17_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~12_combout\,
	datad => \t80s:cpu|u0|alu|Mux22~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~18_combout\);

-- Location: LCCOMB_X36_Y31_N28
\t80s:cpu|u0|alu|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~19_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Mux24~15_combout\) # ((!\t80s:cpu|u0|alu|Mux21~2_combout\ & \t80s:cpu|u0|alu|Mux24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux21~2_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|Mux24~15_combout\,
	datad => \t80s:cpu|u0|alu|Mux24~18_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~19_combout\);

-- Location: LCCOMB_X36_Y31_N26
\t80s:cpu|u0|alu|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~20_combout\ = (\t80s:cpu|u0|alu|Mux24~9_combout\) # ((!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux24~10_combout\) # (\t80s:cpu|u0|alu|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~9_combout\,
	datab => \t80s:cpu|u0|alu|Mux24~10_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|Mux24~19_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~20_combout\);

-- Location: LCCOMB_X38_Y28_N20
\t80s:cpu|u0|alu|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~3_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|ALU_Op_r\(2) & (!\t80s:cpu|u0|BusA\(0) & !\t80s:cpu|u0|alu|DAA_Q[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|BusA\(0),
	datad => \t80s:cpu|u0|alu|DAA_Q[1]~9_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~3_combout\);

-- Location: LCCOMB_X37_Y28_N2
\t80s:cpu|u0|alu|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~4_combout\ = (!\t80s:cpu|u0|alu|DAA_Q[2]~11_combout\ & (!\t80s:cpu|u0|alu|DAA_Q[3]~13_combout\ & (\t80s:cpu|u0|alu|Mux24~3_combout\ & !\t80s:cpu|u0|alu|DAA_Q[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\,
	datac => \t80s:cpu|u0|alu|Mux24~3_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q[4]~15_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~4_combout\);

-- Location: LCCOMB_X35_Y28_N2
\t80s:cpu|u0|alu|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~5_combout\ = (!\t80s:cpu|u0|alu|DAA_Q[5]~17_combout\ & (!\t80s:cpu|u0|alu|DAA_Q[6]~7_combout\ & (!\t80s:cpu|u0|alu|DAA_Q[7]~21_combout\ & \t80s:cpu|u0|alu|Mux24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q[6]~7_combout\,
	datac => \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\,
	datad => \t80s:cpu|u0|alu|Mux24~4_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~5_combout\);

-- Location: LCCOMB_X36_Y31_N4
\t80s:cpu|u0|alu|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~6_combout\ = (\t80s:cpu|u0|alu|Mux24~5_combout\ & (\t80s:cpu|u0|ALU_Op_r\(0) $ (((!\t80s:cpu|u0|ALU_Op_r\(1)))))) # (!\t80s:cpu|u0|alu|Mux24~5_combout\ & (\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|F\(6) & 
-- \t80s:cpu|u0|ALU_Op_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~5_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|F\(6),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux24~6_combout\);

-- Location: LCCOMB_X41_Y31_N22
\t80s:cpu|u0|process_0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~19_combout\ = (!\t80s:cpu|u0|mcode|Mux281~6_combout\ & (\t80s:cpu|u0|mcode|Mux283~7_combout\ & (!\t80s:cpu|u0|ISet\(0) & \t80s:cpu|u0|process_0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux281~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux283~7_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|process_0~14_combout\,
	combout => \t80s:cpu|u0|process_0~19_combout\);

-- Location: FF_X41_Y31_N23
\t80s:cpu|u0|Z16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|process_0~19_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Z16_r~q\);

-- Location: LCCOMB_X37_Y30_N30
\t80s:cpu|u0|alu|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~0_combout\ = (!\t80s:cpu|u0|Arith16_r~q\ & ((\t80s:cpu|u0|ALU_Op_r\(2) & (!\t80s:cpu|u0|alu|Mux15~2_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((!\t80s:cpu|u0|alu|Q_v[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux15~2_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|Q_v[0]~0_combout\,
	datad => \t80s:cpu|u0|Arith16_r~q\,
	combout => \t80s:cpu|u0|alu|Mux24~0_combout\);

-- Location: LCCOMB_X37_Y30_N4
\t80s:cpu|u0|alu|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~1_combout\ = (\t80s:cpu|u0|alu|Mux24~0_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(2) & (!\t80s:cpu|u0|alu|Mux8~1_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((!\t80s:cpu|u0|alu|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux8~1_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|Mux24~0_combout\,
	datad => \t80s:cpu|u0|alu|Add2~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~1_combout\);

-- Location: LCCOMB_X38_Y30_N0
\t80s:cpu|u0|alu|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux13~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux13~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_v[2]~4_combout\,
	datab => \t80s:cpu|u0|alu|Mux13~2_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux13~0_combout\);

-- Location: LCCOMB_X37_Y29_N2
\t80s:cpu|u0|alu|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux11~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux11~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|Q_v[4]~8_combout\,
	datad => \t80s:cpu|u0|alu|Mux11~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux11~0_combout\);

-- Location: LCCOMB_X38_Y30_N26
\t80s:cpu|u0|alu|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~2_combout\ = (!\t80s:cpu|u0|alu|Mux13~0_combout\ & (!\t80s:cpu|u0|alu|Mux12~1_combout\ & (!\t80s:cpu|u0|alu|Mux11~0_combout\ & !\t80s:cpu|u0|alu|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux13~0_combout\,
	datab => \t80s:cpu|u0|alu|Mux12~1_combout\,
	datac => \t80s:cpu|u0|alu|Mux11~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux14~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~2_combout\);

-- Location: LCCOMB_X37_Y30_N16
\t80s:cpu|u0|alu|Mux24~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~23_combout\ = (!\t80s:cpu|u0|alu|Mux9~0_combout\ & (\t80s:cpu|u0|alu|Mux24~1_combout\ & (!\t80s:cpu|u0|alu|Mux10~0_combout\ & \t80s:cpu|u0|alu|Mux24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux9~0_combout\,
	datab => \t80s:cpu|u0|alu|Mux24~1_combout\,
	datac => \t80s:cpu|u0|alu|Mux10~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux24~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~23_combout\);

-- Location: LCCOMB_X37_Y31_N28
\t80s:cpu|u0|alu|Mux24~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~24_combout\ = (\t80s:cpu|u0|F\(6) & (!\t80s:cpu|u0|Z16_r~q\ & (\t80s:cpu|u0|alu|Mux24~23_combout\))) # (!\t80s:cpu|u0|F\(6) & (((\t80s:cpu|u0|alu|Mux24~23_combout\) # (\t80s:cpu|u0|Arith16_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(6),
	datab => \t80s:cpu|u0|Z16_r~q\,
	datac => \t80s:cpu|u0|alu|Mux24~23_combout\,
	datad => \t80s:cpu|u0|Arith16_r~q\,
	combout => \t80s:cpu|u0|alu|Mux24~24_combout\);

-- Location: LCCOMB_X36_Y31_N14
\t80s:cpu|u0|alu|Mux24~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~21_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux24~20_combout\) # ((\t80s:cpu|u0|alu|Mux24~6_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (((\t80s:cpu|u0|alu|Mux24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~20_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|alu|Mux24~6_combout\,
	datad => \t80s:cpu|u0|alu|Mux24~24_combout\,
	combout => \t80s:cpu|u0|alu|Mux24~21_combout\);

-- Location: LCCOMB_X40_Y30_N12
\t80s:cpu|u0|IncDecZ~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IncDecZ~0_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|mcode|Mux295~0_combout\ & ((\t80s:cpu|u0|alu|Mux24~21_combout\))) # (!\t80s:cpu|u0|mcode|Mux295~0_combout\ & (\t80s:cpu|u0|IncDecZ~q\)))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & 
-- (\t80s:cpu|u0|IncDecZ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_ALU_r~q\,
	datab => \t80s:cpu|u0|IncDecZ~q\,
	datac => \t80s:cpu|u0|mcode|Mux295~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux24~21_combout\,
	combout => \t80s:cpu|u0|IncDecZ~0_combout\);

-- Location: LCCOMB_X36_Y26_N20
\t80s:cpu|u0|Add9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~20_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Regs|Mux5~4_combout\ $ (!\t80s:cpu|u0|Add9~19\)))) # (GND)
-- \t80s:cpu|u0|Add9~21\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux5~4_combout\) # (!\t80s:cpu|u0|Add9~19\))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Regs|Mux5~4_combout\ & !\t80s:cpu|u0|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux5~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~19\,
	combout => \t80s:cpu|u0|Add9~20_combout\,
	cout => \t80s:cpu|u0|Add9~21\);

-- Location: LCCOMB_X36_Y26_N22
\t80s:cpu|u0|Add9~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~22_combout\ = (\t80s:cpu|u0|Regs|Mux4~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add9~21\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~21\)))) # (!\t80s:cpu|u0|Regs|Mux4~4_combout\ & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add9~21\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add9~21\) # (GND)))))
-- \t80s:cpu|u0|Add9~23\ = CARRY((\t80s:cpu|u0|Regs|Mux4~4_combout\ & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~21\)) # (!\t80s:cpu|u0|Regs|Mux4~4_combout\ & ((!\t80s:cpu|u0|Add9~21\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux4~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~21\,
	combout => \t80s:cpu|u0|Add9~22_combout\,
	cout => \t80s:cpu|u0|Add9~23\);

-- Location: LCCOMB_X36_Y22_N16
\t80s:cpu|u0|Equal22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal22~3_combout\ = (\t80s:cpu|u0|Add9~18_combout\) # ((\t80s:cpu|u0|Add9~22_combout\) # ((\t80s:cpu|u0|Add9~16_combout\) # (\t80s:cpu|u0|Add9~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~18_combout\,
	datab => \t80s:cpu|u0|Add9~22_combout\,
	datac => \t80s:cpu|u0|Add9~16_combout\,
	datad => \t80s:cpu|u0|Add9~20_combout\,
	combout => \t80s:cpu|u0|Equal22~3_combout\);

-- Location: LCCOMB_X38_Y22_N10
\t80s:cpu|u0|Equal22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal22~4_combout\ = (\t80s:cpu|u0|Add9~24_combout\) # (\t80s:cpu|u0|Add9~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add9~24_combout\,
	datad => \t80s:cpu|u0|Add9~26_combout\,
	combout => \t80s:cpu|u0|Equal22~4_combout\);

-- Location: LCCOMB_X38_Y22_N0
\t80s:cpu|u0|Equal22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal22~5_combout\ = (\t80s:cpu|u0|Add9~28_combout\) # ((\t80s:cpu|u0|Equal22~3_combout\) # ((\t80s:cpu|u0|Add9~30_combout\) # (\t80s:cpu|u0|Equal22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~28_combout\,
	datab => \t80s:cpu|u0|Equal22~3_combout\,
	datac => \t80s:cpu|u0|Add9~30_combout\,
	datad => \t80s:cpu|u0|Equal22~4_combout\,
	combout => \t80s:cpu|u0|Equal22~5_combout\);

-- Location: LCCOMB_X43_Y27_N8
\t80s:cpu|u0|process_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_1~5_combout\ = (\t80s:cpu|u0|TState\(1) & (!\t80s:cpu|u0|TState\(2) & ((\t80s:cpu|Equal0~3_combout\) # (!\t80s:cpu|u0|TState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|process_1~5_combout\);

-- Location: LCCOMB_X42_Y30_N20
\t80s:cpu|u0|process_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_1~6_combout\ = (\t80s:cpu|u0|mcode|Mux272~7_combout\ & (!\t80s:cpu|u0|mcode|Mux274~7_combout\ & (\t80s:cpu|u0|process_1~5_combout\ & !\t80s:cpu|u0|mcode|Mux273~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	datab => \t80s:cpu|u0|mcode|Mux274~7_combout\,
	datac => \t80s:cpu|u0|process_1~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux273~4_combout\,
	combout => \t80s:cpu|u0|process_1~6_combout\);

-- Location: FF_X38_Y23_N7
\t80s:cpu|u0|Regs|RegsL[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][4]~q\);

-- Location: FF_X38_Y23_N23
\t80s:cpu|u0|Regs|RegsL[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[5][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[5][4]~q\);

-- Location: FF_X39_Y23_N5
\t80s:cpu|u0|Regs|RegsL[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[4][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[4][4]~q\);

-- Location: FF_X39_Y23_N19
\t80s:cpu|u0|Regs|RegsL[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[6][4]~q\);

-- Location: LCCOMB_X39_Y23_N4
\t80s:cpu|u0|Regs|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux11~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\)) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][4]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[4][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[6][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux11~0_combout\);

-- Location: LCCOMB_X38_Y23_N22
\t80s:cpu|u0|Regs|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux11~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux11~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[7][4]~q\)) # (!\t80s:cpu|u0|Regs|Mux11~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[5][4]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[7][4]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[5][4]~q\,
	datad => \t80s:cpu|u0|Regs|Mux11~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux11~1_combout\);

-- Location: FF_X39_Y24_N5
\t80s:cpu|u0|Regs|RegsL[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][4]~q\);

-- Location: FF_X39_Y24_N15
\t80s:cpu|u0|Regs|RegsL[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][4]~q\);

-- Location: FF_X36_Y24_N15
\t80s:cpu|u0|Regs|RegsL[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[1][4]~q\);

-- Location: LCCOMB_X36_Y24_N28
\t80s:cpu|u0|Regs|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux11~2_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\) # ((\t80s:cpu|u0|Regs|RegsL[1][4]~q\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsL[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux11~2_combout\);

-- Location: LCCOMB_X39_Y24_N14
\t80s:cpu|u0|Regs|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux11~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|Mux11~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][4]~q\)) # (!\t80s:cpu|u0|Regs|Mux11~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][4]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][4]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][4]~q\,
	datad => \t80s:cpu|u0|Regs|Mux11~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux11~3_combout\);

-- Location: LCCOMB_X38_Y24_N14
\t80s:cpu|u0|Regs|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux11~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux11~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux11~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux11~3_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux11~4_combout\);

-- Location: LCCOMB_X36_Y26_N6
\t80s:cpu|u0|Add9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~6_combout\ = (\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux12~4_combout\ & (\t80s:cpu|u0|Add9~5\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux12~4_combout\ & (!\t80s:cpu|u0|Add9~5\)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & 
-- ((\t80s:cpu|u0|Regs|Mux12~4_combout\ & (!\t80s:cpu|u0|Add9~5\)) # (!\t80s:cpu|u0|Regs|Mux12~4_combout\ & ((\t80s:cpu|u0|Add9~5\) # (GND)))))
-- \t80s:cpu|u0|Add9~7\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Regs|Mux12~4_combout\ & !\t80s:cpu|u0|Add9~5\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add9~5\) # (!\t80s:cpu|u0|Regs|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux12~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~5\,
	combout => \t80s:cpu|u0|Add9~6_combout\,
	cout => \t80s:cpu|u0|Add9~7\);

-- Location: LCCOMB_X36_Y26_N8
\t80s:cpu|u0|Add9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~8_combout\ = ((\t80s:cpu|u0|Regs|Mux11~4_combout\ $ (\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (!\t80s:cpu|u0|Add9~7\)))) # (GND)
-- \t80s:cpu|u0|Add9~9\ = CARRY((\t80s:cpu|u0|Regs|Mux11~4_combout\ & ((\t80s:cpu|u0|mcode|Mux271~1_combout\) # (!\t80s:cpu|u0|Add9~7\))) # (!\t80s:cpu|u0|Regs|Mux11~4_combout\ & (\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux11~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~7\,
	combout => \t80s:cpu|u0|Add9~8_combout\,
	cout => \t80s:cpu|u0|Add9~9\);

-- Location: LCCOMB_X36_Y26_N10
\t80s:cpu|u0|Add9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~10_combout\ = (\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux10~4_combout\ & (\t80s:cpu|u0|Add9~9\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux10~4_combout\ & (!\t80s:cpu|u0|Add9~9\)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & 
-- ((\t80s:cpu|u0|Regs|Mux10~4_combout\ & (!\t80s:cpu|u0|Add9~9\)) # (!\t80s:cpu|u0|Regs|Mux10~4_combout\ & ((\t80s:cpu|u0|Add9~9\) # (GND)))))
-- \t80s:cpu|u0|Add9~11\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Regs|Mux10~4_combout\ & !\t80s:cpu|u0|Add9~9\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add9~9\) # (!\t80s:cpu|u0|Regs|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux10~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~9\,
	combout => \t80s:cpu|u0|Add9~10_combout\,
	cout => \t80s:cpu|u0|Add9~11\);

-- Location: LCCOMB_X39_Y24_N2
\t80s:cpu|u0|Equal22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal22~1_combout\ = (\t80s:cpu|u0|Add9~8_combout\) # (\t80s:cpu|u0|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~8_combout\,
	datac => \t80s:cpu|u0|Add9~10_combout\,
	combout => \t80s:cpu|u0|Equal22~1_combout\);

-- Location: LCCOMB_X37_Y25_N6
\t80s:cpu|u0|Equal22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal22~0_combout\ = (\t80s:cpu|u0|Add9~6_combout\) # ((\t80s:cpu|u0|Add9~0_combout\) # ((\t80s:cpu|u0|Add9~4_combout\) # (\t80s:cpu|u0|Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~6_combout\,
	datab => \t80s:cpu|u0|Add9~0_combout\,
	datac => \t80s:cpu|u0|Add9~4_combout\,
	datad => \t80s:cpu|u0|Add9~2_combout\,
	combout => \t80s:cpu|u0|Equal22~0_combout\);

-- Location: LCCOMB_X40_Y26_N18
\t80s:cpu|u0|Equal22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal22~2_combout\ = (\t80s:cpu|u0|Equal22~1_combout\) # ((\t80s:cpu|u0|Equal22~0_combout\) # ((\t80s:cpu|u0|Add9~14_combout\) # (\t80s:cpu|u0|Add9~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal22~1_combout\,
	datab => \t80s:cpu|u0|Equal22~0_combout\,
	datac => \t80s:cpu|u0|Add9~14_combout\,
	datad => \t80s:cpu|u0|Add9~12_combout\,
	combout => \t80s:cpu|u0|Equal22~2_combout\);

-- Location: LCCOMB_X40_Y30_N16
\t80s:cpu|u0|IncDecZ~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IncDecZ~1_combout\ = (\t80s:cpu|u0|process_1~6_combout\ & (((\t80s:cpu|u0|Equal22~5_combout\) # (\t80s:cpu|u0|Equal22~2_combout\)))) # (!\t80s:cpu|u0|process_1~6_combout\ & (\t80s:cpu|u0|IncDecZ~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IncDecZ~0_combout\,
	datab => \t80s:cpu|u0|Equal22~5_combout\,
	datac => \t80s:cpu|u0|process_1~6_combout\,
	datad => \t80s:cpu|u0|Equal22~2_combout\,
	combout => \t80s:cpu|u0|IncDecZ~1_combout\);

-- Location: FF_X40_Y30_N17
\t80s:cpu|u0|IncDecZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IncDecZ~1_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IncDecZ~q\);

-- Location: LCCOMB_X40_Y28_N0
\t80s:cpu|u0|F~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~11_combout\ = (\t80s:cpu|u0|mcode|Mux231~1_combout\ & (\t80s:cpu|u0|IncDecZ~q\ & (\t80s:cpu|u0|process_0~14_combout\ & !\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datab => \t80s:cpu|u0|IncDecZ~q\,
	datac => \t80s:cpu|u0|process_0~14_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|F~11_combout\);

-- Location: LCCOMB_X40_Y28_N28
\t80s:cpu|u0|F~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~20_combout\ = (\t80s:cpu|u0|F~9_combout\ & (((!\t80s:cpu|u0|Save_Mux[2]~12_combout\)))) # (!\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|F~19_combout\ & ((!\t80s:cpu|u0|F~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~9_combout\,
	datab => \t80s:cpu|u0|F~19_combout\,
	datac => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	datad => \t80s:cpu|u0|F~11_combout\,
	combout => \t80s:cpu|u0|F~20_combout\);

-- Location: FF_X40_Y28_N29
\t80s:cpu|u0|F[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~20_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(2));

-- Location: LCCOMB_X40_Y31_N16
\t80s:cpu|u0|No_BTR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|No_BTR~0_combout\ = (\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|u0|F\(6))))) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|F\(2)) # ((\t80s:cpu|u0|IR\(0) & !\t80s:cpu|u0|F\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|F\(2),
	datad => \t80s:cpu|u0|F\(6),
	combout => \t80s:cpu|u0|No_BTR~0_combout\);

-- Location: LCCOMB_X40_Y31_N24
\t80s:cpu|u0|No_BTR~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|No_BTR~1_combout\ = (\t80s:cpu|u0|process_0~14_combout\ & (\t80s:cpu|u0|mcode|Mux231~1_combout\ & ((\t80s:cpu|u0|No_BTR~0_combout\) # (!\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~14_combout\,
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datad => \t80s:cpu|u0|No_BTR~0_combout\,
	combout => \t80s:cpu|u0|No_BTR~1_combout\);

-- Location: FF_X40_Y31_N25
\t80s:cpu|u0|No_BTR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|No_BTR~1_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|No_BTR~q\);

-- Location: LCCOMB_X44_Y27_N28
\t80s:cpu|u0|BTR_r~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BTR_r~0_combout\ = (!\t80s:cpu|u0|No_BTR~q\ & (\t80s:cpu|Equal0~0_combout\ & (\t80s:cpu|u0|mcode|Mux231~1_combout\ & \t80s:cpu|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|No_BTR~q\,
	datab => \t80s:cpu|Equal0~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|BTR_r~0_combout\);

-- Location: LCCOMB_X44_Y27_N20
\t80s:cpu|u0|BTR_r~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BTR_r~1_combout\ = (\t80s:cpu|u0|ALU_Op_r~0_combout\ & ((\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|BTR_r~q\)) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|BTR_r~0_combout\))))) # (!\t80s:cpu|u0|ALU_Op_r~0_combout\ & (((\t80s:cpu|u0|BTR_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r~0_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|BTR_r~q\,
	datad => \t80s:cpu|u0|BTR_r~0_combout\,
	combout => \t80s:cpu|u0|BTR_r~1_combout\);

-- Location: FF_X44_Y27_N21
\t80s:cpu|u0|BTR_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BTR_r~1_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BTR_r~q\);

-- Location: LCCOMB_X45_Y27_N24
\t80s:cpu|u0|mcode|Mux258~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux258~1_combout\ = (!\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|Equal0~7_combout\ & ((\t80s:cpu|u0|mcode|Equal8~0_combout\) # (\t80s:cpu|u0|Equal4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|Equal4~3_combout\,
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|Equal0~7_combout\,
	combout => \t80s:cpu|u0|mcode|Mux258~1_combout\);

-- Location: LCCOMB_X45_Y33_N24
\t80s:cpu|u0|mcode|Mux74~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~9_combout\ = (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux74~9_combout\);

-- Location: LCCOMB_X45_Y33_N20
\t80s:cpu|u0|mcode|Mux74~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~11_combout\ = (\t80s:cpu|u0|mcode|Mux74~9_combout\ & ((\t80s:cpu|u0|mcode|Mux74~10_combout\) # ((\t80s:cpu|Equal0~4_combout\ & \t80s:cpu|u0|mcode|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~10_combout\,
	datab => \t80s:cpu|Equal0~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux67~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux74~9_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~11_combout\);

-- Location: LCCOMB_X45_Y32_N30
\t80s:cpu|u0|mcode|Mux74~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~1_combout\ = (!\t80s:cpu|u0|IR\(6) & (!\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux74~1_combout\);

-- Location: LCCOMB_X45_Y32_N16
\t80s:cpu|u0|mcode|Mux74~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~2_combout\ = (\t80s:cpu|u0|MCycle\(1) & (!\t80s:cpu|u0|MCycle\(2) & ((\t80s:cpu|u0|mcode|Mux71~1_combout\) # (\t80s:cpu|u0|mcode|Mux74~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datab => \t80s:cpu|u0|mcode|Mux71~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux74~1_combout\,
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|u0|mcode|Mux74~2_combout\);

-- Location: LCCOMB_X47_Y29_N20
\t80s:cpu|u0|mcode|Mux74~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~5_combout\ = (\t80s:cpu|Equal0~6_combout\ & ((\t80s:cpu|u0|mcode|Mux74~0_combout\) # ((!\t80s:cpu|u0|Equal3~0_combout\ & \t80s:cpu|Equal0~2_combout\)))) # (!\t80s:cpu|Equal0~6_combout\ & (!\t80s:cpu|u0|Equal3~0_combout\ & 
-- ((\t80s:cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~6_combout\,
	datab => \t80s:cpu|u0|Equal3~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux74~0_combout\,
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~5_combout\);

-- Location: LCCOMB_X46_Y29_N2
\t80s:cpu|u0|mcode|Mux74~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~6_combout\ = (\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|IR\(2) & \t80s:cpu|Equal0~4_combout\)))) # (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|mcode|Mux74~5_combout\ & (!\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~5_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|Equal0~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~6_combout\);

-- Location: LCCOMB_X46_Y29_N22
\t80s:cpu|u0|mcode|Mux74~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~7_combout\ = (\t80s:cpu|u0|mcode|Mux74~6_combout\ & (\t80s:cpu|u0|IR\(2) $ (!\t80s:cpu|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|mcode|Mux74~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~7_combout\);

-- Location: LCCOMB_X46_Y29_N10
\t80s:cpu|u0|mcode|Mux74~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~3_combout\ = (\t80s:cpu|u0|mcode|Mux69~0_combout\ & ((\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(7)))) # (!\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux69~0_combout\,
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux74~3_combout\);

-- Location: LCCOMB_X46_Y29_N16
\t80s:cpu|u0|mcode|Mux74~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~4_combout\ = (\t80s:cpu|u0|mcode|Mux74~3_combout\) # ((!\t80s:cpu|u0|mcode|Mux208~3_combout\ & (\t80s:cpu|u0|IR\(2) & \t80s:cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|Equal0~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~4_combout\);

-- Location: LCCOMB_X46_Y29_N4
\t80s:cpu|u0|mcode|Mux74~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~8_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(1))))) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux74~4_combout\))) # (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|mcode|Mux74~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux74~7_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux74~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~8_combout\);

-- Location: LCCOMB_X46_Y32_N22
\t80s:cpu|u0|mcode|Mux74~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux74~12_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux74~8_combout\ & (\t80s:cpu|u0|mcode|Mux74~11_combout\)) # (!\t80s:cpu|u0|mcode|Mux74~8_combout\ & ((\t80s:cpu|u0|mcode|Mux74~2_combout\))))) # (!\t80s:cpu|u0|IR\(0) & 
-- (((\t80s:cpu|u0|mcode|Mux74~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|mcode|Mux74~11_combout\,
	datac => \t80s:cpu|u0|mcode|Mux74~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux74~8_combout\,
	combout => \t80s:cpu|u0|mcode|Mux74~12_combout\);

-- Location: LCCOMB_X46_Y27_N20
\t80s:cpu|u0|mcode|Mux258~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux258~2_combout\ = (\t80s:cpu|Equal0~5_combout\) # ((!\t80s:cpu|u0|ISet\(1) & (!\t80s:cpu|u0|ISet\(0) & \t80s:cpu|u0|mcode|Mux74~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|ISet\(0),
	datac => \t80s:cpu|Equal0~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux74~12_combout\,
	combout => \t80s:cpu|u0|mcode|Mux258~2_combout\);

-- Location: LCCOMB_X46_Y27_N4
\t80s:cpu|u0|mcode|Mux258~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux258~3_combout\ = (\t80s:cpu|u0|mcode|Mux258~1_combout\) # ((\t80s:cpu|u0|mcode|Mux258~2_combout\) # ((\t80s:cpu|Equal0~4_combout\ & \t80s:cpu|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux258~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux258~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux258~3_combout\);

-- Location: LCCOMB_X47_Y22_N4
\t80s:cpu|u0|PC~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~80_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|TmpAddr\(14))))) # (!\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|I\(6) & ((\t80s:cpu|u0|Add1~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|I\(6),
	datab => \t80s:cpu|u0|TmpAddr\(14),
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|Add1~196_combout\,
	combout => \t80s:cpu|u0|PC~80_combout\);

-- Location: LCCOMB_X47_Y22_N2
\t80s:cpu|u0|PC~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~81_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux33~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|PC~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux33~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|PC~80_combout\,
	combout => \t80s:cpu|u0|PC~81_combout\);

-- Location: LCCOMB_X47_Y22_N20
\t80s:cpu|u0|PC~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~82_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(6))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(6),
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|PC~81_combout\,
	combout => \t80s:cpu|u0|PC~82_combout\);

-- Location: LCCOMB_X45_Y25_N10
\t80s:cpu|u0|PC~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~83_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~82_combout\) # ((\t80s:cpu|u0|PC\(14) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(14),
	datab => \t80s:cpu|u0|PC~82_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|PC~44_combout\,
	combout => \t80s:cpu|u0|PC~83_combout\);

-- Location: LCCOMB_X49_Y27_N24
\t80s:cpu|u0|mcode|Mux109~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux109~0_combout\ = (!\t80s:cpu|u0|IR\(7) & (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(5)) # (\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux109~0_combout\);

-- Location: LCCOMB_X49_Y27_N8
\t80s:cpu|u0|mcode|Mux293~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux293~0_combout\ = (\t80s:cpu|Equal0~0_combout\ & (\t80s:cpu|u0|mcode|Mux263~0_combout\ & (\t80s:cpu|u0|mcode|Mux231~0_combout\ & \t80s:cpu|u0|mcode|Mux109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux263~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux231~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux109~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux293~0_combout\);

-- Location: LCCOMB_X47_Y23_N16
\t80s:cpu|u0|PC~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~64_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|TmpAddr\(10))))) # (!\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|Add1~196_combout\ & (\t80s:cpu|u0|I\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|Add1~196_combout\,
	datac => \t80s:cpu|u0|I\(2),
	datad => \t80s:cpu|u0|TmpAddr\(10),
	combout => \t80s:cpu|u0|PC~64_combout\);

-- Location: LCCOMB_X47_Y23_N0
\t80s:cpu|u0|PC~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~65_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux37~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|PC~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux37~4_combout\,
	datad => \t80s:cpu|u0|PC~64_combout\,
	combout => \t80s:cpu|u0|PC~65_combout\);

-- Location: LCCOMB_X47_Y23_N8
\t80s:cpu|u0|PC~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~66_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(2))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|DI_Reg\(2),
	datad => \t80s:cpu|u0|PC~65_combout\,
	combout => \t80s:cpu|u0|PC~66_combout\);

-- Location: LCCOMB_X47_Y25_N2
\t80s:cpu|u0|PC~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~67_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~66_combout\) # ((\t80s:cpu|u0|PC\(10) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~66_combout\,
	datab => \t80s:cpu|u0|PC\(10),
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|PC~44_combout\,
	combout => \t80s:cpu|u0|PC~67_combout\);

-- Location: LCCOMB_X42_Y23_N16
\t80s:cpu|u0|PC~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~21_combout\ = (\t80s:cpu|u0|TmpAddr\(7) & ((\t80s:cpu|u0|mcode|Mux287~1_combout\) # ((\t80s:cpu|u0|Add1~2_combout\ & !\t80s:cpu|u0|mcode|Mux294~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(7),
	datac => \t80s:cpu|u0|Add1~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~21_combout\);

-- Location: LCCOMB_X42_Y23_N26
\t80s:cpu|u0|PC~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~54_combout\ = (\t80s:cpu|u0|PC~21_combout\) # ((\t80s:cpu|u0|Regs|Mux40~4_combout\ & (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & \t80s:cpu|u0|mcode|Mux294~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux40~4_combout\,
	datab => \t80s:cpu|u0|PC~21_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~54_combout\);

-- Location: LCCOMB_X46_Y25_N30
\t80s:cpu|u0|PC~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~55_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~54_combout\) # ((\t80s:cpu|u0|PC\(7) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(7),
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|PC~44_combout\,
	datad => \t80s:cpu|u0|PC~54_combout\,
	combout => \t80s:cpu|u0|PC~55_combout\);

-- Location: LCCOMB_X47_Y22_N26
\t80s:cpu|u0|PC~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~37_combout\ = (!\t80s:cpu|u0|process_0~1_combout\ & (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (!\t80s:cpu|u0|process_0~0_combout\ & !\t80s:cpu|u0|mcode|Mux287~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	combout => \t80s:cpu|u0|PC~37_combout\);

-- Location: LCCOMB_X47_Y22_N30
\t80s:cpu|u0|PC~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~40_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux45~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|process_0~3_combout\ & ((!\t80s:cpu|u0|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux45~4_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~40_combout\);

-- Location: LCCOMB_X47_Y22_N22
\t80s:cpu|u0|PC~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~41_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|u0|TmpAddr\(2))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~40_combout\) # ((\t80s:cpu|u0|TmpAddr\(2) & \t80s:cpu|u0|PC~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(2),
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|PC~40_combout\,
	datad => \t80s:cpu|u0|PC~15_combout\,
	combout => \t80s:cpu|u0|PC~41_combout\);

-- Location: LCCOMB_X49_Y25_N8
\t80s:cpu|u0|PC~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~42_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~41_combout\) # ((\t80s:cpu|u0|PC\(2) & \t80s:cpu|u0|PC~37_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(2),
	datab => \t80s:cpu|u0|PC~37_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|PC~41_combout\,
	combout => \t80s:cpu|u0|PC~42_combout\);

-- Location: LCCOMB_X47_Y22_N28
\t80s:cpu|u0|PC~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~35_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux46~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|process_0~3_combout\ & ((!\t80s:cpu|u0|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux46~4_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~35_combout\);

-- Location: LCCOMB_X47_Y22_N16
\t80s:cpu|u0|PC~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~36_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|TmpAddr\(1))))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~35_combout\) # ((\t80s:cpu|u0|PC~15_combout\ & \t80s:cpu|u0|TmpAddr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~15_combout\,
	datab => \t80s:cpu|u0|PC~35_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(1),
	combout => \t80s:cpu|u0|PC~36_combout\);

-- Location: LCCOMB_X47_Y24_N8
\t80s:cpu|u0|PC~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~38_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~36_combout\) # ((\t80s:cpu|u0|PC\(1) & \t80s:cpu|u0|PC~37_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|PC\(1),
	datac => \t80s:cpu|u0|PC~37_combout\,
	datad => \t80s:cpu|u0|PC~36_combout\,
	combout => \t80s:cpu|u0|PC~38_combout\);

-- Location: LCCOMB_X46_Y25_N0
\t80s:cpu|u0|Add4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~0_combout\ = \t80s:cpu|u0|PC\(1) $ (VCC)
-- \t80s:cpu|u0|Add4~1\ = CARRY(\t80s:cpu|u0|PC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(1),
	datad => VCC,
	combout => \t80s:cpu|u0|Add4~0_combout\,
	cout => \t80s:cpu|u0|Add4~1\);

-- Location: LCCOMB_X44_Y27_N22
\t80s:cpu|u0|PC[0]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~22_combout\ = (\t80s:cpu|u0|Equal57~2_combout\ & (\nWAIT~input_o\ & !\t80s:cpu|u0|mcode|Mux293~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~2_combout\,
	datac => \nWAIT~input_o\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|PC[0]~22_combout\);

-- Location: LCCOMB_X44_Y27_N12
\t80s:cpu|u0|PC[0]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~33_combout\ = (!\t80s:cpu|u0|Equal0~2_combout\ & (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|PC[0]~22_combout\ & !\t80s:cpu|u0|mcode|Mux258~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|PC[0]~22_combout\,
	datad => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	combout => \t80s:cpu|u0|PC[0]~33_combout\);

-- Location: LCCOMB_X43_Y31_N10
\t80s:cpu|u0|mcode|Mux125~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux125~1_combout\ = (\t80s:cpu|u0|mcode|Mux198~0_combout\ & (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux125~1_combout\);

-- Location: LCCOMB_X44_Y30_N24
\t80s:cpu|u0|mcode|Mux288~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux288~0_combout\ = (!\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux125~1_combout\ & (!\t80s:cpu|u0|ISet\(0) & \t80s:cpu|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux125~1_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|Equal4~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux288~0_combout\);

-- Location: LCCOMB_X47_Y28_N28
\t80s:cpu|u0|Halt_FF~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Halt_FF~0_combout\ = (!\t80s:cpu|u0|IntCycle~q\ & (\t80s:cpu|u0|Halt_FF~q\ & !\t80s:cpu|u0|NMICycle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IntCycle~q\,
	datab => \t80s:cpu|u0|Halt_FF~q\,
	datad => \t80s:cpu|u0|NMICycle~q\,
	combout => \t80s:cpu|u0|Halt_FF~0_combout\);

-- Location: LCCOMB_X47_Y28_N4
\t80s:cpu|u0|Halt_FF~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Halt_FF~1_combout\ = (\t80s:cpu|u0|Halt_FF~0_combout\) # ((\t80s:cpu|u0|TState[2]~0_combout\ & (\t80s:cpu|u0|mcode|Mux288~0_combout\ & \t80s:cpu|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TState[2]~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux288~0_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|Halt_FF~0_combout\,
	combout => \t80s:cpu|u0|Halt_FF~1_combout\);

-- Location: FF_X47_Y28_N5
\t80s:cpu|u0|Halt_FF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Halt_FF~1_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Halt_FF~q\);

-- Location: LCCOMB_X47_Y28_N14
\t80s:cpu|u0|PC[0]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~29_combout\ = (!\t80s:cpu|u0|IntCycle~q\ & (!\t80s:cpu|u0|Halt_FF~q\ & !\t80s:cpu|u0|NMICycle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IntCycle~q\,
	datab => \t80s:cpu|u0|Halt_FF~q\,
	datad => \t80s:cpu|u0|NMICycle~q\,
	combout => \t80s:cpu|u0|PC[0]~29_combout\);

-- Location: LCCOMB_X47_Y28_N8
\t80s:cpu|u0|PC[0]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~30_combout\ = (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (!\t80s:cpu|u0|mcode|Mux288~0_combout\ & (\t80s:cpu|u0|PC[0]~29_combout\ & !\t80s:cpu|u0|mcode|Mux296~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux288~0_combout\,
	datac => \t80s:cpu|u0|PC[0]~29_combout\,
	datad => \t80s:cpu|u0|mcode|Mux296~2_combout\,
	combout => \t80s:cpu|u0|PC[0]~30_combout\);

-- Location: LCCOMB_X44_Y27_N4
\t80s:cpu|u0|PC[0]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~31_combout\ = (\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|TState\(2) & (!\t80s:cpu|u0|BTR_r~q\)) # (!\t80s:cpu|u0|TState\(2) & ((\t80s:cpu|u0|PC[0]~30_combout\))))) # (!\t80s:cpu|Equal0~3_combout\ & (!\t80s:cpu|u0|BTR_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|BTR_r~q\,
	datac => \t80s:cpu|u0|TState\(2),
	datad => \t80s:cpu|u0|PC[0]~30_combout\,
	combout => \t80s:cpu|u0|PC[0]~31_combout\);

-- Location: LCCOMB_X44_Y27_N2
\t80s:cpu|u0|PC[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~32_combout\ = (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|PC[0]~31_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|ALU_Op_r~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r~0_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|PC[0]~31_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[0]~32_combout\);

-- Location: LCCOMB_X44_Y25_N0
\t80s:cpu|u0|Add2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~0_combout\ = (\t80s:cpu|u0|PC\(0) & (\t80s:cpu|DI_Reg\(0) $ (VCC))) # (!\t80s:cpu|u0|PC\(0) & (\t80s:cpu|DI_Reg\(0) & VCC))
-- \t80s:cpu|u0|Add2~1\ = CARRY((\t80s:cpu|u0|PC\(0) & \t80s:cpu|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(0),
	datab => \t80s:cpu|DI_Reg\(0),
	datad => VCC,
	combout => \t80s:cpu|u0|Add2~0_combout\,
	cout => \t80s:cpu|u0|Add2~1\);

-- Location: LCCOMB_X44_Y27_N10
\t80s:cpu|u0|PC[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~27_combout\ = (\t80s:cpu|u0|Equal57~2_combout\ & (\t80s:cpu|u0|Add2~0_combout\ & (\nWAIT~input_o\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~2_combout\,
	datab => \t80s:cpu|u0|Add2~0_combout\,
	datac => \nWAIT~input_o\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|PC[0]~27_combout\);

-- Location: LCCOMB_X43_Y24_N14
\t80s:cpu|u0|Add1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~3_combout\ = (\t80s:cpu|u0|TmpAddr\(0) & ((\t80s:cpu|u0|mcode|Mux287~1_combout\) # ((\t80s:cpu|u0|Add1~2_combout\ & !\t80s:cpu|u0|mcode|Mux294~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(0),
	datab => \t80s:cpu|u0|Add1~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	combout => \t80s:cpu|u0|Add1~3_combout\);

-- Location: LCCOMB_X45_Y24_N12
\t80s:cpu|u0|PC[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~24_combout\ = ((!\t80s:cpu|u0|mcode|Mux293~0_combout\ & (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & \t80s:cpu|u0|Equal0~2_combout\))) # (!\t80s:cpu|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[0]~24_combout\);

-- Location: LCCOMB_X43_Y24_N22
\t80s:cpu|u0|PC~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~25_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|Regs|Mux47~4_combout\) # ((\t80s:cpu|u0|PC\(0) & \t80s:cpu|u0|Add1~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|PC\(0) & 
-- (\t80s:cpu|u0|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datab => \t80s:cpu|u0|PC\(0),
	datac => \t80s:cpu|u0|Add1~4_combout\,
	datad => \t80s:cpu|u0|Regs|Mux47~4_combout\,
	combout => \t80s:cpu|u0|PC~25_combout\);

-- Location: LCCOMB_X44_Y24_N16
\t80s:cpu|u0|PC[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~26_combout\ = (\t80s:cpu|u0|PC[0]~24_combout\ & ((\t80s:cpu|u0|Add1~3_combout\) # ((!\t80s:cpu|u0|mcode|Mux287~1_combout\ & \t80s:cpu|u0|PC~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~3_combout\,
	datab => \t80s:cpu|u0|PC[0]~24_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|PC~25_combout\,
	combout => \t80s:cpu|u0|PC[0]~26_combout\);

-- Location: LCCOMB_X46_Y24_N0
\t80s:cpu|u0|Add3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~0_combout\ = \t80s:cpu|u0|PC\(0) $ (VCC)
-- \t80s:cpu|u0|Add3~1\ = CARRY(\t80s:cpu|u0|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(0),
	datad => VCC,
	combout => \t80s:cpu|u0|Add3~0_combout\,
	cout => \t80s:cpu|u0|Add3~1\);

-- Location: LCCOMB_X44_Y27_N18
\t80s:cpu|u0|PC[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~23_combout\ = (\t80s:cpu|u0|Add3~0_combout\ & ((\t80s:cpu|u0|process_0~4_combout\) # ((\t80s:cpu|u0|PC[0]~22_combout\ & \t80s:cpu|u0|mcode|Mux258~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add3~0_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|PC[0]~22_combout\,
	datad => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	combout => \t80s:cpu|u0|PC[0]~23_combout\);

-- Location: LCCOMB_X44_Y27_N24
\t80s:cpu|u0|PC[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~28_combout\ = (\t80s:cpu|u0|PC[0]~23_combout\) # ((!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|PC[0]~27_combout\) # (\t80s:cpu|u0|PC[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC[0]~27_combout\,
	datab => \t80s:cpu|u0|PC[0]~26_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|PC[0]~23_combout\,
	combout => \t80s:cpu|u0|PC[0]~28_combout\);

-- Location: LCCOMB_X44_Y27_N14
\t80s:cpu|u0|PC[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[0]~34_combout\ = (\t80s:cpu|u0|PC[0]~32_combout\ & ((\t80s:cpu|u0|PC[0]~28_combout\) # ((\t80s:cpu|u0|PC[0]~33_combout\ & \t80s:cpu|u0|PC\(0))))) # (!\t80s:cpu|u0|PC[0]~32_combout\ & (((\t80s:cpu|u0|PC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC[0]~33_combout\,
	datab => \t80s:cpu|u0|PC[0]~32_combout\,
	datac => \t80s:cpu|u0|PC\(0),
	datad => \t80s:cpu|u0|PC[0]~28_combout\,
	combout => \t80s:cpu|u0|PC[0]~34_combout\);

-- Location: FF_X44_Y27_N15
\t80s:cpu|u0|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[0]~34_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(0));

-- Location: LCCOMB_X46_Y24_N2
\t80s:cpu|u0|Add3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~2_combout\ = (\t80s:cpu|u0|PC\(1) & (!\t80s:cpu|u0|Add3~1\)) # (!\t80s:cpu|u0|PC\(1) & ((\t80s:cpu|u0|Add3~1\) # (GND)))
-- \t80s:cpu|u0|Add3~3\ = CARRY((!\t80s:cpu|u0|Add3~1\) # (!\t80s:cpu|u0|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~1\,
	combout => \t80s:cpu|u0|Add3~2_combout\,
	cout => \t80s:cpu|u0|Add3~3\);

-- Location: LCCOMB_X47_Y24_N22
\t80s:cpu|u0|Add4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~3_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~2_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|Add3~2_combout\,
	datac => \t80s:cpu|u0|PC~38_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~3_combout\);

-- Location: LCCOMB_X44_Y25_N2
\t80s:cpu|u0|Add2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~2_combout\ = (\t80s:cpu|DI_Reg\(1) & ((\t80s:cpu|u0|PC\(1) & (\t80s:cpu|u0|Add2~1\ & VCC)) # (!\t80s:cpu|u0|PC\(1) & (!\t80s:cpu|u0|Add2~1\)))) # (!\t80s:cpu|DI_Reg\(1) & ((\t80s:cpu|u0|PC\(1) & (!\t80s:cpu|u0|Add2~1\)) # 
-- (!\t80s:cpu|u0|PC\(1) & ((\t80s:cpu|u0|Add2~1\) # (GND)))))
-- \t80s:cpu|u0|Add2~3\ = CARRY((\t80s:cpu|DI_Reg\(1) & (!\t80s:cpu|u0|PC\(1) & !\t80s:cpu|u0|Add2~1\)) # (!\t80s:cpu|DI_Reg\(1) & ((!\t80s:cpu|u0|Add2~1\) # (!\t80s:cpu|u0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(1),
	datab => \t80s:cpu|u0|PC\(1),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~1\,
	combout => \t80s:cpu|u0|Add2~2_combout\,
	cout => \t80s:cpu|u0|Add2~3\);

-- Location: LCCOMB_X47_Y24_N6
\t80s:cpu|u0|Add4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~2_combout\ = (\t80s:cpu|u0|Add2~2_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add2~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~2_combout\);

-- Location: LCCOMB_X47_Y24_N18
\t80s:cpu|u0|Add4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~4_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (\t80s:cpu|u0|Add4~0_combout\)) # (!\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~3_combout\) # (\t80s:cpu|u0|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~0_combout\,
	datab => \t80s:cpu|u0|BTR_r~q\,
	datac => \t80s:cpu|u0|Add4~3_combout\,
	datad => \t80s:cpu|u0|Add4~2_combout\,
	combout => \t80s:cpu|u0|Add4~4_combout\);

-- Location: LCCOMB_X47_Y24_N4
\t80s:cpu|u0|PC[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[1]~0_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~4_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~38_combout\,
	datad => \t80s:cpu|u0|Add4~4_combout\,
	combout => \t80s:cpu|u0|PC[1]~0_combout\);

-- Location: LCCOMB_X47_Y25_N30
\t80s:cpu|u0|PC[15]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[15]~39_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|process_0~0_combout\ & \t80s:cpu|u0|PC[0]~30_combout\)) # (!\t80s:cpu|u0|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|PC[0]~30_combout\,
	combout => \t80s:cpu|u0|PC[15]~39_combout\);

-- Location: FF_X47_Y24_N5
\t80s:cpu|u0|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[1]~0_combout\,
	asdata => \t80s:cpu|u0|Add3~2_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(1));

-- Location: LCCOMB_X46_Y25_N2
\t80s:cpu|u0|Add4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~5_combout\ = (\t80s:cpu|u0|PC\(2) & (\t80s:cpu|u0|Add4~1\ & VCC)) # (!\t80s:cpu|u0|PC\(2) & (!\t80s:cpu|u0|Add4~1\))
-- \t80s:cpu|u0|Add4~6\ = CARRY((!\t80s:cpu|u0|PC\(2) & !\t80s:cpu|u0|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~1\,
	combout => \t80s:cpu|u0|Add4~5_combout\,
	cout => \t80s:cpu|u0|Add4~6\);

-- Location: LCCOMB_X46_Y24_N4
\t80s:cpu|u0|Add3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~4_combout\ = (\t80s:cpu|u0|PC\(2) & (\t80s:cpu|u0|Add3~3\ $ (GND))) # (!\t80s:cpu|u0|PC\(2) & (!\t80s:cpu|u0|Add3~3\ & VCC))
-- \t80s:cpu|u0|Add3~5\ = CARRY((\t80s:cpu|u0|PC\(2) & !\t80s:cpu|u0|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~3\,
	combout => \t80s:cpu|u0|Add3~4_combout\,
	cout => \t80s:cpu|u0|Add3~5\);

-- Location: LCCOMB_X49_Y25_N30
\t80s:cpu|u0|Add4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~8_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|Add3~4_combout\))) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|PC~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|PC~42_combout\,
	datac => \t80s:cpu|u0|Add3~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~8_combout\);

-- Location: LCCOMB_X44_Y25_N4
\t80s:cpu|u0|Add2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~4_combout\ = ((\t80s:cpu|DI_Reg\(2) $ (\t80s:cpu|u0|PC\(2) $ (!\t80s:cpu|u0|Add2~3\)))) # (GND)
-- \t80s:cpu|u0|Add2~5\ = CARRY((\t80s:cpu|DI_Reg\(2) & ((\t80s:cpu|u0|PC\(2)) # (!\t80s:cpu|u0|Add2~3\))) # (!\t80s:cpu|DI_Reg\(2) & (\t80s:cpu|u0|PC\(2) & !\t80s:cpu|u0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(2),
	datab => \t80s:cpu|u0|PC\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~3\,
	combout => \t80s:cpu|u0|Add2~4_combout\,
	cout => \t80s:cpu|u0|Add2~5\);

-- Location: LCCOMB_X45_Y25_N20
\t80s:cpu|u0|Add4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~7_combout\ = (\t80s:cpu|u0|Add2~4_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add2~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~7_combout\);

-- Location: LCCOMB_X49_Y25_N2
\t80s:cpu|u0|Add4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~9_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (\t80s:cpu|u0|Add4~5_combout\)) # (!\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~8_combout\) # (\t80s:cpu|u0|Add4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~5_combout\,
	datac => \t80s:cpu|u0|Add4~8_combout\,
	datad => \t80s:cpu|u0|Add4~7_combout\,
	combout => \t80s:cpu|u0|Add4~9_combout\);

-- Location: LCCOMB_X49_Y25_N10
\t80s:cpu|u0|PC[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[2]~1_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~9_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~42_combout\,
	datad => \t80s:cpu|u0|Add4~9_combout\,
	combout => \t80s:cpu|u0|PC[2]~1_combout\);

-- Location: FF_X49_Y25_N11
\t80s:cpu|u0|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[2]~1_combout\,
	asdata => \t80s:cpu|u0|Add3~4_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(2));

-- Location: LCCOMB_X44_Y25_N6
\t80s:cpu|u0|Add2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~6_combout\ = (\t80s:cpu|u0|PC\(3) & ((\t80s:cpu|DI_Reg\(3) & (\t80s:cpu|u0|Add2~5\ & VCC)) # (!\t80s:cpu|DI_Reg\(3) & (!\t80s:cpu|u0|Add2~5\)))) # (!\t80s:cpu|u0|PC\(3) & ((\t80s:cpu|DI_Reg\(3) & (!\t80s:cpu|u0|Add2~5\)) # 
-- (!\t80s:cpu|DI_Reg\(3) & ((\t80s:cpu|u0|Add2~5\) # (GND)))))
-- \t80s:cpu|u0|Add2~7\ = CARRY((\t80s:cpu|u0|PC\(3) & (!\t80s:cpu|DI_Reg\(3) & !\t80s:cpu|u0|Add2~5\)) # (!\t80s:cpu|u0|PC\(3) & ((!\t80s:cpu|u0|Add2~5\) # (!\t80s:cpu|DI_Reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(3),
	datab => \t80s:cpu|DI_Reg\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~5\,
	combout => \t80s:cpu|u0|Add2~6_combout\,
	cout => \t80s:cpu|u0|Add2~7\);

-- Location: LCCOMB_X44_Y25_N8
\t80s:cpu|u0|Add2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~8_combout\ = ((\t80s:cpu|u0|PC\(4) $ (\t80s:cpu|DI_Reg\(4) $ (!\t80s:cpu|u0|Add2~7\)))) # (GND)
-- \t80s:cpu|u0|Add2~9\ = CARRY((\t80s:cpu|u0|PC\(4) & ((\t80s:cpu|DI_Reg\(4)) # (!\t80s:cpu|u0|Add2~7\))) # (!\t80s:cpu|u0|PC\(4) & (\t80s:cpu|DI_Reg\(4) & !\t80s:cpu|u0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(4),
	datab => \t80s:cpu|DI_Reg\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~7\,
	combout => \t80s:cpu|u0|Add2~8_combout\,
	cout => \t80s:cpu|u0|Add2~9\);

-- Location: LCCOMB_X47_Y24_N30
\t80s:cpu|u0|Add4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~17_combout\ = (\t80s:cpu|u0|Add2~8_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add2~8_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~17_combout\);

-- Location: LCCOMB_X46_Y25_N4
\t80s:cpu|u0|Add4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~10_combout\ = (\t80s:cpu|u0|PC\(3) & ((GND) # (!\t80s:cpu|u0|Add4~6\))) # (!\t80s:cpu|u0|PC\(3) & (\t80s:cpu|u0|Add4~6\ $ (GND)))
-- \t80s:cpu|u0|Add4~11\ = CARRY((\t80s:cpu|u0|PC\(3)) # (!\t80s:cpu|u0|Add4~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~6\,
	combout => \t80s:cpu|u0|Add4~10_combout\,
	cout => \t80s:cpu|u0|Add4~11\);

-- Location: LCCOMB_X46_Y25_N6
\t80s:cpu|u0|Add4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~15_combout\ = (\t80s:cpu|u0|PC\(4) & (\t80s:cpu|u0|Add4~11\ & VCC)) # (!\t80s:cpu|u0|PC\(4) & (!\t80s:cpu|u0|Add4~11\))
-- \t80s:cpu|u0|Add4~16\ = CARRY((!\t80s:cpu|u0|PC\(4) & !\t80s:cpu|u0|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~11\,
	combout => \t80s:cpu|u0|Add4~15_combout\,
	cout => \t80s:cpu|u0|Add4~16\);

-- Location: LCCOMB_X46_Y24_N6
\t80s:cpu|u0|Add3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~6_combout\ = (\t80s:cpu|u0|PC\(3) & (!\t80s:cpu|u0|Add3~5\)) # (!\t80s:cpu|u0|PC\(3) & ((\t80s:cpu|u0|Add3~5\) # (GND)))
-- \t80s:cpu|u0|Add3~7\ = CARRY((!\t80s:cpu|u0|Add3~5\) # (!\t80s:cpu|u0|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(3),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~5\,
	combout => \t80s:cpu|u0|Add3~6_combout\,
	cout => \t80s:cpu|u0|Add3~7\);

-- Location: LCCOMB_X46_Y24_N8
\t80s:cpu|u0|Add3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~8_combout\ = (\t80s:cpu|u0|PC\(4) & (\t80s:cpu|u0|Add3~7\ $ (GND))) # (!\t80s:cpu|u0|PC\(4) & (!\t80s:cpu|u0|Add3~7\ & VCC))
-- \t80s:cpu|u0|Add3~9\ = CARRY((\t80s:cpu|u0|PC\(4) & !\t80s:cpu|u0|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(4),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~7\,
	combout => \t80s:cpu|u0|Add3~8_combout\,
	cout => \t80s:cpu|u0|Add3~9\);

-- Location: LCCOMB_X44_Y24_N6
\t80s:cpu|u0|PC~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~20_combout\ = (\t80s:cpu|u0|TmpAddr\(4) & ((\t80s:cpu|u0|mcode|Mux287~1_combout\) # ((\t80s:cpu|u0|Add1~2_combout\ & !\t80s:cpu|u0|mcode|Mux294~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~2_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(4),
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~20_combout\);

-- Location: LCCOMB_X44_Y24_N30
\t80s:cpu|u0|PC~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~46_combout\ = (\t80s:cpu|u0|PC~20_combout\) # ((\t80s:cpu|u0|Regs|Mux43~4_combout\ & (\t80s:cpu|u0|mcode|Mux294~0_combout\ & !\t80s:cpu|u0|mcode|Mux287~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux43~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|PC~20_combout\,
	combout => \t80s:cpu|u0|PC~46_combout\);

-- Location: LCCOMB_X47_Y24_N20
\t80s:cpu|u0|PC~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~47_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~46_combout\) # ((\t80s:cpu|u0|PC\(4) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~46_combout\,
	datab => \t80s:cpu|u0|PC\(4),
	datac => \t80s:cpu|u0|PC~44_combout\,
	datad => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|PC~47_combout\);

-- Location: LCCOMB_X47_Y24_N26
\t80s:cpu|u0|Add4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~18_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~8_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|Add3~8_combout\,
	datac => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datad => \t80s:cpu|u0|PC~47_combout\,
	combout => \t80s:cpu|u0|Add4~18_combout\);

-- Location: LCCOMB_X47_Y24_N10
\t80s:cpu|u0|Add4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~19_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~15_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~17_combout\) # ((\t80s:cpu|u0|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~17_combout\,
	datab => \t80s:cpu|u0|Add4~15_combout\,
	datac => \t80s:cpu|u0|Add4~18_combout\,
	datad => \t80s:cpu|u0|BTR_r~q\,
	combout => \t80s:cpu|u0|Add4~19_combout\);

-- Location: LCCOMB_X47_Y24_N14
\t80s:cpu|u0|PC[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[4]~3_combout\ = (\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|Add4~19_combout\)) # (!\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|PC~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~19_combout\,
	datab => \t80s:cpu|u0|PC~47_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[4]~3_combout\);

-- Location: FF_X47_Y24_N15
\t80s:cpu|u0|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[4]~3_combout\,
	asdata => \t80s:cpu|u0|Add3~8_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(4));

-- Location: LCCOMB_X46_Y25_N8
\t80s:cpu|u0|Add4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~20_combout\ = (\t80s:cpu|u0|PC\(5) & ((GND) # (!\t80s:cpu|u0|Add4~16\))) # (!\t80s:cpu|u0|PC\(5) & (\t80s:cpu|u0|Add4~16\ $ (GND)))
-- \t80s:cpu|u0|Add4~21\ = CARRY((\t80s:cpu|u0|PC\(5)) # (!\t80s:cpu|u0|Add4~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~16\,
	combout => \t80s:cpu|u0|Add4~20_combout\,
	cout => \t80s:cpu|u0|Add4~21\);

-- Location: LCCOMB_X46_Y25_N10
\t80s:cpu|u0|Add4~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~25_combout\ = (\t80s:cpu|u0|PC\(6) & (\t80s:cpu|u0|Add4~21\ & VCC)) # (!\t80s:cpu|u0|PC\(6) & (!\t80s:cpu|u0|Add4~21\))
-- \t80s:cpu|u0|Add4~26\ = CARRY((!\t80s:cpu|u0|PC\(6) & !\t80s:cpu|u0|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~21\,
	combout => \t80s:cpu|u0|Add4~25_combout\,
	cout => \t80s:cpu|u0|Add4~26\);

-- Location: LCCOMB_X46_Y25_N12
\t80s:cpu|u0|Add4~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~30_combout\ = (\t80s:cpu|u0|PC\(7) & ((GND) # (!\t80s:cpu|u0|Add4~26\))) # (!\t80s:cpu|u0|PC\(7) & (\t80s:cpu|u0|Add4~26\ $ (GND)))
-- \t80s:cpu|u0|Add4~31\ = CARRY((\t80s:cpu|u0|PC\(7)) # (!\t80s:cpu|u0|Add4~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~26\,
	combout => \t80s:cpu|u0|Add4~30_combout\,
	cout => \t80s:cpu|u0|Add4~31\);

-- Location: LCCOMB_X46_Y24_N10
\t80s:cpu|u0|Add3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~10_combout\ = (\t80s:cpu|u0|PC\(5) & (!\t80s:cpu|u0|Add3~9\)) # (!\t80s:cpu|u0|PC\(5) & ((\t80s:cpu|u0|Add3~9\) # (GND)))
-- \t80s:cpu|u0|Add3~11\ = CARRY((!\t80s:cpu|u0|Add3~9\) # (!\t80s:cpu|u0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~9\,
	combout => \t80s:cpu|u0|Add3~10_combout\,
	cout => \t80s:cpu|u0|Add3~11\);

-- Location: LCCOMB_X46_Y24_N12
\t80s:cpu|u0|Add3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~12_combout\ = (\t80s:cpu|u0|PC\(6) & (\t80s:cpu|u0|Add3~11\ $ (GND))) # (!\t80s:cpu|u0|PC\(6) & (!\t80s:cpu|u0|Add3~11\ & VCC))
-- \t80s:cpu|u0|Add3~13\ = CARRY((\t80s:cpu|u0|PC\(6) & !\t80s:cpu|u0|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~11\,
	combout => \t80s:cpu|u0|Add3~12_combout\,
	cout => \t80s:cpu|u0|Add3~13\);

-- Location: LCCOMB_X46_Y24_N14
\t80s:cpu|u0|Add3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~14_combout\ = (\t80s:cpu|u0|PC\(7) & (!\t80s:cpu|u0|Add3~13\)) # (!\t80s:cpu|u0|PC\(7) & ((\t80s:cpu|u0|Add3~13\) # (GND)))
-- \t80s:cpu|u0|Add3~15\ = CARRY((!\t80s:cpu|u0|Add3~13\) # (!\t80s:cpu|u0|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~13\,
	combout => \t80s:cpu|u0|Add3~14_combout\,
	cout => \t80s:cpu|u0|Add3~15\);

-- Location: LCCOMB_X49_Y25_N26
\t80s:cpu|u0|Add4~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~33_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~14_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|Add3~14_combout\,
	datac => \t80s:cpu|u0|PC~55_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~33_combout\);

-- Location: LCCOMB_X44_Y25_N10
\t80s:cpu|u0|Add2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~10_combout\ = (\t80s:cpu|u0|PC\(5) & ((\t80s:cpu|DI_Reg\(5) & (\t80s:cpu|u0|Add2~9\ & VCC)) # (!\t80s:cpu|DI_Reg\(5) & (!\t80s:cpu|u0|Add2~9\)))) # (!\t80s:cpu|u0|PC\(5) & ((\t80s:cpu|DI_Reg\(5) & (!\t80s:cpu|u0|Add2~9\)) # 
-- (!\t80s:cpu|DI_Reg\(5) & ((\t80s:cpu|u0|Add2~9\) # (GND)))))
-- \t80s:cpu|u0|Add2~11\ = CARRY((\t80s:cpu|u0|PC\(5) & (!\t80s:cpu|DI_Reg\(5) & !\t80s:cpu|u0|Add2~9\)) # (!\t80s:cpu|u0|PC\(5) & ((!\t80s:cpu|u0|Add2~9\) # (!\t80s:cpu|DI_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datab => \t80s:cpu|DI_Reg\(5),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~9\,
	combout => \t80s:cpu|u0|Add2~10_combout\,
	cout => \t80s:cpu|u0|Add2~11\);

-- Location: LCCOMB_X44_Y25_N12
\t80s:cpu|u0|Add2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~12_combout\ = ((\t80s:cpu|DI_Reg\(6) $ (\t80s:cpu|u0|PC\(6) $ (!\t80s:cpu|u0|Add2~11\)))) # (GND)
-- \t80s:cpu|u0|Add2~13\ = CARRY((\t80s:cpu|DI_Reg\(6) & ((\t80s:cpu|u0|PC\(6)) # (!\t80s:cpu|u0|Add2~11\))) # (!\t80s:cpu|DI_Reg\(6) & (\t80s:cpu|u0|PC\(6) & !\t80s:cpu|u0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(6),
	datab => \t80s:cpu|u0|PC\(6),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~11\,
	combout => \t80s:cpu|u0|Add2~12_combout\,
	cout => \t80s:cpu|u0|Add2~13\);

-- Location: LCCOMB_X44_Y25_N14
\t80s:cpu|u0|Add2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~14_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(7) & (\t80s:cpu|u0|Add2~13\ & VCC)) # (!\t80s:cpu|u0|PC\(7) & (!\t80s:cpu|u0|Add2~13\)))) # (!\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(7) & (!\t80s:cpu|u0|Add2~13\)) # 
-- (!\t80s:cpu|u0|PC\(7) & ((\t80s:cpu|u0|Add2~13\) # (GND)))))
-- \t80s:cpu|u0|Add2~15\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|PC\(7) & !\t80s:cpu|u0|Add2~13\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add2~13\) # (!\t80s:cpu|u0|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~13\,
	combout => \t80s:cpu|u0|Add2~14_combout\,
	cout => \t80s:cpu|u0|Add2~15\);

-- Location: LCCOMB_X45_Y25_N6
\t80s:cpu|u0|Add4~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~32_combout\ = (\t80s:cpu|u0|mcode|Mux293~0_combout\ & \t80s:cpu|u0|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datad => \t80s:cpu|u0|Add2~14_combout\,
	combout => \t80s:cpu|u0|Add4~32_combout\);

-- Location: LCCOMB_X49_Y25_N4
\t80s:cpu|u0|Add4~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~34_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (\t80s:cpu|u0|Add4~30_combout\)) # (!\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~33_combout\) # (\t80s:cpu|u0|Add4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~30_combout\,
	datac => \t80s:cpu|u0|Add4~33_combout\,
	datad => \t80s:cpu|u0|Add4~32_combout\,
	combout => \t80s:cpu|u0|Add4~34_combout\);

-- Location: LCCOMB_X49_Y25_N6
\t80s:cpu|u0|PC[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[7]~6_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~34_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~55_combout\,
	datab => \t80s:cpu|u0|Add4~34_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[7]~6_combout\);

-- Location: FF_X49_Y25_N7
\t80s:cpu|u0|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[7]~6_combout\,
	asdata => \t80s:cpu|u0|Add3~14_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(7));

-- Location: LCCOMB_X46_Y24_N16
\t80s:cpu|u0|Add3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~16_combout\ = (\t80s:cpu|u0|PC\(8) & (\t80s:cpu|u0|Add3~15\ $ (GND))) # (!\t80s:cpu|u0|PC\(8) & (!\t80s:cpu|u0|Add3~15\ & VCC))
-- \t80s:cpu|u0|Add3~17\ = CARRY((\t80s:cpu|u0|PC\(8) & !\t80s:cpu|u0|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(8),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~15\,
	combout => \t80s:cpu|u0|Add3~16_combout\,
	cout => \t80s:cpu|u0|Add3~17\);

-- Location: LCCOMB_X46_Y22_N28
\t80s:cpu|u0|PC~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~56_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|TmpAddr\(8))) # (!\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|Add1~196_combout\ & \t80s:cpu|u0|I\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(8),
	datab => \t80s:cpu|u0|Add1~196_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|I\(0),
	combout => \t80s:cpu|u0|PC~56_combout\);

-- Location: LCCOMB_X46_Y22_N8
\t80s:cpu|u0|PC~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~57_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux39~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|PC~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux39~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|PC~56_combout\,
	combout => \t80s:cpu|u0|PC~57_combout\);

-- Location: LCCOMB_X45_Y24_N8
\t80s:cpu|u0|PC~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~58_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|DI_Reg\(0)))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|u0|PC~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datab => \t80s:cpu|u0|PC~57_combout\,
	datac => \t80s:cpu|DI_Reg\(0),
	combout => \t80s:cpu|u0|PC~58_combout\);

-- Location: LCCOMB_X45_Y24_N24
\t80s:cpu|u0|PC~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~59_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~58_combout\) # ((\t80s:cpu|u0|PC~44_combout\ & \t80s:cpu|u0|PC\(8))))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~44_combout\,
	datab => \t80s:cpu|u0|PC~58_combout\,
	datac => \t80s:cpu|u0|PC\(8),
	datad => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|PC~59_combout\);

-- Location: LCCOMB_X45_Y24_N28
\t80s:cpu|u0|Add4~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~38_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~16_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datac => \t80s:cpu|u0|Add3~16_combout\,
	datad => \t80s:cpu|u0|PC~59_combout\,
	combout => \t80s:cpu|u0|Add4~38_combout\);

-- Location: LCCOMB_X46_Y25_N14
\t80s:cpu|u0|Add4~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~35_combout\ = (\t80s:cpu|u0|PC\(8) & (\t80s:cpu|u0|Add4~31\ & VCC)) # (!\t80s:cpu|u0|PC\(8) & (!\t80s:cpu|u0|Add4~31\))
-- \t80s:cpu|u0|Add4~36\ = CARRY((!\t80s:cpu|u0|PC\(8) & !\t80s:cpu|u0|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(8),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~31\,
	combout => \t80s:cpu|u0|Add4~35_combout\,
	cout => \t80s:cpu|u0|Add4~36\);

-- Location: LCCOMB_X44_Y25_N16
\t80s:cpu|u0|Add2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~16_combout\ = ((\t80s:cpu|u0|PC\(8) $ (\t80s:cpu|DI_Reg\(7) $ (!\t80s:cpu|u0|Add2~15\)))) # (GND)
-- \t80s:cpu|u0|Add2~17\ = CARRY((\t80s:cpu|u0|PC\(8) & ((\t80s:cpu|DI_Reg\(7)) # (!\t80s:cpu|u0|Add2~15\))) # (!\t80s:cpu|u0|PC\(8) & (\t80s:cpu|DI_Reg\(7) & !\t80s:cpu|u0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(8),
	datab => \t80s:cpu|DI_Reg\(7),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~15\,
	combout => \t80s:cpu|u0|Add2~16_combout\,
	cout => \t80s:cpu|u0|Add2~17\);

-- Location: LCCOMB_X45_Y25_N2
\t80s:cpu|u0|Add4~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~37_combout\ = (\t80s:cpu|u0|Add2~16_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add2~16_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~37_combout\);

-- Location: LCCOMB_X45_Y25_N30
\t80s:cpu|u0|Add4~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~39_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~35_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~38_combout\) # ((\t80s:cpu|u0|Add4~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~38_combout\,
	datac => \t80s:cpu|u0|Add4~35_combout\,
	datad => \t80s:cpu|u0|Add4~37_combout\,
	combout => \t80s:cpu|u0|Add4~39_combout\);

-- Location: LCCOMB_X45_Y24_N4
\t80s:cpu|u0|PC[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[8]~7_combout\ = (\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|Add4~39_combout\)) # (!\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|PC~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~39_combout\,
	datab => \t80s:cpu|u0|PC~59_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[8]~7_combout\);

-- Location: FF_X45_Y24_N5
\t80s:cpu|u0|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[8]~7_combout\,
	asdata => \t80s:cpu|u0|Add3~16_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(8));

-- Location: LCCOMB_X46_Y24_N18
\t80s:cpu|u0|Add3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~18_combout\ = (\t80s:cpu|u0|PC\(9) & (!\t80s:cpu|u0|Add3~17\)) # (!\t80s:cpu|u0|PC\(9) & ((\t80s:cpu|u0|Add3~17\) # (GND)))
-- \t80s:cpu|u0|Add3~19\ = CARRY((!\t80s:cpu|u0|Add3~17\) # (!\t80s:cpu|u0|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(9),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~17\,
	combout => \t80s:cpu|u0|Add3~18_combout\,
	cout => \t80s:cpu|u0|Add3~19\);

-- Location: LCCOMB_X46_Y24_N20
\t80s:cpu|u0|Add3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~20_combout\ = (\t80s:cpu|u0|PC\(10) & (\t80s:cpu|u0|Add3~19\ $ (GND))) # (!\t80s:cpu|u0|PC\(10) & (!\t80s:cpu|u0|Add3~19\ & VCC))
-- \t80s:cpu|u0|Add3~21\ = CARRY((\t80s:cpu|u0|PC\(10) & !\t80s:cpu|u0|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(10),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~19\,
	combout => \t80s:cpu|u0|Add3~20_combout\,
	cout => \t80s:cpu|u0|Add3~21\);

-- Location: LCCOMB_X47_Y25_N26
\t80s:cpu|u0|Add4~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~48_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~20_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datac => \t80s:cpu|u0|Add3~20_combout\,
	datad => \t80s:cpu|u0|PC~67_combout\,
	combout => \t80s:cpu|u0|Add4~48_combout\);

-- Location: LCCOMB_X46_Y25_N16
\t80s:cpu|u0|Add4~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~40_combout\ = (\t80s:cpu|u0|PC\(9) & ((GND) # (!\t80s:cpu|u0|Add4~36\))) # (!\t80s:cpu|u0|PC\(9) & (\t80s:cpu|u0|Add4~36\ $ (GND)))
-- \t80s:cpu|u0|Add4~41\ = CARRY((\t80s:cpu|u0|PC\(9)) # (!\t80s:cpu|u0|Add4~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(9),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~36\,
	combout => \t80s:cpu|u0|Add4~40_combout\,
	cout => \t80s:cpu|u0|Add4~41\);

-- Location: LCCOMB_X46_Y25_N18
\t80s:cpu|u0|Add4~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~45_combout\ = (\t80s:cpu|u0|PC\(10) & (\t80s:cpu|u0|Add4~41\ & VCC)) # (!\t80s:cpu|u0|PC\(10) & (!\t80s:cpu|u0|Add4~41\))
-- \t80s:cpu|u0|Add4~46\ = CARRY((!\t80s:cpu|u0|PC\(10) & !\t80s:cpu|u0|Add4~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(10),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~41\,
	combout => \t80s:cpu|u0|Add4~45_combout\,
	cout => \t80s:cpu|u0|Add4~46\);

-- Location: LCCOMB_X44_Y25_N18
\t80s:cpu|u0|Add2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~18_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(9) & (\t80s:cpu|u0|Add2~17\ & VCC)) # (!\t80s:cpu|u0|PC\(9) & (!\t80s:cpu|u0|Add2~17\)))) # (!\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(9) & (!\t80s:cpu|u0|Add2~17\)) # 
-- (!\t80s:cpu|u0|PC\(9) & ((\t80s:cpu|u0|Add2~17\) # (GND)))))
-- \t80s:cpu|u0|Add2~19\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|PC\(9) & !\t80s:cpu|u0|Add2~17\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add2~17\) # (!\t80s:cpu|u0|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(9),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~17\,
	combout => \t80s:cpu|u0|Add2~18_combout\,
	cout => \t80s:cpu|u0|Add2~19\);

-- Location: LCCOMB_X44_Y25_N20
\t80s:cpu|u0|Add2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~20_combout\ = ((\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|PC\(10) $ (!\t80s:cpu|u0|Add2~19\)))) # (GND)
-- \t80s:cpu|u0|Add2~21\ = CARRY((\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(10)) # (!\t80s:cpu|u0|Add2~19\))) # (!\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|PC\(10) & !\t80s:cpu|u0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(10),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~19\,
	combout => \t80s:cpu|u0|Add2~20_combout\,
	cout => \t80s:cpu|u0|Add2~21\);

-- Location: LCCOMB_X47_Y25_N20
\t80s:cpu|u0|Add4~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~47_combout\ = (\t80s:cpu|u0|mcode|Mux293~0_combout\ & \t80s:cpu|u0|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datad => \t80s:cpu|u0|Add2~20_combout\,
	combout => \t80s:cpu|u0|Add4~47_combout\);

-- Location: LCCOMB_X47_Y25_N6
\t80s:cpu|u0|Add4~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~49_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~45_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~48_combout\) # ((\t80s:cpu|u0|Add4~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~48_combout\,
	datab => \t80s:cpu|u0|Add4~45_combout\,
	datac => \t80s:cpu|u0|BTR_r~q\,
	datad => \t80s:cpu|u0|Add4~47_combout\,
	combout => \t80s:cpu|u0|Add4~49_combout\);

-- Location: LCCOMB_X47_Y25_N28
\t80s:cpu|u0|PC[10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[10]~9_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~49_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~67_combout\,
	datad => \t80s:cpu|u0|Add4~49_combout\,
	combout => \t80s:cpu|u0|PC[10]~9_combout\);

-- Location: FF_X47_Y25_N29
\t80s:cpu|u0|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[10]~9_combout\,
	asdata => \t80s:cpu|u0|Add3~20_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(10));

-- Location: LCCOMB_X46_Y25_N20
\t80s:cpu|u0|Add4~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~50_combout\ = (\t80s:cpu|u0|PC\(11) & ((GND) # (!\t80s:cpu|u0|Add4~46\))) # (!\t80s:cpu|u0|PC\(11) & (\t80s:cpu|u0|Add4~46\ $ (GND)))
-- \t80s:cpu|u0|Add4~51\ = CARRY((\t80s:cpu|u0|PC\(11)) # (!\t80s:cpu|u0|Add4~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(11),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~46\,
	combout => \t80s:cpu|u0|Add4~50_combout\,
	cout => \t80s:cpu|u0|Add4~51\);

-- Location: LCCOMB_X46_Y24_N22
\t80s:cpu|u0|Add3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~22_combout\ = (\t80s:cpu|u0|PC\(11) & (!\t80s:cpu|u0|Add3~21\)) # (!\t80s:cpu|u0|PC\(11) & ((\t80s:cpu|u0|Add3~21\) # (GND)))
-- \t80s:cpu|u0|Add3~23\ = CARRY((!\t80s:cpu|u0|Add3~21\) # (!\t80s:cpu|u0|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(11),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~21\,
	combout => \t80s:cpu|u0|Add3~22_combout\,
	cout => \t80s:cpu|u0|Add3~23\);

-- Location: LCCOMB_X43_Y23_N12
\t80s:cpu|u0|PC~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~68_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|TmpAddr\(11))) # (!\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|Add1~196_combout\ & \t80s:cpu|u0|I\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(11),
	datab => \t80s:cpu|u0|Add1~196_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|I\(3),
	combout => \t80s:cpu|u0|PC~68_combout\);

-- Location: LCCOMB_X43_Y23_N24
\t80s:cpu|u0|PC~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~69_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|Regs|Mux36~4_combout\))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|PC~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~68_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux36~4_combout\,
	combout => \t80s:cpu|u0|PC~69_combout\);

-- Location: LCCOMB_X46_Y23_N26
\t80s:cpu|u0|PC~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~70_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(3))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|DI_Reg\(3),
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|PC~69_combout\,
	combout => \t80s:cpu|u0|PC~70_combout\);

-- Location: LCCOMB_X47_Y25_N0
\t80s:cpu|u0|PC~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~71_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~70_combout\) # ((\t80s:cpu|u0|PC\(11) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|PC~70_combout\,
	datac => \t80s:cpu|u0|PC\(11),
	datad => \t80s:cpu|u0|PC~44_combout\,
	combout => \t80s:cpu|u0|PC~71_combout\);

-- Location: LCCOMB_X47_Y25_N14
\t80s:cpu|u0|Add4~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~53_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~22_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datac => \t80s:cpu|u0|Add3~22_combout\,
	datad => \t80s:cpu|u0|PC~71_combout\,
	combout => \t80s:cpu|u0|Add4~53_combout\);

-- Location: LCCOMB_X44_Y25_N22
\t80s:cpu|u0|Add2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~22_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(11) & (\t80s:cpu|u0|Add2~21\ & VCC)) # (!\t80s:cpu|u0|PC\(11) & (!\t80s:cpu|u0|Add2~21\)))) # (!\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(11) & (!\t80s:cpu|u0|Add2~21\)) # 
-- (!\t80s:cpu|u0|PC\(11) & ((\t80s:cpu|u0|Add2~21\) # (GND)))))
-- \t80s:cpu|u0|Add2~23\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|PC\(11) & !\t80s:cpu|u0|Add2~21\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add2~21\) # (!\t80s:cpu|u0|PC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(11),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~21\,
	combout => \t80s:cpu|u0|Add2~22_combout\,
	cout => \t80s:cpu|u0|Add2~23\);

-- Location: LCCOMB_X47_Y25_N16
\t80s:cpu|u0|Add4~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~52_combout\ = (\t80s:cpu|u0|Add2~22_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add2~22_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~52_combout\);

-- Location: LCCOMB_X47_Y25_N22
\t80s:cpu|u0|Add4~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~54_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (\t80s:cpu|u0|Add4~50_combout\)) # (!\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~53_combout\) # (\t80s:cpu|u0|Add4~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~50_combout\,
	datac => \t80s:cpu|u0|Add4~53_combout\,
	datad => \t80s:cpu|u0|Add4~52_combout\,
	combout => \t80s:cpu|u0|Add4~54_combout\);

-- Location: LCCOMB_X47_Y25_N8
\t80s:cpu|u0|PC[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[11]~10_combout\ = (\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|Add4~54_combout\)) # (!\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|PC~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~54_combout\,
	datab => \t80s:cpu|u0|PC~71_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[11]~10_combout\);

-- Location: FF_X47_Y25_N9
\t80s:cpu|u0|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[11]~10_combout\,
	asdata => \t80s:cpu|u0|Add3~22_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(11));

-- Location: LCCOMB_X46_Y24_N24
\t80s:cpu|u0|Add3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~24_combout\ = (\t80s:cpu|u0|PC\(12) & (\t80s:cpu|u0|Add3~23\ $ (GND))) # (!\t80s:cpu|u0|PC\(12) & (!\t80s:cpu|u0|Add3~23\ & VCC))
-- \t80s:cpu|u0|Add3~25\ = CARRY((\t80s:cpu|u0|PC\(12) & !\t80s:cpu|u0|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(12),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~23\,
	combout => \t80s:cpu|u0|Add3~24_combout\,
	cout => \t80s:cpu|u0|Add3~25\);

-- Location: LCCOMB_X41_Y23_N2
\t80s:cpu|u0|PC~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~72_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|TmpAddr\(12))))) # (!\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|I\(4) & (\t80s:cpu|u0|Add1~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|I\(4),
	datab => \t80s:cpu|u0|process_0~0_combout\,
	datac => \t80s:cpu|u0|Add1~196_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(12),
	combout => \t80s:cpu|u0|PC~72_combout\);

-- Location: LCCOMB_X41_Y23_N28
\t80s:cpu|u0|PC~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~73_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux35~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|PC~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux35~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|PC~72_combout\,
	combout => \t80s:cpu|u0|PC~73_combout\);

-- Location: LCCOMB_X41_Y23_N20
\t80s:cpu|u0|PC~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~74_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(4))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datab => \t80s:cpu|DI_Reg\(4),
	datad => \t80s:cpu|u0|PC~73_combout\,
	combout => \t80s:cpu|u0|PC~74_combout\);

-- Location: LCCOMB_X45_Y24_N20
\t80s:cpu|u0|PC~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~75_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~74_combout\) # ((\t80s:cpu|u0|PC\(12) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(12),
	datab => \t80s:cpu|u0|PC~74_combout\,
	datac => \t80s:cpu|u0|PC~44_combout\,
	datad => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|PC~75_combout\);

-- Location: LCCOMB_X45_Y24_N18
\t80s:cpu|u0|Add4~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~58_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~24_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datac => \t80s:cpu|u0|Add3~24_combout\,
	datad => \t80s:cpu|u0|PC~75_combout\,
	combout => \t80s:cpu|u0|Add4~58_combout\);

-- Location: LCCOMB_X44_Y25_N24
\t80s:cpu|u0|Add2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~24_combout\ = ((\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|PC\(12) $ (!\t80s:cpu|u0|Add2~23\)))) # (GND)
-- \t80s:cpu|u0|Add2~25\ = CARRY((\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(12)) # (!\t80s:cpu|u0|Add2~23\))) # (!\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|PC\(12) & !\t80s:cpu|u0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(12),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~23\,
	combout => \t80s:cpu|u0|Add2~24_combout\,
	cout => \t80s:cpu|u0|Add2~25\);

-- Location: LCCOMB_X45_Y24_N14
\t80s:cpu|u0|Add4~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~57_combout\ = (\t80s:cpu|u0|Add2~24_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add2~24_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~57_combout\);

-- Location: LCCOMB_X46_Y25_N22
\t80s:cpu|u0|Add4~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~55_combout\ = (\t80s:cpu|u0|PC\(12) & (\t80s:cpu|u0|Add4~51\ & VCC)) # (!\t80s:cpu|u0|PC\(12) & (!\t80s:cpu|u0|Add4~51\))
-- \t80s:cpu|u0|Add4~56\ = CARRY((!\t80s:cpu|u0|PC\(12) & !\t80s:cpu|u0|Add4~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(12),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~51\,
	combout => \t80s:cpu|u0|Add4~55_combout\,
	cout => \t80s:cpu|u0|Add4~56\);

-- Location: LCCOMB_X45_Y24_N10
\t80s:cpu|u0|Add4~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~59_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~55_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~58_combout\) # ((\t80s:cpu|u0|Add4~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~58_combout\,
	datab => \t80s:cpu|u0|BTR_r~q\,
	datac => \t80s:cpu|u0|Add4~57_combout\,
	datad => \t80s:cpu|u0|Add4~55_combout\,
	combout => \t80s:cpu|u0|Add4~59_combout\);

-- Location: LCCOMB_X45_Y24_N26
\t80s:cpu|u0|PC[12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[12]~11_combout\ = (\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|Add4~59_combout\)) # (!\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|PC~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~59_combout\,
	datab => \t80s:cpu|u0|PC~75_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[12]~11_combout\);

-- Location: FF_X45_Y24_N27
\t80s:cpu|u0|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[12]~11_combout\,
	asdata => \t80s:cpu|u0|Add3~24_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(12));

-- Location: LCCOMB_X44_Y25_N26
\t80s:cpu|u0|Add2~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~26_combout\ = (\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(13) & (\t80s:cpu|u0|Add2~25\ & VCC)) # (!\t80s:cpu|u0|PC\(13) & (!\t80s:cpu|u0|Add2~25\)))) # (!\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(13) & (!\t80s:cpu|u0|Add2~25\)) # 
-- (!\t80s:cpu|u0|PC\(13) & ((\t80s:cpu|u0|Add2~25\) # (GND)))))
-- \t80s:cpu|u0|Add2~27\ = CARRY((\t80s:cpu|DI_Reg\(7) & (!\t80s:cpu|u0|PC\(13) & !\t80s:cpu|u0|Add2~25\)) # (!\t80s:cpu|DI_Reg\(7) & ((!\t80s:cpu|u0|Add2~25\) # (!\t80s:cpu|u0|PC\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(13),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~25\,
	combout => \t80s:cpu|u0|Add2~26_combout\,
	cout => \t80s:cpu|u0|Add2~27\);

-- Location: LCCOMB_X45_Y24_N6
\t80s:cpu|u0|Add4~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~62_combout\ = (\t80s:cpu|u0|mcode|Mux293~0_combout\ & \t80s:cpu|u0|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datad => \t80s:cpu|u0|Add2~26_combout\,
	combout => \t80s:cpu|u0|Add4~62_combout\);

-- Location: LCCOMB_X46_Y25_N24
\t80s:cpu|u0|Add4~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~60_combout\ = (\t80s:cpu|u0|PC\(13) & ((GND) # (!\t80s:cpu|u0|Add4~56\))) # (!\t80s:cpu|u0|PC\(13) & (\t80s:cpu|u0|Add4~56\ $ (GND)))
-- \t80s:cpu|u0|Add4~61\ = CARRY((\t80s:cpu|u0|PC\(13)) # (!\t80s:cpu|u0|Add4~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(13),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~56\,
	combout => \t80s:cpu|u0|Add4~60_combout\,
	cout => \t80s:cpu|u0|Add4~61\);

-- Location: LCCOMB_X46_Y24_N26
\t80s:cpu|u0|Add3~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~26_combout\ = (\t80s:cpu|u0|PC\(13) & (!\t80s:cpu|u0|Add3~25\)) # (!\t80s:cpu|u0|PC\(13) & ((\t80s:cpu|u0|Add3~25\) # (GND)))
-- \t80s:cpu|u0|Add3~27\ = CARRY((!\t80s:cpu|u0|Add3~25\) # (!\t80s:cpu|u0|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(13),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~25\,
	combout => \t80s:cpu|u0|Add3~26_combout\,
	cout => \t80s:cpu|u0|Add3~27\);

-- Location: LCCOMB_X45_Y22_N4
\t80s:cpu|u0|PC~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~76_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|TmpAddr\(13))) # (!\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|Add1~196_combout\ & \t80s:cpu|u0|I\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(13),
	datac => \t80s:cpu|u0|Add1~196_combout\,
	datad => \t80s:cpu|u0|I\(5),
	combout => \t80s:cpu|u0|PC~76_combout\);

-- Location: LCCOMB_X45_Y22_N8
\t80s:cpu|u0|PC~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~77_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|Regs|Mux34~4_combout\))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|PC~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|PC~76_combout\,
	datad => \t80s:cpu|u0|Regs|Mux34~4_combout\,
	combout => \t80s:cpu|u0|PC~77_combout\);

-- Location: LCCOMB_X45_Y22_N6
\t80s:cpu|u0|PC~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~78_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(5))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|DI_Reg\(5),
	datac => \t80s:cpu|u0|PC~77_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	combout => \t80s:cpu|u0|PC~78_combout\);

-- Location: LCCOMB_X45_Y24_N2
\t80s:cpu|u0|PC~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~79_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~78_combout\) # ((\t80s:cpu|u0|PC\(13) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~78_combout\,
	datab => \t80s:cpu|u0|PC\(13),
	datac => \t80s:cpu|u0|PC~44_combout\,
	datad => \t80s:cpu|u0|Equal0~2_combout\,
	combout => \t80s:cpu|u0|PC~79_combout\);

-- Location: LCCOMB_X45_Y24_N16
\t80s:cpu|u0|Add4~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~63_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~26_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datac => \t80s:cpu|u0|Add3~26_combout\,
	datad => \t80s:cpu|u0|PC~79_combout\,
	combout => \t80s:cpu|u0|Add4~63_combout\);

-- Location: LCCOMB_X45_Y24_N22
\t80s:cpu|u0|Add4~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~64_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~60_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~62_combout\) # ((\t80s:cpu|u0|Add4~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~62_combout\,
	datab => \t80s:cpu|u0|BTR_r~q\,
	datac => \t80s:cpu|u0|Add4~60_combout\,
	datad => \t80s:cpu|u0|Add4~63_combout\,
	combout => \t80s:cpu|u0|Add4~64_combout\);

-- Location: LCCOMB_X45_Y24_N0
\t80s:cpu|u0|PC[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[13]~12_combout\ = (\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|Add4~64_combout\)) # (!\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|PC~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~64_combout\,
	datab => \t80s:cpu|u0|PC~79_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[13]~12_combout\);

-- Location: FF_X45_Y24_N1
\t80s:cpu|u0|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[13]~12_combout\,
	asdata => \t80s:cpu|u0|Add3~26_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(13));

-- Location: LCCOMB_X44_Y25_N28
\t80s:cpu|u0|Add2~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~28_combout\ = ((\t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|PC\(14) $ (!\t80s:cpu|u0|Add2~27\)))) # (GND)
-- \t80s:cpu|u0|Add2~29\ = CARRY((\t80s:cpu|DI_Reg\(7) & ((\t80s:cpu|u0|PC\(14)) # (!\t80s:cpu|u0|Add2~27\))) # (!\t80s:cpu|DI_Reg\(7) & (\t80s:cpu|u0|PC\(14) & !\t80s:cpu|u0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|PC\(14),
	datad => VCC,
	cin => \t80s:cpu|u0|Add2~27\,
	combout => \t80s:cpu|u0|Add2~28_combout\,
	cout => \t80s:cpu|u0|Add2~29\);

-- Location: LCCOMB_X45_Y25_N24
\t80s:cpu|u0|Add4~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~67_combout\ = (\t80s:cpu|u0|Add2~28_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add2~28_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~67_combout\);

-- Location: LCCOMB_X46_Y25_N26
\t80s:cpu|u0|Add4~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~65_combout\ = (\t80s:cpu|u0|PC\(14) & (\t80s:cpu|u0|Add4~61\ & VCC)) # (!\t80s:cpu|u0|PC\(14) & (!\t80s:cpu|u0|Add4~61\))
-- \t80s:cpu|u0|Add4~66\ = CARRY((!\t80s:cpu|u0|PC\(14) & !\t80s:cpu|u0|Add4~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(14),
	datad => VCC,
	cin => \t80s:cpu|u0|Add4~61\,
	combout => \t80s:cpu|u0|Add4~65_combout\,
	cout => \t80s:cpu|u0|Add4~66\);

-- Location: LCCOMB_X46_Y24_N28
\t80s:cpu|u0|Add3~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~28_combout\ = (\t80s:cpu|u0|PC\(14) & (\t80s:cpu|u0|Add3~27\ $ (GND))) # (!\t80s:cpu|u0|PC\(14) & (!\t80s:cpu|u0|Add3~27\ & VCC))
-- \t80s:cpu|u0|Add3~29\ = CARRY((\t80s:cpu|u0|PC\(14) & !\t80s:cpu|u0|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|PC\(14),
	datad => VCC,
	cin => \t80s:cpu|u0|Add3~27\,
	combout => \t80s:cpu|u0|Add3~28_combout\,
	cout => \t80s:cpu|u0|Add3~29\);

-- Location: LCCOMB_X45_Y25_N0
\t80s:cpu|u0|Add4~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~68_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~28_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datac => \t80s:cpu|u0|Add3~28_combout\,
	datad => \t80s:cpu|u0|PC~83_combout\,
	combout => \t80s:cpu|u0|Add4~68_combout\);

-- Location: LCCOMB_X45_Y25_N18
\t80s:cpu|u0|Add4~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~69_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~65_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~67_combout\) # ((\t80s:cpu|u0|Add4~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~67_combout\,
	datac => \t80s:cpu|u0|Add4~65_combout\,
	datad => \t80s:cpu|u0|Add4~68_combout\,
	combout => \t80s:cpu|u0|Add4~69_combout\);

-- Location: LCCOMB_X45_Y25_N8
\t80s:cpu|u0|PC[14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[14]~13_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~69_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~83_combout\,
	datab => \t80s:cpu|u0|Add4~69_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[14]~13_combout\);

-- Location: FF_X45_Y25_N9
\t80s:cpu|u0|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[14]~13_combout\,
	asdata => \t80s:cpu|u0|Add3~28_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(14));

-- Location: LCCOMB_X46_Y24_N30
\t80s:cpu|u0|Add3~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add3~30_combout\ = \t80s:cpu|u0|PC\(15) $ (\t80s:cpu|u0|Add3~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(15),
	cin => \t80s:cpu|u0|Add3~29\,
	combout => \t80s:cpu|u0|Add3~30_combout\);

-- Location: LCCOMB_X45_Y25_N16
\t80s:cpu|u0|Add4~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~73_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|Add3~30_combout\))) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|PC~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~87_combout\,
	datab => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datac => \t80s:cpu|u0|Add3~30_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~73_combout\);

-- Location: LCCOMB_X44_Y25_N30
\t80s:cpu|u0|Add2~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add2~30_combout\ = \t80s:cpu|DI_Reg\(7) $ (\t80s:cpu|u0|Add2~29\ $ (\t80s:cpu|u0|PC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|DI_Reg\(7),
	datad => \t80s:cpu|u0|PC\(15),
	cin => \t80s:cpu|u0|Add2~29\,
	combout => \t80s:cpu|u0|Add2~30_combout\);

-- Location: LCCOMB_X45_Y25_N22
\t80s:cpu|u0|Add4~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~72_combout\ = (\t80s:cpu|u0|mcode|Mux293~0_combout\ & \t80s:cpu|u0|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datad => \t80s:cpu|u0|Add2~30_combout\,
	combout => \t80s:cpu|u0|Add4~72_combout\);

-- Location: LCCOMB_X46_Y25_N28
\t80s:cpu|u0|Add4~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~70_combout\ = \t80s:cpu|u0|Add4~66\ $ (\t80s:cpu|u0|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|PC\(15),
	cin => \t80s:cpu|u0|Add4~66\,
	combout => \t80s:cpu|u0|Add4~70_combout\);

-- Location: LCCOMB_X45_Y25_N28
\t80s:cpu|u0|Add4~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~74_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~70_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~73_combout\) # ((\t80s:cpu|u0|Add4~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~73_combout\,
	datac => \t80s:cpu|u0|Add4~72_combout\,
	datad => \t80s:cpu|u0|Add4~70_combout\,
	combout => \t80s:cpu|u0|Add4~74_combout\);

-- Location: LCCOMB_X45_Y25_N12
\t80s:cpu|u0|PC[15]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[15]~14_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~74_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~87_combout\,
	datab => \t80s:cpu|u0|Add4~74_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|PC[15]~14_combout\);

-- Location: FF_X45_Y25_N13
\t80s:cpu|u0|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[15]~14_combout\,
	asdata => \t80s:cpu|u0|Add3~30_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(15));

-- Location: LCCOMB_X41_Y22_N4
\t80s:cpu|u0|Add1~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~190_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|PC\(15))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|TmpAddr\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(15),
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(15),
	combout => \t80s:cpu|u0|Add1~190_combout\);

-- Location: LCCOMB_X41_Y22_N20
\t80s:cpu|u0|Add1~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~191_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~188_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~189_combout\) # ((\t80s:cpu|u0|Add1~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~189_combout\,
	datab => \t80s:cpu|u0|Add1~188_combout\,
	datac => \t80s:cpu|u0|Add1~190_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~191_combout\);

-- Location: LCCOMB_X41_Y26_N16
\t80s:cpu|u0|Add1~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~183_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (((!\t80s:cpu|u0|ACC\(7))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((!\t80s:cpu|u0|SP\(15)))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|ACC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|ACC\(7),
	datad => \t80s:cpu|u0|SP\(15),
	combout => \t80s:cpu|u0|Add1~183_combout\);

-- Location: LCCOMB_X41_Y22_N16
\t80s:cpu|u0|Add1~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~184_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~183_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Regs|Mux32~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add1~183_combout\,
	datac => \t80s:cpu|u0|Regs|Mux32~4_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~184_combout\);

-- Location: LCCOMB_X41_Y22_N30
\t80s:cpu|u0|Add1~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~185_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (((\t80s:cpu|u0|Add1~184_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (\t80s:cpu|u0|PC\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datac => \t80s:cpu|u0|PC\(15),
	datad => \t80s:cpu|u0|Add1~184_combout\,
	combout => \t80s:cpu|u0|Add1~185_combout\);

-- Location: LCCOMB_X41_Y22_N26
\t80s:cpu|u0|Add1~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~192_combout\ = (\t80s:cpu|u0|Add1~185_combout\) # ((!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~191_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datab => \t80s:cpu|u0|Add1~191_combout\,
	datac => \t80s:cpu|u0|Add1~185_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	combout => \t80s:cpu|u0|Add1~192_combout\);

-- Location: LCCOMB_X41_Y22_N10
\t80s:cpu|u0|Add1~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~193_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|I\(7))) # (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|Add1~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~92_combout\,
	datab => \t80s:cpu|u0|I\(7),
	datac => \t80s:cpu|u0|Add1~192_combout\,
	datad => \t80s:cpu|u0|process_0~1_combout\,
	combout => \t80s:cpu|u0|Add1~193_combout\);

-- Location: LCCOMB_X41_Y22_N28
\t80s:cpu|u0|Add1~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~195_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(7))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|Add1~194_combout\) # (\t80s:cpu|u0|Add1~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(7),
	datab => \t80s:cpu|u0|Add1~194_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|Add1~193_combout\,
	combout => \t80s:cpu|u0|Add1~195_combout\);

-- Location: LCCOMB_X51_Y22_N14
\t80s:cpu|u0|A[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[15]~feeder_combout\ = \t80s:cpu|u0|Add1~195_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add1~195_combout\,
	combout => \t80s:cpu|u0|A[15]~feeder_combout\);

-- Location: LCCOMB_X49_Y24_N20
\t80s:cpu|u0|A[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[15]~0_combout\ = (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|process_0~0_combout\))) # (!\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|u0|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|BusAck~q\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|A[15]~0_combout\);

-- Location: FF_X51_Y22_N15
\t80s:cpu|u0|A[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[15]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(7),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(15));

-- Location: LCCOMB_X44_Y24_N12
\t80s:cpu|u0|NextIs_XY_Fetch~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ = (\t80s:cpu|u0|NextIs_XY_Fetch~0_combout\) # ((!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|NextIs_XY_Fetch~0_combout\,
	combout => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\);

-- Location: LCCOMB_X44_Y22_N26
\t80s:cpu|u0|Add1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~76_combout\ = (\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|PC\(6)))) # (!\t80s:cpu|u0|process_1~4_combout\ & (\t80s:cpu|u0|TmpAddr\(6))))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & 
-- (\t80s:cpu|u0|TmpAddr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(6),
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|process_1~4_combout\,
	datad => \t80s:cpu|u0|PC\(6),
	combout => \t80s:cpu|u0|Add1~76_combout\);

-- Location: LCCOMB_X44_Y22_N0
\t80s:cpu|u0|Add1~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~77_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Regs|Mux41~4_combout\))) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Add1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~76_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux41~4_combout\,
	combout => \t80s:cpu|u0|Add1~77_combout\);

-- Location: LCCOMB_X44_Y22_N16
\t80s:cpu|u0|Add1~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~75_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|Add1~73_combout\))) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|TmpAddr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(6),
	datab => \t80s:cpu|u0|Add1~73_combout\,
	datac => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~75_combout\);

-- Location: LCCOMB_X44_Y22_N14
\t80s:cpu|u0|Add1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~78_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (\t80s:cpu|u0|PC\(6))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|Add1~77_combout\) # (\t80s:cpu|u0|Add1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(6),
	datab => \t80s:cpu|u0|Add1~77_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~75_combout\,
	combout => \t80s:cpu|u0|Add1~78_combout\);

-- Location: LCCOMB_X45_Y26_N16
\t80s:cpu|u0|Add1~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~71_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|DI_Reg\(6)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(6))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((\t80s:cpu|DI_Reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datab => \t80s:cpu|u0|SP\(6),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|DI_Reg\(6),
	combout => \t80s:cpu|u0|Add1~71_combout\);

-- Location: LCCOMB_X45_Y22_N18
\t80s:cpu|u0|Add1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~72_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~71_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux41~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux41~4_combout\,
	datad => \t80s:cpu|u0|Add1~71_combout\,
	combout => \t80s:cpu|u0|Add1~72_combout\);

-- Location: LCCOMB_X45_Y22_N16
\t80s:cpu|u0|Add1~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~79_combout\ = (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~72_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~78_combout\,
	datab => \t80s:cpu|u0|process_0~1_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|Add1~72_combout\,
	combout => \t80s:cpu|u0|Add1~79_combout\);

-- Location: LCCOMB_X47_Y27_N4
\t80s:cpu|u0|mcode|I_RETN~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|I_RETN~0_combout\ = (!\t80s:cpu|u0|IR\(1) & (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|Equal0~0_combout\ & \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	combout => \t80s:cpu|u0|mcode|I_RETN~0_combout\);

-- Location: LCCOMB_X49_Y22_N4
\t80s:cpu|u0|PC~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~18_combout\ = (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (!\t80s:cpu|u0|process_0~0_combout\ & (!\t80s:cpu|u0|mcode|I_RETN~0_combout\ & !\t80s:cpu|u0|mcode|Mux287~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datab => \t80s:cpu|u0|process_0~0_combout\,
	datac => \t80s:cpu|u0|mcode|I_RETN~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~0_combout\,
	combout => \t80s:cpu|u0|PC~18_combout\);

-- Location: LCCOMB_X49_Y22_N8
\t80s:cpu|u0|PC~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~16_combout\ = (\t80s:cpu|u0|mcode|I_RETN~0_combout\) # ((\t80s:cpu|u0|mcode|Mux287~0_combout\) # (\t80s:cpu|u0|PC~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RETN~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux287~0_combout\,
	datac => \t80s:cpu|u0|PC~15_combout\,
	combout => \t80s:cpu|u0|PC~16_combout\);

-- Location: LCCOMB_X49_Y22_N14
\t80s:cpu|u0|PC~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~17_combout\ = (!\t80s:cpu|u0|mcode|I_RETN~0_combout\ & (\t80s:cpu|u0|mcode|Mux294~0_combout\ & !\t80s:cpu|u0|mcode|Mux287~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RETN~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~0_combout\,
	combout => \t80s:cpu|u0|PC~17_combout\);

-- Location: LCCOMB_X49_Y22_N26
\t80s:cpu|u0|Add1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~70_combout\ = (\t80s:cpu|u0|Regs|Mux41~4_combout\ & ((\t80s:cpu|u0|PC~17_combout\) # ((\t80s:cpu|u0|PC~16_combout\ & \t80s:cpu|u0|TmpAddr\(6))))) # (!\t80s:cpu|u0|Regs|Mux41~4_combout\ & (\t80s:cpu|u0|PC~16_combout\ & 
-- ((\t80s:cpu|u0|TmpAddr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux41~4_combout\,
	datab => \t80s:cpu|u0|PC~16_combout\,
	datac => \t80s:cpu|u0|PC~17_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(6),
	combout => \t80s:cpu|u0|Add1~70_combout\);

-- Location: LCCOMB_X49_Y22_N20
\t80s:cpu|u0|Add1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~80_combout\ = (\t80s:cpu|u0|Add1~70_combout\) # ((\t80s:cpu|u0|PC~18_combout\ & ((\t80s:cpu|u0|Add1~79_combout\) # (\t80s:cpu|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~79_combout\,
	datab => \t80s:cpu|u0|PC~18_combout\,
	datac => \t80s:cpu|u0|Add1~70_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|Add1~80_combout\);

-- Location: LCCOMB_X51_Y22_N4
\t80s:cpu|u0|A[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[6]~feeder_combout\ = \t80s:cpu|u0|Add1~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~80_combout\,
	combout => \t80s:cpu|u0|A[6]~feeder_combout\);

-- Location: FF_X51_Y22_N5
\t80s:cpu|u0|A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[6]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(6),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(6));

-- Location: LCCOMB_X42_Y23_N18
\t80s:cpu|u0|Add1~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~81_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (((\t80s:cpu|DI_Reg\(7))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|SP\(7))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|DI_Reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|SP\(7),
	datad => \t80s:cpu|DI_Reg\(7),
	combout => \t80s:cpu|u0|Add1~81_combout\);

-- Location: LCCOMB_X42_Y23_N22
\t80s:cpu|u0|Add1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~82_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~81_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux40~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux40~4_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datad => \t80s:cpu|u0|Add1~81_combout\,
	combout => \t80s:cpu|u0|Add1~82_combout\);

-- Location: LCCOMB_X42_Y23_N10
\t80s:cpu|u0|Add1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~86_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|PC\(7))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(7)))))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (((\t80s:cpu|u0|TmpAddr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_1~4_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|PC\(7),
	datad => \t80s:cpu|u0|TmpAddr\(7),
	combout => \t80s:cpu|u0|Add1~86_combout\);

-- Location: LCCOMB_X41_Y23_N14
\t80s:cpu|u0|Add1~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~87_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux40~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux40~4_combout\,
	datac => \t80s:cpu|u0|Add1~86_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~87_combout\);

-- Location: LCCOMB_X42_Y23_N6
\t80s:cpu|u0|Add1~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~85_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~83_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Add1~83_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(7),
	combout => \t80s:cpu|u0|Add1~85_combout\);

-- Location: LCCOMB_X42_Y23_N2
\t80s:cpu|u0|Add1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~88_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|PC\(7))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & ((\t80s:cpu|u0|Add1~87_combout\) # ((\t80s:cpu|u0|Add1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~87_combout\,
	datab => \t80s:cpu|u0|PC\(7),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~85_combout\,
	combout => \t80s:cpu|u0|Add1~88_combout\);

-- Location: LCCOMB_X42_Y23_N24
\t80s:cpu|u0|Add1~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~89_combout\ = (\t80s:cpu|u0|Add1~4_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~82_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~82_combout\,
	datab => \t80s:cpu|u0|Add1~4_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|Add1~88_combout\,
	combout => \t80s:cpu|u0|Add1~89_combout\);

-- Location: LCCOMB_X42_Y23_N4
\t80s:cpu|u0|Add1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~90_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux40~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux40~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux40~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux40~1_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|Add1~90_combout\);

-- Location: LCCOMB_X42_Y23_N0
\t80s:cpu|u0|Add1~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~91_combout\ = (\t80s:cpu|u0|PC~21_combout\) # ((!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~89_combout\) # (\t80s:cpu|u0|Add1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datab => \t80s:cpu|u0|Add1~89_combout\,
	datac => \t80s:cpu|u0|Add1~90_combout\,
	datad => \t80s:cpu|u0|PC~21_combout\,
	combout => \t80s:cpu|u0|Add1~91_combout\);

-- Location: LCCOMB_X49_Y24_N16
\t80s:cpu|u0|A[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[7]~feeder_combout\ = \t80s:cpu|u0|Add1~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~91_combout\,
	combout => \t80s:cpu|u0|A[7]~feeder_combout\);

-- Location: FF_X49_Y24_N17
\t80s:cpu|u0|A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[7]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(7),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(7));

-- Location: LCCOMB_X49_Y22_N6
\t80s:cpu|u0|Add1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~59_combout\ = (\t80s:cpu|u0|Regs|Mux42~4_combout\ & ((\t80s:cpu|u0|PC~17_combout\) # ((\t80s:cpu|u0|PC~16_combout\ & \t80s:cpu|u0|TmpAddr\(5))))) # (!\t80s:cpu|u0|Regs|Mux42~4_combout\ & (((\t80s:cpu|u0|PC~16_combout\ & 
-- \t80s:cpu|u0|TmpAddr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux42~4_combout\,
	datab => \t80s:cpu|u0|PC~17_combout\,
	datac => \t80s:cpu|u0|PC~16_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(5),
	combout => \t80s:cpu|u0|Add1~59_combout\);

-- Location: LCCOMB_X47_Y23_N6
\t80s:cpu|u0|Add1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~64_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|Add1~62_combout\))) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|TmpAddr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(5),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datad => \t80s:cpu|u0|Add1~62_combout\,
	combout => \t80s:cpu|u0|Add1~64_combout\);

-- Location: LCCOMB_X44_Y26_N20
\t80s:cpu|u0|Add1~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~65_combout\ = (\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|process_1~4_combout\ & (\t80s:cpu|u0|PC\(5))) # (!\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|TmpAddr\(5)))))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & 
-- (((\t80s:cpu|u0|TmpAddr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|TmpAddr\(5),
	datad => \t80s:cpu|u0|process_1~4_combout\,
	combout => \t80s:cpu|u0|Add1~65_combout\);

-- Location: LCCOMB_X44_Y26_N2
\t80s:cpu|u0|Add1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~66_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux42~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux42~4_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|u0|Add1~65_combout\,
	combout => \t80s:cpu|u0|Add1~66_combout\);

-- Location: LCCOMB_X44_Y26_N6
\t80s:cpu|u0|Add1~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~67_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (\t80s:cpu|u0|PC\(5))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|Add1~64_combout\) # (\t80s:cpu|u0|Add1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datab => \t80s:cpu|u0|Add1~64_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~66_combout\,
	combout => \t80s:cpu|u0|Add1~67_combout\);

-- Location: LCCOMB_X42_Y24_N24
\t80s:cpu|u0|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~60_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|DI_Reg\(5)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(5))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((\t80s:cpu|DI_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(5),
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|DI_Reg\(5),
	combout => \t80s:cpu|u0|Add1~60_combout\);

-- Location: LCCOMB_X49_Y24_N22
\t80s:cpu|u0|Add1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~61_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~60_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux42~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux42~4_combout\,
	datad => \t80s:cpu|u0|Add1~60_combout\,
	combout => \t80s:cpu|u0|Add1~61_combout\);

-- Location: LCCOMB_X49_Y24_N8
\t80s:cpu|u0|Add1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~68_combout\ = (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~61_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~67_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|process_0~1_combout\,
	datad => \t80s:cpu|u0|Add1~61_combout\,
	combout => \t80s:cpu|u0|Add1~68_combout\);

-- Location: LCCOMB_X49_Y22_N24
\t80s:cpu|u0|Add1~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~69_combout\ = (\t80s:cpu|u0|Add1~59_combout\) # ((\t80s:cpu|u0|PC~18_combout\ & ((\t80s:cpu|u0|Add1~68_combout\) # (\t80s:cpu|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~59_combout\,
	datab => \t80s:cpu|u0|Add1~68_combout\,
	datac => \t80s:cpu|u0|PC~18_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|Add1~69_combout\);

-- Location: LCCOMB_X51_Y22_N22
\t80s:cpu|u0|A[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[5]~feeder_combout\ = \t80s:cpu|u0|Add1~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~69_combout\,
	combout => \t80s:cpu|u0|A[5]~feeder_combout\);

-- Location: FF_X51_Y22_N23
\t80s:cpu|u0|A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[5]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(5),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(5));

-- Location: LCCOMB_X50_Y24_N28
\rom_select|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|Equal0~1_combout\ = (!\t80s:cpu|u0|A\(6) & (!\t80s:cpu|u0|A\(7) & (\t80s:cpu|u0|A\(4) & \t80s:cpu|u0|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(6),
	datab => \t80s:cpu|u0|A\(7),
	datac => \t80s:cpu|u0|A\(4),
	datad => \t80s:cpu|u0|A\(5),
	combout => \rom_select|Equal0~1_combout\);

-- Location: LCCOMB_X50_Y24_N30
\rom_select|nPage~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|nPage~0_combout\ = (\rom_select|nPage~q\) # ((\t80s:cpu|u0|A\(3) & (\rom_select|Equal0~1_combout\ & \rom_select|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(3),
	datab => \rom_select|Equal0~1_combout\,
	datac => \rom_select|nPage~q\,
	datad => \rom_select|Equal0~0_combout\,
	combout => \rom_select|nPage~0_combout\);

-- Location: FF_X50_Y24_N31
\rom_select|nPage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IO_nWR~combout\,
	d => \rom_select|nPage~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom_select|nPage~q\);

-- Location: LCCOMB_X50_Y22_N16
\rom_select|nCS~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|nCS~0_combout\ = (\t80s:cpu|u0|A\(15)) # (\rom_select|nPage~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(15),
	datad => \rom_select|nPage~q\,
	combout => \rom_select|nCS~0_combout\);

-- Location: LCCOMB_X47_Y22_N8
\t80s:cpu|u0|Add1~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~181_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux33~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|TmpAddr\(14) & \t80s:cpu|u0|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux33~4_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(14),
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|Add1~181_combout\);

-- Location: LCCOMB_X44_Y24_N26
\t80s:cpu|u0|Add1~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~176_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|Add1~174_combout\))) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|DI_Reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datac => \t80s:cpu|DI_Reg\(6),
	datad => \t80s:cpu|u0|Add1~174_combout\,
	combout => \t80s:cpu|u0|Add1~176_combout\);

-- Location: LCCOMB_X44_Y26_N14
\t80s:cpu|u0|Add1~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~171_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|ACC\(6)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(14))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((!\t80s:cpu|u0|ACC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(14),
	datab => \t80s:cpu|u0|ACC\(6),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	combout => \t80s:cpu|u0|Add1~171_combout\);

-- Location: LCCOMB_X45_Y26_N8
\t80s:cpu|u0|Add1~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~172_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~171_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux33~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux33~4_combout\,
	datad => \t80s:cpu|u0|Add1~171_combout\,
	combout => \t80s:cpu|u0|Add1~172_combout\);

-- Location: LCCOMB_X44_Y24_N14
\t80s:cpu|u0|Add1~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~173_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~172_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (((\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & \t80s:cpu|u0|PC\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datab => \t80s:cpu|u0|Add1~172_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|PC\(14),
	combout => \t80s:cpu|u0|Add1~173_combout\);

-- Location: LCCOMB_X44_Y24_N18
\t80s:cpu|u0|Add1~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~177_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|PC\(14))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(14)))))) # (!\t80s:cpu|u0|process_1~4_combout\ 
-- & (((\t80s:cpu|u0|TmpAddr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(14),
	datab => \t80s:cpu|u0|process_1~4_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(14),
	combout => \t80s:cpu|u0|Add1~177_combout\);

-- Location: LCCOMB_X44_Y24_N2
\t80s:cpu|u0|Add1~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~178_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Regs|Mux33~4_combout\))) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Add1~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Add1~177_combout\,
	datac => \t80s:cpu|u0|Regs|Mux33~4_combout\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|Add1~178_combout\);

-- Location: LCCOMB_X44_Y24_N28
\t80s:cpu|u0|Add1~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~179_combout\ = (\t80s:cpu|u0|Add1~173_combout\) # ((\t80s:cpu|u0|NextIs_XY_Fetch~2_combout\ & ((\t80s:cpu|u0|Add1~176_combout\) # (\t80s:cpu|u0|Add1~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~176_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\,
	datac => \t80s:cpu|u0|Add1~173_combout\,
	datad => \t80s:cpu|u0|Add1~178_combout\,
	combout => \t80s:cpu|u0|Add1~179_combout\);

-- Location: LCCOMB_X47_Y22_N18
\t80s:cpu|u0|Add1~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~180_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|I\(6))) # (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|Add1~179_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~92_combout\,
	datab => \t80s:cpu|u0|process_0~1_combout\,
	datac => \t80s:cpu|u0|I\(6),
	datad => \t80s:cpu|u0|Add1~179_combout\,
	combout => \t80s:cpu|u0|Add1~180_combout\);

-- Location: LCCOMB_X47_Y22_N10
\t80s:cpu|u0|Add1~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~182_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(6))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|Add1~181_combout\) # (\t80s:cpu|u0|Add1~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(6),
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|Add1~181_combout\,
	datad => \t80s:cpu|u0|Add1~180_combout\,
	combout => \t80s:cpu|u0|Add1~182_combout\);

-- Location: LCCOMB_X51_Y22_N30
\t80s:cpu|u0|A[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[14]~feeder_combout\ = \t80s:cpu|u0|Add1~182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~182_combout\,
	combout => \t80s:cpu|u0|A[14]~feeder_combout\);

-- Location: FF_X51_Y22_N31
\t80s:cpu|u0|A[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[14]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(6),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(14));

-- Location: LCCOMB_X57_Y12_N6
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \t80s:cpu|u0|A\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|A\(14),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X57_Y12_N7
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X57_Y12_N26
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ = \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\);

-- Location: FF_X57_Y12_N27
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X44_Y22_N12
\t80s:cpu|u0|Add1~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~163_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~161_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|DI_Reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add1~161_combout\,
	datac => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datad => \t80s:cpu|DI_Reg\(5),
	combout => \t80s:cpu|u0|Add1~163_combout\);

-- Location: LCCOMB_X45_Y22_N22
\t80s:cpu|u0|Add1~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~164_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux34~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux34~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux34~1_combout\,
	combout => \t80s:cpu|u0|Add1~164_combout\);

-- Location: LCCOMB_X45_Y22_N10
\t80s:cpu|u0|Add1~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~165_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|PC\(13))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|TmpAddr\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(13),
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datac => \t80s:cpu|u0|TmpAddr\(13),
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|Add1~165_combout\);

-- Location: LCCOMB_X45_Y22_N26
\t80s:cpu|u0|Add1~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~166_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~163_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~164_combout\) # (\t80s:cpu|u0|Add1~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~163_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Add1~164_combout\,
	datad => \t80s:cpu|u0|Add1~165_combout\,
	combout => \t80s:cpu|u0|Add1~166_combout\);

-- Location: LCCOMB_X45_Y22_N30
\t80s:cpu|u0|Add1~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~159_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|ACC\(5)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(13))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((!\t80s:cpu|u0|ACC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datab => \t80s:cpu|u0|SP\(13),
	datac => \t80s:cpu|u0|ACC\(5),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	combout => \t80s:cpu|u0|Add1~159_combout\);

-- Location: LCCOMB_X45_Y22_N14
\t80s:cpu|u0|Add1~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~160_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~159_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & 
-- ((\t80s:cpu|u0|Regs|Mux34~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~159_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|Regs|Mux34~4_combout\,
	combout => \t80s:cpu|u0|Add1~160_combout\);

-- Location: LCCOMB_X45_Y22_N20
\t80s:cpu|u0|Add1~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~158_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (\t80s:cpu|u0|PC\(13) & \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datac => \t80s:cpu|u0|PC\(13),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	combout => \t80s:cpu|u0|Add1~158_combout\);

-- Location: LCCOMB_X45_Y22_N12
\t80s:cpu|u0|Add1~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~167_combout\ = (\t80s:cpu|u0|Add1~160_combout\) # ((\t80s:cpu|u0|Add1~158_combout\) # ((\t80s:cpu|u0|Add1~166_combout\ & \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~166_combout\,
	datab => \t80s:cpu|u0|Add1~160_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\,
	datad => \t80s:cpu|u0|Add1~158_combout\,
	combout => \t80s:cpu|u0|Add1~167_combout\);

-- Location: LCCOMB_X45_Y22_N24
\t80s:cpu|u0|Add1~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~168_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|I\(5)))) # (!\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|Add1~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~167_combout\,
	datab => \t80s:cpu|u0|process_0~1_combout\,
	datac => \t80s:cpu|u0|Add1~92_combout\,
	datad => \t80s:cpu|u0|I\(5),
	combout => \t80s:cpu|u0|Add1~168_combout\);

-- Location: LCCOMB_X45_Y22_N28
\t80s:cpu|u0|Add1~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~169_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux34~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|process_0~0_combout\ & ((\t80s:cpu|u0|TmpAddr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux34~4_combout\,
	datac => \t80s:cpu|u0|TmpAddr\(13),
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|Add1~169_combout\);

-- Location: LCCOMB_X45_Y22_N2
\t80s:cpu|u0|Add1~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~170_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|DI_Reg\(5))))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~168_combout\) # ((\t80s:cpu|u0|Add1~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datab => \t80s:cpu|u0|Add1~168_combout\,
	datac => \t80s:cpu|u0|Add1~169_combout\,
	datad => \t80s:cpu|DI_Reg\(5),
	combout => \t80s:cpu|u0|Add1~170_combout\);

-- Location: LCCOMB_X51_Y22_N20
\t80s:cpu|u0|A[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[13]~feeder_combout\ = \t80s:cpu|u0|Add1~170_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~170_combout\,
	combout => \t80s:cpu|u0|A[13]~feeder_combout\);

-- Location: FF_X51_Y22_N21
\t80s:cpu|u0|A[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[13]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(5),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(13));

-- Location: LCCOMB_X50_Y22_N4
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\ = (\t80s:cpu|u0|A\(14) & !\t80s:cpu|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(14),
	datad => \t80s:cpu|u0|A\(13),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\);

-- Location: LCCOMB_X46_Y22_N4
\t80s:cpu|u0|Add1~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~104_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux39~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|process_0~0_combout\ & \t80s:cpu|u0|TmpAddr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux39~4_combout\,
	datab => \t80s:cpu|u0|process_0~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(8),
	combout => \t80s:cpu|u0|Add1~104_combout\);

-- Location: LCCOMB_X43_Y25_N6
\t80s:cpu|u0|Add1~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~93_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|ACC\(0)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(8))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((!\t80s:cpu|u0|ACC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(8),
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|ACC\(0),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	combout => \t80s:cpu|u0|Add1~93_combout\);

-- Location: LCCOMB_X42_Y22_N2
\t80s:cpu|u0|Add1~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~94_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~93_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux39~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux39~4_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datad => \t80s:cpu|u0|Add1~93_combout\,
	combout => \t80s:cpu|u0|Add1~94_combout\);

-- Location: LCCOMB_X42_Y22_N6
\t80s:cpu|u0|Add1~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~95_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (((\t80s:cpu|u0|Add1~94_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|PC\(8) & (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(8),
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~94_combout\,
	combout => \t80s:cpu|u0|Add1~95_combout\);

-- Location: LCCOMB_X43_Y23_N20
\t80s:cpu|u0|Add1~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~98_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~96_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|DI_Reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datab => \t80s:cpu|u0|Add1~96_combout\,
	datad => \t80s:cpu|DI_Reg\(0),
	combout => \t80s:cpu|u0|Add1~98_combout\);

-- Location: LCCOMB_X42_Y22_N30
\t80s:cpu|u0|Add1~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~99_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux39~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux39~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux39~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux39~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Add1~99_combout\);

-- Location: LCCOMB_X42_Y22_N10
\t80s:cpu|u0|Add1~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~100_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|PC\(8))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|TmpAddr\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(8),
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(8),
	combout => \t80s:cpu|u0|Add1~100_combout\);

-- Location: LCCOMB_X42_Y22_N14
\t80s:cpu|u0|Add1~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~101_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~98_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~99_combout\) # (\t80s:cpu|u0|Add1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Add1~98_combout\,
	datac => \t80s:cpu|u0|Add1~99_combout\,
	datad => \t80s:cpu|u0|Add1~100_combout\,
	combout => \t80s:cpu|u0|Add1~101_combout\);

-- Location: LCCOMB_X42_Y22_N28
\t80s:cpu|u0|Add1~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~102_combout\ = (\t80s:cpu|u0|Add1~95_combout\) # ((!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~101_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~95_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|Add1~101_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	combout => \t80s:cpu|u0|Add1~102_combout\);

-- Location: LCCOMB_X46_Y22_N24
\t80s:cpu|u0|Add1~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~103_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|I\(0)))) # (!\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|Add1~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~102_combout\,
	datab => \t80s:cpu|u0|process_0~1_combout\,
	datac => \t80s:cpu|u0|I\(0),
	datad => \t80s:cpu|u0|Add1~92_combout\,
	combout => \t80s:cpu|u0|Add1~103_combout\);

-- Location: LCCOMB_X46_Y22_N0
\t80s:cpu|u0|Add1~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~105_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(0))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|Add1~104_combout\) # (\t80s:cpu|u0|Add1~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(0),
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|Add1~104_combout\,
	datad => \t80s:cpu|u0|Add1~103_combout\,
	combout => \t80s:cpu|u0|Add1~105_combout\);

-- Location: LCCOMB_X46_Y22_N30
\t80s:cpu|u0|A[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[8]~feeder_combout\ = \t80s:cpu|u0|Add1~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~105_combout\,
	combout => \t80s:cpu|u0|A[8]~feeder_combout\);

-- Location: FF_X46_Y22_N31
\t80s:cpu|u0|A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[8]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(0),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(8));

-- Location: LCCOMB_X43_Y22_N12
\t80s:cpu|u0|Add1~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~106_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & \t80s:cpu|u0|PC\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|PC\(9),
	combout => \t80s:cpu|u0|Add1~106_combout\);

-- Location: LCCOMB_X43_Y22_N30
\t80s:cpu|u0|Add1~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~107_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|ACC\(1)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(9))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((!\t80s:cpu|u0|ACC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datac => \t80s:cpu|u0|SP\(9),
	datad => \t80s:cpu|u0|ACC\(1),
	combout => \t80s:cpu|u0|Add1~107_combout\);

-- Location: LCCOMB_X43_Y22_N14
\t80s:cpu|u0|Add1~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~108_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~107_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & 
-- ((\t80s:cpu|u0|Regs|Mux38~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~107_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datad => \t80s:cpu|u0|Regs|Mux38~4_combout\,
	combout => \t80s:cpu|u0|Add1~108_combout\);

-- Location: LCCOMB_X43_Y22_N6
\t80s:cpu|u0|Add1~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~112_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux38~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux38~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux38~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux38~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Add1~112_combout\);

-- Location: LCCOMB_X43_Y22_N18
\t80s:cpu|u0|Add1~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~111_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~109_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|DI_Reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datab => \t80s:cpu|u0|Add1~109_combout\,
	datac => \t80s:cpu|DI_Reg\(1),
	combout => \t80s:cpu|u0|Add1~111_combout\);

-- Location: LCCOMB_X43_Y22_N8
\t80s:cpu|u0|Add1~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~113_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|PC\(9)))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|TmpAddr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(9),
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datad => \t80s:cpu|u0|PC\(9),
	combout => \t80s:cpu|u0|Add1~113_combout\);

-- Location: LCCOMB_X43_Y22_N22
\t80s:cpu|u0|Add1~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~114_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~111_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~112_combout\) # ((\t80s:cpu|u0|Add1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~112_combout\,
	datab => \t80s:cpu|u0|Add1~111_combout\,
	datac => \t80s:cpu|u0|Add1~113_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~114_combout\);

-- Location: LCCOMB_X43_Y22_N4
\t80s:cpu|u0|Add1~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~115_combout\ = (\t80s:cpu|u0|Add1~106_combout\) # ((\t80s:cpu|u0|Add1~108_combout\) # ((\t80s:cpu|u0|Add1~114_combout\ & \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~106_combout\,
	datab => \t80s:cpu|u0|Add1~108_combout\,
	datac => \t80s:cpu|u0|Add1~114_combout\,
	datad => \t80s:cpu|u0|NextIs_XY_Fetch~2_combout\,
	combout => \t80s:cpu|u0|Add1~115_combout\);

-- Location: LCCOMB_X43_Y22_N10
\t80s:cpu|u0|Add1~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~116_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|I\(1)))) # (!\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|Add1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~1_combout\,
	datab => \t80s:cpu|u0|Add1~92_combout\,
	datac => \t80s:cpu|u0|Add1~115_combout\,
	datad => \t80s:cpu|u0|I\(1),
	combout => \t80s:cpu|u0|Add1~116_combout\);

-- Location: LCCOMB_X43_Y22_N24
\t80s:cpu|u0|Add1~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~117_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux38~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|TmpAddr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(9),
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux38~4_combout\,
	combout => \t80s:cpu|u0|Add1~117_combout\);

-- Location: LCCOMB_X43_Y22_N16
\t80s:cpu|u0|Add1~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~118_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|DI_Reg\(1))))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~116_combout\) # ((\t80s:cpu|u0|Add1~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~116_combout\,
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|DI_Reg\(1),
	datad => \t80s:cpu|u0|Add1~117_combout\,
	combout => \t80s:cpu|u0|Add1~118_combout\);

-- Location: LCCOMB_X46_Y22_N14
\t80s:cpu|u0|A[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[9]~feeder_combout\ = \t80s:cpu|u0|Add1~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~118_combout\,
	combout => \t80s:cpu|u0|A[9]~feeder_combout\);

-- Location: FF_X46_Y22_N15
\t80s:cpu|u0|A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[9]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(1),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(9));

-- Location: LCCOMB_X47_Y23_N2
\t80s:cpu|u0|Add1~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~130_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux37~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|process_0~0_combout\ & ((\t80s:cpu|u0|TmpAddr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux37~4_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(10),
	combout => \t80s:cpu|u0|Add1~130_combout\);

-- Location: LCCOMB_X42_Y22_N8
\t80s:cpu|u0|Add1~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~126_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|PC\(10)))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|TmpAddr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(10),
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datad => \t80s:cpu|u0|PC\(10),
	combout => \t80s:cpu|u0|Add1~126_combout\);

-- Location: LCCOMB_X42_Y23_N30
\t80s:cpu|u0|Add1~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~124_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~122_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|DI_Reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~122_combout\,
	datac => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datad => \t80s:cpu|DI_Reg\(2),
	combout => \t80s:cpu|u0|Add1~124_combout\);

-- Location: LCCOMB_X42_Y22_N16
\t80s:cpu|u0|Add1~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~125_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux37~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux37~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux37~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux37~3_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Add1~125_combout\);

-- Location: LCCOMB_X42_Y22_N12
\t80s:cpu|u0|Add1~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~127_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~124_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~126_combout\) # ((\t80s:cpu|u0|Add1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Add1~126_combout\,
	datac => \t80s:cpu|u0|Add1~124_combout\,
	datad => \t80s:cpu|u0|Add1~125_combout\,
	combout => \t80s:cpu|u0|Add1~127_combout\);

-- Location: LCCOMB_X41_Y26_N6
\t80s:cpu|u0|Add1~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~119_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (((!\t80s:cpu|u0|ACC\(2))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|SP\(10))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((!\t80s:cpu|u0|ACC\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \t80s:cpu|u0|SP\(10),
	datac => \t80s:cpu|u0|ACC\(2),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	combout => \t80s:cpu|u0|Add1~119_combout\);

-- Location: LCCOMB_X42_Y22_N22
\t80s:cpu|u0|Add1~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~120_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~119_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Regs|Mux37~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Add1~119_combout\,
	datad => \t80s:cpu|u0|Regs|Mux37~4_combout\,
	combout => \t80s:cpu|u0|Add1~120_combout\);

-- Location: LCCOMB_X42_Y22_N4
\t80s:cpu|u0|Add1~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~121_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~120_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (((\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & \t80s:cpu|u0|PC\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~120_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datac => \t80s:cpu|u0|PC\(10),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	combout => \t80s:cpu|u0|Add1~121_combout\);

-- Location: LCCOMB_X42_Y22_N26
\t80s:cpu|u0|Add1~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~128_combout\ = (\t80s:cpu|u0|Add1~121_combout\) # ((\t80s:cpu|u0|Add1~127_combout\ & (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~127_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|Add1~121_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	combout => \t80s:cpu|u0|Add1~128_combout\);

-- Location: LCCOMB_X46_Y22_N20
\t80s:cpu|u0|Add1~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~129_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|I\(2)))) # (!\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|Add1~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~92_combout\,
	datab => \t80s:cpu|u0|Add1~128_combout\,
	datac => \t80s:cpu|u0|I\(2),
	datad => \t80s:cpu|u0|process_0~1_combout\,
	combout => \t80s:cpu|u0|Add1~129_combout\);

-- Location: LCCOMB_X46_Y22_N26
\t80s:cpu|u0|Add1~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~131_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(2))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|Add1~130_combout\) # (\t80s:cpu|u0|Add1~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(2),
	datab => \t80s:cpu|u0|Add1~130_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|Add1~129_combout\,
	combout => \t80s:cpu|u0|Add1~131_combout\);

-- Location: LCCOMB_X46_Y22_N18
\t80s:cpu|u0|A[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[10]~feeder_combout\ = \t80s:cpu|u0|Add1~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~131_combout\,
	combout => \t80s:cpu|u0|A[10]~feeder_combout\);

-- Location: FF_X46_Y22_N19
\t80s:cpu|u0|A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[10]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(2),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(10));

-- Location: LCCOMB_X43_Y23_N4
\t80s:cpu|u0|Add1~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~143_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|Regs|Mux36~4_combout\)))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|TmpAddr\(11) & (\t80s:cpu|u0|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(11),
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|process_0~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux36~4_combout\,
	combout => \t80s:cpu|u0|Add1~143_combout\);

-- Location: LCCOMB_X44_Y26_N10
\t80s:cpu|u0|Add1~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~132_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|ACC\(3))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|SP\(11)))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|ACC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC\(3),
	datab => \t80s:cpu|u0|SP\(11),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	combout => \t80s:cpu|u0|Add1~132_combout\);

-- Location: LCCOMB_X43_Y23_N6
\t80s:cpu|u0|Add1~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~133_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~132_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Regs|Mux36~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Add1~132_combout\,
	datad => \t80s:cpu|u0|Regs|Mux36~4_combout\,
	combout => \t80s:cpu|u0|Add1~133_combout\);

-- Location: LCCOMB_X43_Y23_N26
\t80s:cpu|u0|Add1~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~134_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~133_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (((\t80s:cpu|u0|PC\(11) & \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~133_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|PC\(11),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	combout => \t80s:cpu|u0|Add1~134_combout\);

-- Location: LCCOMB_X43_Y23_N28
\t80s:cpu|u0|Add1~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~138_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux36~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux36~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux36~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux36~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Add1~138_combout\);

-- Location: LCCOMB_X43_Y23_N22
\t80s:cpu|u0|Add1~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~139_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|PC\(11)))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|TmpAddr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(11),
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datac => \t80s:cpu|u0|PC\(11),
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|Add1~139_combout\);

-- Location: LCCOMB_X43_Y23_N16
\t80s:cpu|u0|Add1~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~137_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~135_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|DI_Reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datab => \t80s:cpu|u0|Add1~135_combout\,
	datac => \t80s:cpu|DI_Reg\(3),
	combout => \t80s:cpu|u0|Add1~137_combout\);

-- Location: LCCOMB_X43_Y23_N30
\t80s:cpu|u0|Add1~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~140_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~137_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~138_combout\) # ((\t80s:cpu|u0|Add1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Add1~138_combout\,
	datac => \t80s:cpu|u0|Add1~139_combout\,
	datad => \t80s:cpu|u0|Add1~137_combout\,
	combout => \t80s:cpu|u0|Add1~140_combout\);

-- Location: LCCOMB_X43_Y23_N14
\t80s:cpu|u0|Add1~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~141_combout\ = (\t80s:cpu|u0|Add1~134_combout\) # ((!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~140_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~134_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|Add1~140_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	combout => \t80s:cpu|u0|Add1~141_combout\);

-- Location: LCCOMB_X43_Y23_N18
\t80s:cpu|u0|Add1~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~142_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|I\(3)))) # (!\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|Add1~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~92_combout\,
	datab => \t80s:cpu|u0|Add1~141_combout\,
	datac => \t80s:cpu|u0|process_0~1_combout\,
	datad => \t80s:cpu|u0|I\(3),
	combout => \t80s:cpu|u0|Add1~142_combout\);

-- Location: LCCOMB_X43_Y23_N2
\t80s:cpu|u0|Add1~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~144_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|DI_Reg\(3))))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~143_combout\) # ((\t80s:cpu|u0|Add1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~143_combout\,
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|DI_Reg\(3),
	datad => \t80s:cpu|u0|Add1~142_combout\,
	combout => \t80s:cpu|u0|Add1~144_combout\);

-- Location: LCCOMB_X51_Y22_N10
\t80s:cpu|u0|A[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[11]~feeder_combout\ = \t80s:cpu|u0|Add1~144_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~144_combout\,
	combout => \t80s:cpu|u0|A[11]~feeder_combout\);

-- Location: FF_X51_Y22_N11
\t80s:cpu|u0|A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[11]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(3),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(11));

-- Location: LCCOMB_X41_Y23_N22
\t80s:cpu|u0|Add1~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~152_combout\ = (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & (\t80s:cpu|u0|PC\(12))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~3_combout\ & ((\t80s:cpu|u0|TmpAddr\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|PC\(12),
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~3_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(12),
	combout => \t80s:cpu|u0|Add1~152_combout\);

-- Location: LCCOMB_X41_Y23_N4
\t80s:cpu|u0|Add1~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~151_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux35~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux35~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux35~1_combout\,
	combout => \t80s:cpu|u0|Add1~151_combout\);

-- Location: LCCOMB_X42_Y23_N8
\t80s:cpu|u0|Add1~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~150_combout\ = (\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~148_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|DI_Reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~148_combout\,
	datab => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datac => \t80s:cpu|DI_Reg\(4),
	combout => \t80s:cpu|u0|Add1~150_combout\);

-- Location: LCCOMB_X41_Y23_N26
\t80s:cpu|u0|Add1~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~153_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (((\t80s:cpu|u0|Add1~150_combout\)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~152_combout\) # ((\t80s:cpu|u0|Add1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~152_combout\,
	datab => \t80s:cpu|u0|Add1~151_combout\,
	datac => \t80s:cpu|u0|Add1~150_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~153_combout\);

-- Location: LCCOMB_X41_Y23_N30
\t80s:cpu|u0|Add1~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~145_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|ACC\(4)))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (!\t80s:cpu|u0|SP\(12))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (((!\t80s:cpu|u0|ACC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datac => \t80s:cpu|u0|SP\(12),
	datad => \t80s:cpu|u0|ACC\(4),
	combout => \t80s:cpu|u0|Add1~145_combout\);

-- Location: LCCOMB_X41_Y23_N24
\t80s:cpu|u0|Add1~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~146_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~145_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux35~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux35~4_combout\,
	datac => \t80s:cpu|u0|Add1~145_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~146_combout\);

-- Location: LCCOMB_X41_Y23_N6
\t80s:cpu|u0|Add1~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~147_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~146_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (((\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & \t80s:cpu|u0|PC\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~146_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datac => \t80s:cpu|u0|PC\(12),
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	combout => \t80s:cpu|u0|Add1~147_combout\);

-- Location: LCCOMB_X41_Y23_N16
\t80s:cpu|u0|Add1~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~154_combout\ = (\t80s:cpu|u0|Add1~147_combout\) # ((\t80s:cpu|u0|Add1~153_combout\ & (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~153_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~147_combout\,
	combout => \t80s:cpu|u0|Add1~154_combout\);

-- Location: LCCOMB_X42_Y23_N28
\t80s:cpu|u0|Add1~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~155_combout\ = (\t80s:cpu|u0|Add1~92_combout\ & ((\t80s:cpu|u0|process_0~1_combout\ & (\t80s:cpu|u0|I\(4))) # (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|Add1~154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|I\(4),
	datab => \t80s:cpu|u0|Add1~92_combout\,
	datac => \t80s:cpu|u0|Add1~154_combout\,
	datad => \t80s:cpu|u0|process_0~1_combout\,
	combout => \t80s:cpu|u0|Add1~155_combout\);

-- Location: LCCOMB_X41_Y23_N8
\t80s:cpu|u0|Add1~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~156_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|Regs|Mux35~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (((\t80s:cpu|u0|process_0~0_combout\ & \t80s:cpu|u0|TmpAddr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux35~4_combout\,
	datab => \t80s:cpu|u0|process_0~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(12),
	combout => \t80s:cpu|u0|Add1~156_combout\);

-- Location: LCCOMB_X42_Y23_N14
\t80s:cpu|u0|Add1~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~157_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(4))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|Add1~155_combout\) # (\t80s:cpu|u0|Add1~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(4),
	datab => \t80s:cpu|u0|Add1~155_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|Add1~156_combout\,
	combout => \t80s:cpu|u0|Add1~157_combout\);

-- Location: LCCOMB_X46_Y22_N6
\t80s:cpu|u0|A[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[12]~feeder_combout\ = \t80s:cpu|u0|Add1~157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~157_combout\,
	combout => \t80s:cpu|u0|A[12]~feeder_combout\);

-- Location: FF_X46_Y22_N7
\t80s:cpu|u0|A[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[12]~feeder_combout\,
	asdata => \t80s:cpu|u0|I\(4),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(12));

-- Location: M9K_X53_Y3_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N22
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\ = (\t80s:cpu|u0|A\(14) & \t80s:cpu|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(13),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\);

-- Location: M9K_X53_Y6_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"40020002000200024802000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N14
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \t80s:cpu|u0|A\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|A\(13),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X57_Y12_N15
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X57_Y12_N23
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LCCOMB_X50_Y22_N18
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\ = (!\t80s:cpu|u0|A\(14) & \t80s:cpu|u0|A\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(13),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\);

-- Location: M9K_X73_Y12_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000CB2F636822124C99C497A232D40ECDD9399854FFECCF4C093AC9A533314922F4608A4A21ACB333351AD240636328A028A7A202110088B59C591B246F32CE193C31A8A1A121AA647E2CB2E7267632C12D1B472C8B4F25ED42C139303840E4888D989450B3078E185CDCFDCC32F0630D8D01050C17E5A9727C6427797BA5F396B3764768E0004389DA980B40303B5A314D991110BEC004B00A586CDD66E6D479",
	mem_init2 => X"B030F41B912683927B67A69F3B5DBA46CDB6D6B60229B22348C325376D53631E2B7C3E666677460D80006B01A01BC6BFDEDB4940C236779D89B9B3C636CA7866ED7A20000C3B8CD7068420199D8861900076D20B9B100DC24E11C8CD34D9DA8CE6A650C002960694928D444EAA6E1F25CE0A074E80C8D1136C63675CF7730DF63996AB1B24E6732D8C8EFB62D8BACD8EE3B2128CAC4017592AC5896B0AEC9726003983AC9B36406E364C7481BC3383BE24200CE89EBBB67A37DB02700086FFCCF0E380E99E81CE993DB70CF7347BB2368D9EC491B349A51B665C5E36CD5A666286071CAC4C536C92EA59C9F775B1BEEEDD07049B6248986474D9B19825B1B3C1",
	mem_init1 => X"DD462993840E04B0C8CDA5B9C160C6081C31D97C41144F4DA6E128FDEEF86E164634EE1CC8EC0A699DCF1C74A659AC69659B2F2DB70367206487F1122EB56F80FAE0F4BC0659CB0DDFD9F7ABD02897BFA44B4E1BED9C9E2449CE769CAF615AC4B2C7A740254B091597E39BCD96BC15D99205FC92DAD6497DDDDEF36710DEFA0C8360000CACFA5A56D72DEAC0DCD1BEBA1D91F35913DE91D0DC62CC13655F000002EC41D9F85D9ADF239E9A4241F8CCBB8C9986DF4DADBDF6CCB64A4E26B61271F7DDBB99CE63301D65B3D92DAF002A7CE4B39AC86D32DDB390A6DF6590D696D9C6759B7830195D832B8CFCC9735C09CBE6B2CD8B9DB159DBCA1BA23FC31DCCC2",
	mem_init0 => X"DA6020D7E9E40C3B58B75E5CB662773273D2733A046433DE1C865727C74F92DC2B380B68C78392E09BDF12AE7C73646F396EDB10B26089AF984E56B5AD6CD2A4871A7246CB23260B38641183B85CD686F19A50CE199D0D1294445A5396E769A86D213BDB1DB3B63DB260CBA008142112C384CC20174DE3E090D39CBDEEF3BB1B7310E6689D082C84271800004CCC79A0D243D960CE21C0000000F892C0056A7B3ABA3042235B0000000000124824AA8502222A880020204410888922422249249249249E9F891151210844421204242088911489042052244844490514585405458000000000000000000000370A72A9668E36260A4BB186D95B372082382459",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N10
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\ = (!\t80s:cpu|u0|A\(13) & !\t80s:cpu|u0|A\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(13),
	datac => \t80s:cpu|u0|A\(14),
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\);

-- Location: M9K_X33_Y12_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000FFFE32FFBF196000000000000000000000000000000009414141460000000AE4A0CFBF338700020173346EEBA6749C2208AA002ABF88080E11C407824078203C307E1E8A18A18A8CF66A15228153801437F5BFD6FBFB98D5EBD0DFD6FF5BEFEE6357AFDD4FF5B6BEF5512AD7CCAFCE631DDEB1CF6DDA19E1B76F70ED9115C8C46D91749DEDB74971AB4F0B76E36C73A4C602631B189BA49D7B2066120525C8C934D34EC910018C635294A5894318D425094A1284A5286358C6B58D4B58C6252D6B5894A5294218842128421084210C635AD6B1086A5294218C43188621084B5AD631886350C6218D431C49249249125224A4488911491225",
	mem_init2 => X"1224A895492244A49249D11EA311229155111010001000101010101DAB14F0000000000F210964083822880C708BD8117E51F9412304110464482114824710588C48301ADAFE03800C3A08E01184308888E392041C2098477FF085808C7684731202D8B78D44C1C1CC99C21C1996330D1FFF9E6423232118BC6AAAAAA456D55BDF5555FF555FDFF924AAA8AA00020A828A48444810227FFC8F00D090E530992C21081920B10CDA52491D48933C42C24C495244C9924247806849AA1921269099C2C21C8A4544446D6A84996430961D26CF4249260000008980D24264BB2A269080C1926924892C43125E1D6A84BD2624B348224F64C7A572AC1C555546C4025B",
	mem_init1 => X"2E97713D0C0A006FA18160A667C3362748C000000000000007CCDF5B318EDF78D662DCC37B7A41999339BC75900C2490C2CF12400E24713399F76333266020CE6421040C13218376E59338FC3A0810864108382618882035842181729D94EDE96EE08E80BBAC634B80DA18428820823A37AB3A06384111004862C2238710F1107060E3E9C90ED179ED8BD63D783048002A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032000DB322021289C8624447B2245CC21E",
	mem_init0 => X"684C2FB230E4ED7E02079A45582341D3D1E8BA3E91F7824E04308892018882C111110DB745E11117910608F1F27D863E4E45CA8BE44FF0447CBEC87F105F33EC9B1F7E9F788A7F8C4A793E12FE20BA04630012A802A8AAAAAA92AA8800004014101805A8EA6584590CBDE185020007EA080950404A827C79011C49C9EA541F8B221094430A9A128908B22232684A1213D91C233C308253CDE577999952F2F06CD6E6500000000000000000000000000000025223C8080C46510224FC006339EFA383EDBB6E46F7C8DEDF8313F776FB77DE1189F086B2612884212DB0D8C9B0260074A02940339321249249249249249259249340000000000515050505153523",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N18
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\);

-- Location: LCCOMB_X57_Y12_N8
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~8_combout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\);

-- Location: LCCOMB_X52_Y23_N0
\ram64k|ram_rtl_0|auto_generated|address_reg_a[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\ = \t80s:cpu|u0|A\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|A\(14),
	combout => \ram64k|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X52_Y23_N1
\ram64k|ram_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ram64k|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X52_Y23_N28
\ram64k|ram_rtl_0|auto_generated|address_reg_a[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\ = \t80s:cpu|u0|A\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X52_Y23_N29
\ram64k|ram_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ram64k|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X52_Y23_N22
\ram64k|ram_rtl_0|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\ = \t80s:cpu|u0|A\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|A\(13),
	combout => \ram64k|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X52_Y23_N23
\ram64k|ram_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ram64k|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X49_Y28_N26
\t80s:cpu|MREQ_n~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|MREQ_n~0_combout\ = ((\t80s:cpu|u0|mcode|Mux262~5_combout\ & (!\t80s:cpu|process_0~1_combout\)) # (!\t80s:cpu|u0|mcode|Mux262~5_combout\ & ((!\t80s:cpu|process_0~3_combout\)))) # (!\t80s:cpu|u0|mcode|Mux298~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux298~5_combout\,
	datab => \t80s:cpu|process_0~1_combout\,
	datac => \t80s:cpu|process_0~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux262~5_combout\,
	combout => \t80s:cpu|MREQ_n~0_combout\);

-- Location: LCCOMB_X49_Y28_N6
\t80s:cpu|MREQ_n~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|MREQ_n~2_combout\ = (\t80s:cpu|MREQ_n~0_combout\ & (\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|Equal57~1_combout\) # (!\t80s:cpu|MREQ_n~1_combout\)))) # (!\t80s:cpu|MREQ_n~0_combout\ & (((\t80s:cpu|u0|Equal57~1_combout\)) # 
-- (!\t80s:cpu|MREQ_n~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|MREQ_n~0_combout\,
	datab => \t80s:cpu|MREQ_n~1_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|Equal0~3_combout\,
	combout => \t80s:cpu|MREQ_n~2_combout\);

-- Location: LCCOMB_X50_Y22_N30
\t80s:cpu|MREQ_n~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|MREQ_n~feeder_combout\ = \t80s:cpu|MREQ_n~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|MREQ_n~2_combout\,
	combout => \t80s:cpu|MREQ_n~feeder_combout\);

-- Location: FF_X50_Y22_N31
\t80s:cpu|MREQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|MREQ_n~feeder_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|MREQ_n~q\);

-- Location: LCCOMB_X50_Y22_N14
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ = (\t80s:cpu|MREQ_n~q\ & \t80s:cpu|WR_n~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|MREQ_n~q\,
	datad => \t80s:cpu|WR_n~q\,
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\);

-- Location: LCCOMB_X50_Y22_N26
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3) = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\ & (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & 
-- (!\t80s:cpu|u0|A\(15) & \rom_select|nPage~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	datab => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datac => \t80s:cpu|u0|A\(15),
	datad => \rom_select|nPage~q\,
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3));

-- Location: LCCOMB_X52_Y23_N26
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3) = (!\t80s:cpu|u0|A\(13) & (!\t80s:cpu|u0|A\(14) & !\t80s:cpu|u0|A\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(13),
	datab => \t80s:cpu|u0|A\(14),
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3));

-- Location: LCCOMB_X47_Y31_N8
\t80s:cpu|u0|mcode|I_RLD~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|I_RLD~1_combout\ = (\t80s:cpu|u0|mcode|I_RLD~0_combout\ & (\t80s:cpu|u0|mcode|Special_LD[2]~0_combout\ & (\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RLD~0_combout\,
	datab => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|I_RLD~1_combout\);

-- Location: LCCOMB_X39_Y28_N26
\t80s:cpu|u0|DO~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~19_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusB\(3)))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(7),
	datab => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	datad => \t80s:cpu|u0|BusB\(3),
	combout => \t80s:cpu|u0|DO~19_combout\);

-- Location: LCCOMB_X39_Y28_N18
\t80s:cpu|u0|DO~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~20_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|BusA\(3)))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|DO~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|DO~19_combout\,
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|BusA\(3),
	combout => \t80s:cpu|u0|DO~20_combout\);

-- Location: LCCOMB_X39_Y28_N20
\t80s:cpu|u0|DO[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[7]~7_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO~20_combout\))) # (!\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datac => \t80s:cpu|u0|DO\(7),
	datad => \t80s:cpu|u0|DO~20_combout\,
	combout => \t80s:cpu|u0|DO[7]~7_combout\);

-- Location: LCCOMB_X40_Y27_N0
\t80s:cpu|u0|DO~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~10_combout\ = (\t80s:cpu|u0|ACC~4_combout\ & (!\t80s:cpu|u0|Read_To_Reg_r\(0) & (\t80s:cpu|u0|process_0~13_combout\ & \t80s:cpu|u0|Read_To_Reg_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ACC~4_combout\,
	datab => \t80s:cpu|u0|Read_To_Reg_r\(0),
	datac => \t80s:cpu|u0|process_0~13_combout\,
	datad => \t80s:cpu|u0|Read_To_Reg_r\(4),
	combout => \t80s:cpu|u0|DO~10_combout\);

-- Location: FF_X39_Y28_N21
\t80s:cpu|u0|DO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[7]~7_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(7));

-- Location: M9K_X73_Y23_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N20
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\ = (\rom_select|nPage~q\ & (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & (!\t80s:cpu|u0|A\(15) & 
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|nPage~q\,
	datab => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datac => \t80s:cpu|u0|A\(15),
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\);

-- Location: LCCOMB_X52_Y23_N2
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3) = (!\t80s:cpu|u0|A\(14) & (\t80s:cpu|u0|A\(13) & !\t80s:cpu|u0|A\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(13),
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3));

-- Location: M9K_X73_Y27_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y23_N30
\D[7]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~70_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a15~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a7~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a7~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a15~portadataout\,
	combout => \D[7]~70_combout\);

-- Location: LCCOMB_X50_Y22_N24
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\ & (\rom_select|nPage~q\ & 
-- (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & !\t80s:cpu|u0|A\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	datab => \rom_select|nPage~q\,
	datac => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\);

-- Location: LCCOMB_X51_Y22_N18
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3) = (\t80s:cpu|u0|A\(13) & (\t80s:cpu|u0|A\(14) & !\t80s:cpu|u0|A\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(13),
	datac => \t80s:cpu|u0|A\(14),
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3));

-- Location: M9K_X53_Y9_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N28
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\ = (\rom_select|nPage~q\ & (!\t80s:cpu|u0|A\(15) & (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & 
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|nPage~q\,
	datab => \t80s:cpu|u0|A\(15),
	datac => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\);

-- Location: LCCOMB_X50_Y22_N8
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3) = (\t80s:cpu|u0|A\(14) & (!\t80s:cpu|u0|A\(13) & !\t80s:cpu|u0|A\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(13),
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3));

-- Location: M9K_X73_Y24_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y23_N16
\D[7]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~69_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a31~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a23~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a23~portadataout\,
	combout => \D[7]~69_combout\);

-- Location: LCCOMB_X56_Y23_N4
\D[7]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~71_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[7]~69_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[7]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[7]~70_combout\,
	datad => \D[7]~69_combout\,
	combout => \D[7]~71_combout\);

-- Location: LCCOMB_X50_Y22_N6
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\ = (\t80s:cpu|u0|A\(13) & (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & (\t80s:cpu|u0|A\(15) & !\t80s:cpu|u0|A\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(13),
	datab => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datac => \t80s:cpu|u0|A\(15),
	datad => \t80s:cpu|u0|A\(14),
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\);

-- Location: LCCOMB_X51_Y22_N16
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3) = (!\t80s:cpu|u0|A\(14) & (\t80s:cpu|u0|A\(15) & \t80s:cpu|u0|A\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(15),
	datad => \t80s:cpu|u0|A\(13),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3));

-- Location: M9K_X33_Y26_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a47\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N0
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\ = (!\t80s:cpu|u0|A\(13) & (!\t80s:cpu|u0|A\(14) & (\t80s:cpu|u0|A\(15) & \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(13),
	datab => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(15),
	datad => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\);

-- Location: LCCOMB_X52_Y23_N24
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3) = (\t80s:cpu|u0|A\(15) & (!\t80s:cpu|u0|A\(14) & !\t80s:cpu|u0|A\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(15),
	datab => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(13),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3));

-- Location: M9K_X73_Y25_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a39\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y23_N8
\D[7]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~73_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a47~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a39~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a47~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a39~portadataout\,
	combout => \D[7]~73_combout\);

-- Location: LCCOMB_X50_Y22_N2
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\ = (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & (!\t80s:cpu|u0|A\(13) & (\t80s:cpu|u0|A\(15) & \t80s:cpu|u0|A\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datab => \t80s:cpu|u0|A\(13),
	datac => \t80s:cpu|u0|A\(15),
	datad => \t80s:cpu|u0|A\(14),
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\);

-- Location: LCCOMB_X51_Y22_N24
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3) = (\t80s:cpu|u0|A\(15) & (!\t80s:cpu|u0|A\(13) & \t80s:cpu|u0|A\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(15),
	datab => \t80s:cpu|u0|A\(13),
	datac => \t80s:cpu|u0|A\(14),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3));

-- Location: M9K_X73_Y29_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a55\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y22_N12
\ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\ = (\t80s:cpu|u0|A\(13) & (\t80s:cpu|u0|A\(15) & (\ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\ & \t80s:cpu|u0|A\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(13),
	datab => \t80s:cpu|u0|A\(15),
	datac => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout\,
	datad => \t80s:cpu|u0|A\(14),
	combout => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\);

-- Location: LCCOMB_X51_Y22_N8
\ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3) = (\t80s:cpu|u0|A\(14) & (\t80s:cpu|u0|A\(13) & \t80s:cpu|u0|A\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(14),
	datac => \t80s:cpu|u0|A\(13),
	datad => \t80s:cpu|u0|A\(15),
	combout => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3));

-- Location: M9K_X33_Y24_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a63\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y23_N2
\D[7]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~72_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a63~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a55~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a55~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a63~portadataout\,
	combout => \D[7]~72_combout\);

-- Location: LCCOMB_X56_Y23_N18
\D[7]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~74_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[7]~72_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[7]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[7]~73_combout\,
	datad => \D[7]~72_combout\,
	combout => \D[7]~74_combout\);

-- Location: LCCOMB_X56_Y23_N20
\D[7]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~75_combout\ = (\rom_select|nCS~0_combout\ & (((\D[7]~71_combout\) # (\D[7]~74_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|nCS~0_combout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout\,
	datac => \D[7]~71_combout\,
	datad => \D[7]~74_combout\,
	combout => \D[7]~75_combout\);

-- Location: LCCOMB_X49_Y18_N0
\sd1|recv_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[0]~0_combout\ = (!\SD_MISO~input_o\ & \sd1|state.receive_byte_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SD_MISO~input_o\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|recv_data[0]~0_combout\);

-- Location: LCCOMB_X49_Y18_N8
\sd1|recv_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[0]~1_combout\ = (!\sd1|sclk_sig~q\ & (\nRST~input_o\ & ((\sd1|recv_data[0]~0_combout\) # (\sd1|state.receive_byte~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|recv_data[0]~0_combout\,
	datac => \sd1|state.receive_byte~q\,
	datad => \nRST~input_o\,
	combout => \sd1|recv_data[0]~1_combout\);

-- Location: LCCOMB_X50_Y21_N18
\sd1|recv_data[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[3]~6_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|state.receive_byte~q\ & (\sd1|recv_data\(2)))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|recv_data\(2),
	datac => \sd1|recv_data\(3),
	datad => \sd1|recv_data[0]~1_combout\,
	combout => \sd1|recv_data[3]~6_combout\);

-- Location: FF_X50_Y21_N19
\sd1|recv_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(3));

-- Location: LCCOMB_X50_Y21_N0
\sd1|recv_data[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[4]~4_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|state.receive_byte~q\ & (\sd1|recv_data\(3)))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|recv_data\(3),
	datac => \sd1|recv_data\(4),
	datad => \sd1|recv_data[0]~1_combout\,
	combout => \sd1|recv_data[4]~4_combout\);

-- Location: FF_X50_Y21_N1
\sd1|recv_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(4));

-- Location: LCCOMB_X49_Y23_N12
\sd1|recv_data[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[5]~5_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|state.receive_byte~q\ & ((\sd1|recv_data\(4))))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data[0]~1_combout\,
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(5),
	datad => \sd1|recv_data\(4),
	combout => \sd1|recv_data[5]~5_combout\);

-- Location: FF_X49_Y23_N13
\sd1|recv_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(5));

-- Location: LCCOMB_X49_Y23_N16
\sd1|recv_data[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[6]~8_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|recv_data\(5) & ((\sd1|state.receive_byte~q\)))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data[0]~1_combout\,
	datab => \sd1|recv_data\(5),
	datac => \sd1|recv_data\(6),
	datad => \sd1|state.receive_byte~q\,
	combout => \sd1|recv_data[6]~8_combout\);

-- Location: FF_X49_Y23_N17
\sd1|recv_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(6));

-- Location: LCCOMB_X49_Y23_N14
\sd1|recv_data[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[7]~7_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|recv_data\(6) & ((\sd1|state.receive_byte~q\)))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data[0]~1_combout\,
	datab => \sd1|recv_data\(6),
	datac => \sd1|recv_data\(7),
	datad => \sd1|state.receive_byte~q\,
	combout => \sd1|recv_data[7]~7_combout\);

-- Location: FF_X49_Y23_N15
\sd1|recv_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(7));

-- Location: LCCOMB_X50_Y20_N22
\sd1|Selector59~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector59~0_combout\ = (\sd1|state.read_block_data~q\ & ((\sd1|Equal10~3_combout\ & ((\sd1|byte_counter\(0)))) # (!\sd1|Equal10~3_combout\ & (!\sd1|process_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|process_2~0_combout\,
	datac => \sd1|byte_counter\(0),
	datad => \sd1|Equal10~3_combout\,
	combout => \sd1|Selector59~0_combout\);

-- Location: LCCOMB_X50_Y18_N4
\sd1|Selector81~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector81~0_combout\ = ((\sd1|state.init~q\ & !\sd1|Equal9~2_combout\)) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datac => \sd1|state.init~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector81~0_combout\);

-- Location: FF_X50_Y18_N5
\sd1|state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector81~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.init~q\);

-- Location: LCCOMB_X52_Y19_N22
\sd1|Selector96~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector96~0_combout\ = (\sd1|state.write_block_byte~q\ & ((!\sd1|sclk_sig~q\) # (!\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector96~0_combout\);

-- Location: LCCOMB_X54_Y20_N14
\sd1|sd_write_flag~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|sd_write_flag~1_combout\ = (\sd1|byte_counter\(0) & (\sd1|sd_write_flag~q\ $ (((\sd1|host_write_flag~q\))))) # (!\sd1|byte_counter\(0) & (!\sd1|Equal10~3_combout\ & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|Equal10~3_combout\,
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|sd_write_flag~1_combout\);

-- Location: LCCOMB_X54_Y20_N6
\sd1|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector1~0_combout\ = \sd1|sd_write_flag~q\ $ (((\sd1|sd_write_flag~0_combout\ & (\sd1|sd_write_flag~1_combout\ & \sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|sd_write_flag~1_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector1~0_combout\);

-- Location: LCCOMB_X46_Y19_N26
\sd1|block_read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|block_read~0_combout\ = (\sd1|block_read~q\) # ((!\t80s:cpu|u0|DO\(0) & \sd1|process_3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|DO\(0),
	datac => \sd1|block_read~q\,
	datad => \sd1|process_3~2_combout\,
	combout => \sd1|block_read~0_combout\);

-- Location: LCCOMB_X49_Y23_N8
\sd1|Selector98~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector98~0_combout\ = (\sd1|state.init~q\) # ((\sd1|init_busy~q\ & !\sd1|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.init~q\,
	datac => \sd1|init_busy~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector98~0_combout\);

-- Location: FF_X49_Y23_N9
\sd1|init_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector98~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|init_busy~q\);

-- Location: LCCOMB_X49_Y21_N14
\sd1|Selector87~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector87~0_combout\ = (\sd1|block_read~q\ & \sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|block_read~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector87~0_combout\);

-- Location: FF_X49_Y21_N15
\sd1|state.read_block_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector87~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_cmd~q\);

-- Location: LCCOMB_X49_Y21_N28
\sd1|Selector134~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector134~1_combout\ = (\sd1|state.idle~q\ & ((\sd1|block_start_ack~q\) # ((\sd1|block_write~q\) # (\sd1|block_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_start_ack~q\,
	datab => \sd1|block_write~q\,
	datac => \sd1|block_read~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector134~1_combout\);

-- Location: LCCOMB_X49_Y21_N10
\sd1|Selector134~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector134~2_combout\ = (\sd1|Selector134~1_combout\) # ((!\sd1|state.write_block_cmd~q\ & (!\sd1|state.read_block_cmd~q\ & \sd1|block_start_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_cmd~q\,
	datab => \sd1|state.read_block_cmd~q\,
	datac => \sd1|block_start_ack~q\,
	datad => \sd1|Selector134~1_combout\,
	combout => \sd1|Selector134~2_combout\);

-- Location: FF_X49_Y21_N11
\sd1|block_start_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector134~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_start_ack~q\);

-- Location: LCCOMB_X49_Y21_N18
\sd1|block_read~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|block_read~1_combout\ = (\sd1|init_busy~q\) # (\sd1|block_start_ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|init_busy~q\,
	datad => \sd1|block_start_ack~q\,
	combout => \sd1|block_read~1_combout\);

-- Location: CLKCTRL_G15
\sd1|block_read~1clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sd1|block_read~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sd1|block_read~1clkctrl_outclk\);

-- Location: FF_X46_Y19_N27
\sd1|block_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|block_read~0_combout\,
	clrn => \sd1|ALT_INV_block_read~1clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_read~q\);

-- Location: LCCOMB_X46_Y19_N30
\sd1|Selector86~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector86~0_combout\ = (!\sd1|block_read~q\ & (\sd1|state.idle~q\ & !\sd1|block_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_read~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|block_write~q\,
	combout => \sd1|Selector86~0_combout\);

-- Location: LCCOMB_X49_Y18_N22
\sd1|Selector89~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector89~2_combout\ = (\sd1|Equal9~2_combout\ & (\sd1|state.receive_byte~q\ & !\sd1|sclk_sig~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector89~2_combout\);

-- Location: LCCOMB_X50_Y19_N28
\sd1|Selector116~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector116~0_combout\ = (\sd1|state.write_block_data~q\ & ((\sd1|Equal11~0_combout\) # ((\sd1|return_state.write_block_wait~q\)))) # (!\sd1|state.write_block_data~q\ & (((\sd1|return_state.write_block_wait~q\ & !\sd1|Selector102~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|return_state.write_block_wait~q\,
	datad => \sd1|Selector102~0_combout\,
	combout => \sd1|Selector116~0_combout\);

-- Location: FF_X50_Y19_N29
\sd1|return_state.write_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector116~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.write_block_wait~q\);

-- Location: LCCOMB_X50_Y19_N2
\sd1|Selector86~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector86~1_combout\ = (\SD_MISO~input_o\ & !\sd1|sclk_sig~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_MISO~input_o\,
	datac => \sd1|sclk_sig~q\,
	combout => \sd1|Selector86~1_combout\);

-- Location: LCCOMB_X50_Y19_N16
\sd1|Selector97~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector97~0_combout\ = (\sd1|Selector89~2_combout\ & ((\sd1|return_state.write_block_wait~q\) # ((\sd1|state.write_block_wait~q\ & !\sd1|Selector86~1_combout\)))) # (!\sd1|Selector89~2_combout\ & (((\sd1|state.write_block_wait~q\ & 
-- !\sd1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector89~2_combout\,
	datab => \sd1|return_state.write_block_wait~q\,
	datac => \sd1|state.write_block_wait~q\,
	datad => \sd1|Selector86~1_combout\,
	combout => \sd1|Selector97~0_combout\);

-- Location: FF_X50_Y19_N17
\sd1|state.write_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector97~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_wait~q\);

-- Location: LCCOMB_X50_Y19_N0
\sd1|recv_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[0]~2_combout\ = (\sd1|recv_data[0]~1_combout\ & (\SD_MISO~input_o\ & (\sd1|state.receive_byte~q\))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_MISO~input_o\,
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(0),
	datad => \sd1|recv_data[0]~1_combout\,
	combout => \sd1|recv_data[0]~2_combout\);

-- Location: FF_X50_Y19_N1
\sd1|recv_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(0));

-- Location: LCCOMB_X50_Y18_N14
\sd1|Selector82~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector82~0_combout\ = (\sd1|state.init~q\ & \sd1|Equal9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.init~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector82~0_combout\);

-- Location: FF_X50_Y18_N15
\sd1|state.cmd0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector82~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd0~q\);

-- Location: LCCOMB_X50_Y21_N28
\sd1|Selector102~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector102~1_combout\ = (\sd1|state.cmd0~q\) # ((\sd1|return_state.cmd55~q\ & ((\sd1|Selector95~1_combout\) # (!\sd1|Selector102~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector95~1_combout\,
	datab => \sd1|Selector102~0_combout\,
	datac => \sd1|return_state.cmd55~q\,
	datad => \sd1|state.cmd0~q\,
	combout => \sd1|Selector102~1_combout\);

-- Location: FF_X50_Y21_N29
\sd1|return_state.cmd55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector102~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cmd55~q\);

-- Location: LCCOMB_X50_Y19_N20
\sd1|Selector83~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector83~0_combout\ = (\sd1|return_state.cmd55~q\ & ((\sd1|Selector89~2_combout\) # ((\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\)))) # (!\sd1|return_state.cmd55~q\ & (\sd1|recv_data\(0) & ((\sd1|state.poll_cmd~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.cmd55~q\,
	datab => \sd1|recv_data\(0),
	datac => \sd1|Selector89~2_combout\,
	datad => \sd1|state.poll_cmd~q\,
	combout => \sd1|Selector83~0_combout\);

-- Location: FF_X50_Y19_N21
\sd1|state.cmd55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector83~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd55~q\);

-- Location: LCCOMB_X52_Y19_N14
\sd1|Selector103~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector103~0_combout\ = (\sd1|state.cmd55~q\) # ((\sd1|return_state.cmd41~q\ & ((\sd1|Selector95~1_combout\) # (!\sd1|Selector102~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector102~0_combout\,
	datab => \sd1|Selector95~1_combout\,
	datac => \sd1|return_state.cmd41~q\,
	datad => \sd1|state.cmd55~q\,
	combout => \sd1|Selector103~0_combout\);

-- Location: FF_X52_Y19_N15
\sd1|return_state.cmd41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector103~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cmd41~q\);

-- Location: LCCOMB_X52_Y19_N26
\sd1|Selector84~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector84~0_combout\ = (!\sd1|sclk_sig~q\ & (\sd1|return_state.cmd41~q\ & (\sd1|state.receive_byte~q\ & \sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|return_state.cmd41~q\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector84~0_combout\);

-- Location: FF_X52_Y19_N27
\sd1|state.cmd41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector84~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd41~q\);

-- Location: LCCOMB_X52_Y19_N2
\sd1|Selector104~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector104~0_combout\ = (\sd1|state.cmd41~q\) # ((\sd1|return_state.poll_cmd~q\ & ((\sd1|Selector95~1_combout\) # (!\sd1|Selector102~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd41~q\,
	datab => \sd1|Selector95~1_combout\,
	datac => \sd1|return_state.poll_cmd~q\,
	datad => \sd1|Selector102~0_combout\,
	combout => \sd1|Selector104~0_combout\);

-- Location: FF_X52_Y19_N3
\sd1|return_state.poll_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector104~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.poll_cmd~q\);

-- Location: LCCOMB_X52_Y19_N24
\sd1|Selector85~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector85~0_combout\ = (!\sd1|sclk_sig~q\ & (\sd1|return_state.poll_cmd~q\ & (\sd1|state.receive_byte~q\ & \sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|return_state.poll_cmd~q\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector85~0_combout\);

-- Location: FF_X52_Y19_N25
\sd1|state.poll_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector85~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.poll_cmd~q\);

-- Location: LCCOMB_X50_Y19_N4
\sd1|Selector86~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector86~2_combout\ = (\sd1|state.write_block_wait~q\ & ((\sd1|Selector86~1_combout\) # ((!\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\)))) # (!\sd1|state.write_block_wait~q\ & (((!\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~q\,
	datab => \sd1|Selector86~1_combout\,
	datac => \sd1|recv_data\(0),
	datad => \sd1|state.poll_cmd~q\,
	combout => \sd1|Selector86~2_combout\);

-- Location: LCCOMB_X50_Y20_N24
\sd1|Selector105~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector105~0_combout\ = (\sd1|return_state.idle~q\ & (\sd1|sd_read_flag~q\ $ (\sd1|host_read_flag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_read_flag~q\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|return_state.idle~q\,
	combout => \sd1|Selector105~0_combout\);

-- Location: LCCOMB_X50_Y20_N20
\sd1|Selector105~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector105~1_combout\ = (\sd1|state.read_block_data~q\ & ((\sd1|Equal10~3_combout\ & (!\sd1|byte_counter\(0))) # (!\sd1|Equal10~3_combout\ & ((\sd1|Selector105~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|Equal10~3_combout\,
	datac => \sd1|byte_counter\(0),
	datad => \sd1|Selector105~0_combout\,
	combout => \sd1|Selector105~1_combout\);

-- Location: LCCOMB_X50_Y17_N16
\sd1|return_state.rst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|return_state.rst~0_combout\ = (\sd1|Equal11~0_combout\ & (((!\sd1|state.read_block_wait~q\)) # (!\sd1|process_5~1_combout\))) # (!\sd1|Equal11~0_combout\ & (!\sd1|state.write_block_data~q\ & ((!\sd1|state.read_block_wait~q\) # 
-- (!\sd1|process_5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|process_5~1_combout\,
	datac => \sd1|state.read_block_wait~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|return_state.rst~0_combout\);

-- Location: LCCOMB_X50_Y17_N2
\sd1|Selector105~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector105~2_combout\ = (\sd1|Selector105~1_combout\) # ((\sd1|return_state.idle~q\ & ((!\sd1|return_state.rst~0_combout\) # (!\sd1|WideOr35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr35~0_combout\,
	datab => \sd1|Selector105~1_combout\,
	datac => \sd1|return_state.idle~q\,
	datad => \sd1|return_state.rst~0_combout\,
	combout => \sd1|Selector105~2_combout\);

-- Location: FF_X50_Y17_N3
\sd1|return_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector105~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.idle~q\);

-- Location: LCCOMB_X50_Y19_N10
\sd1|Selector86~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector86~3_combout\ = (\sd1|Selector86~0_combout\) # ((\sd1|Selector86~2_combout\) # ((\sd1|return_state.idle~q\ & \sd1|Selector89~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector86~0_combout\,
	datab => \sd1|Selector86~2_combout\,
	datac => \sd1|return_state.idle~q\,
	datad => \sd1|Selector89~2_combout\,
	combout => \sd1|Selector86~3_combout\);

-- Location: FF_X50_Y19_N11
\sd1|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector86~3_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.idle~q\);

-- Location: LCCOMB_X54_Y20_N28
\sd1|Selector1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector1~1_combout\ = (\sd1|state.rst~q\ & ((\sd1|state.idle~q\ & ((\sd1|host_write_flag~q\))) # (!\sd1|state.idle~q\ & (\sd1|Selector1~0_combout\)))) # (!\sd1|state.rst~q\ & (((\sd1|host_write_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|Selector1~0_combout\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector1~1_combout\);

-- Location: FF_X54_Y20_N29
\sd1|sd_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector1~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sd_write_flag~q\);

-- Location: LCCOMB_X55_Y20_N28
\sd1|host_write_flag~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|host_write_flag~0_combout\ = !\sd1|sd_write_flag~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|sd_write_flag~q\,
	combout => \sd1|host_write_flag~0_combout\);

-- Location: FF_X55_Y20_N29
\sd1|host_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|host_write_flag~0_combout\,
	ena => \rom_select|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|host_write_flag~q\);

-- Location: LCCOMB_X54_Y20_N4
\sd1|process_5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_5~0_combout\ = \sd1|host_write_flag~q\ $ (\sd1|sd_write_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|host_write_flag~q\,
	datad => \sd1|sd_write_flag~q\,
	combout => \sd1|process_5~0_combout\);

-- Location: LCCOMB_X52_Y19_N8
\sd1|Selector96~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector96~1_combout\ = (\sd1|Selector96~0_combout\) # ((\sd1|Selector95~1_combout\ & ((\sd1|process_5~0_combout\) # (!\sd1|sd_write_flag~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|Selector95~1_combout\,
	datac => \sd1|Selector96~0_combout\,
	datad => \sd1|process_5~0_combout\,
	combout => \sd1|Selector96~1_combout\);

-- Location: FF_X52_Y19_N9
\sd1|state.write_block_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector96~1_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_byte~q\);

-- Location: LCCOMB_X50_Y20_N26
\sd1|Selector134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector134~0_combout\ = (!\sd1|state.read_block_cmd~q\ & !\sd1|state.write_block_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.read_block_cmd~q\,
	datad => \sd1|state.write_block_cmd~q\,
	combout => \sd1|Selector134~0_combout\);

-- Location: LCCOMB_X50_Y19_N8
\sd1|WideOr22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr22~0_combout\ = (!\sd1|state.cmd55~q\ & (\sd1|Selector134~0_combout\ & (!\sd1|state.cmd0~q\ & !\sd1|state.cmd41~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd55~q\,
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.cmd0~q\,
	datad => \sd1|state.cmd41~q\,
	combout => \sd1|WideOr22~0_combout\);

-- Location: LCCOMB_X49_Y20_N30
\sd1|Selector90~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector90~0_combout\ = ((\sd1|state.send_cmd~q\ & ((!\sd1|sclk_sig~q\) # (!\sd1|Equal9~2_combout\)))) # (!\sd1|WideOr22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|WideOr22~0_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector90~0_combout\);

-- Location: FF_X49_Y20_N31
\sd1|state.send_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector90~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_cmd~q\);

-- Location: LCCOMB_X50_Y18_N28
\sd1|Selector72~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector72~0_combout\ = (\sd1|sclk_sig~q\ & (((\sd1|state.write_block_byte~q\) # (\sd1|state.send_cmd~q\)))) # (!\sd1|sclk_sig~q\ & (\sd1|state.receive_byte~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.write_block_byte~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector72~0_combout\);

-- Location: LCCOMB_X50_Y18_N8
\sd1|Selector72~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector72~1_combout\ = (!\sd1|Equal9~2_combout\ & ((\sd1|state.init~q\) # (\sd1|Selector72~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.init~q\,
	datad => \sd1|Selector72~0_combout\,
	combout => \sd1|Selector72~1_combout\);

-- Location: LCCOMB_X50_Y19_N12
\sd1|WideOr23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr23~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|state.poll_cmd~q\) # ((\sd1|state.write_block_wait~q\) # (\sd1|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_init~q\,
	datab => \sd1|state.poll_cmd~q\,
	datac => \sd1|state.write_block_wait~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|WideOr23~0_combout\);

-- Location: LCCOMB_X51_Y19_N16
\sd1|Selector2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector2~1_combout\ = (!\sd1|state.write_block_byte~q\ & !\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.write_block_byte~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector2~1_combout\);

-- Location: LCCOMB_X50_Y19_N26
\sd1|Selector71~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector71~0_combout\ = (!\sd1|WideOr23~0_combout\ & ((\sd1|sclk_sig~q\ & (!\sd1|state.receive_byte~q\)) # (!\sd1|sclk_sig~q\ & ((\sd1|Selector2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr23~0_combout\,
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|Selector2~1_combout\,
	combout => \sd1|Selector71~0_combout\);

-- Location: LCCOMB_X50_Y17_N4
\sd1|Selector71~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector71~1_combout\ = (\sd1|Selector71~0_combout\ & (!\sd1|Selector89~4_combout\ & ((\sd1|bit_counter~2_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector71~0_combout\,
	datab => \sd1|bit_counter~2_combout\,
	datac => \sd1|Selector89~4_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector71~1_combout\);

-- Location: LCCOMB_X49_Y18_N16
\sd1|Selector91~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector91~0_combout\ = (\sd1|state.receive_byte_wait~q\ & ((\sd1|sclk_sig~q\) # (\SD_MISO~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datac => \SD_MISO~input_o\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector91~0_combout\);

-- Location: LCCOMB_X49_Y18_N4
\sd1|Selector75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector75~0_combout\ = (\sd1|bit_counter\(3) & ((\sd1|state.read_block_wait~q\) # ((\sd1|Selector91~0_combout\) # (!\sd1|Selector71~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|bit_counter\(3),
	datac => \sd1|Selector71~1_combout\,
	datad => \sd1|Selector91~0_combout\,
	combout => \sd1|Selector75~0_combout\);

-- Location: LCCOMB_X49_Y18_N14
\sd1|Selector77~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector77~0_combout\ = (!\sd1|sclk_sig~q\ & (!\SD_MISO~input_o\ & \sd1|state.receive_byte_wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datac => \SD_MISO~input_o\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector77~0_combout\);

-- Location: LCCOMB_X50_Y17_N20
\sd1|Selector76~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector76~3_combout\ = (((\sd1|process_5~1_combout\ & !\sd1|Selector2~2_combout\)) # (!\sd1|Selector76~2_combout\)) # (!\sd1|Selector71~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector71~0_combout\,
	datab => \sd1|process_5~1_combout\,
	datac => \sd1|Selector2~2_combout\,
	datad => \sd1|Selector76~2_combout\,
	combout => \sd1|Selector76~3_combout\);

-- Location: LCCOMB_X50_Y17_N0
\sd1|Selector76~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector76~5_combout\ = (!\sd1|Selector76~7_combout\ & (\sd1|WideOr22~0_combout\ & ((!\sd1|state.write_block_data~q\) # (!\sd1|bit_counter~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~7_combout\,
	datab => \sd1|bit_counter~2_combout\,
	datac => \sd1|WideOr22~0_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector76~5_combout\);

-- Location: LCCOMB_X49_Y18_N12
\sd1|Selector77~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector77~1_combout\ = (\sd1|state.receive_byte_wait~q\) # ((\sd1|state.read_block_wait~q\ & ((\SD_MISO~input_o\) # (\sd1|sclk_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte_wait~q\,
	datab => \sd1|state.read_block_wait~q\,
	datac => \SD_MISO~input_o\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector77~1_combout\);

-- Location: LCCOMB_X50_Y18_N26
\sd1|Selector77~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector77~2_combout\ = (\sd1|bit_counter\(1) & (((\sd1|Selector77~1_combout\) # (!\sd1|Selector76~2_combout\)) # (!\sd1|Selector71~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter\(1),
	datab => \sd1|Selector71~0_combout\,
	datac => \sd1|Selector76~2_combout\,
	datad => \sd1|Selector77~1_combout\,
	combout => \sd1|Selector77~2_combout\);

-- Location: LCCOMB_X49_Y17_N16
\sd1|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~0_combout\ = \sd1|bit_counter\(0) $ (VCC)
-- \sd1|Add0~1\ = CARRY(\sd1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|bit_counter\(0),
	datad => VCC,
	combout => \sd1|Add0~0_combout\,
	cout => \sd1|Add0~1\);

-- Location: LCCOMB_X49_Y17_N0
\sd1|Selector78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector78~0_combout\ = (\sd1|Selector76~3_combout\ & ((\sd1|bit_counter\(0)) # ((\sd1|Selector72~1_combout\ & \sd1|Add0~0_combout\)))) # (!\sd1|Selector76~3_combout\ & (((\sd1|Selector72~1_combout\ & \sd1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~3_combout\,
	datab => \sd1|bit_counter\(0),
	datac => \sd1|Selector72~1_combout\,
	datad => \sd1|Add0~0_combout\,
	combout => \sd1|Selector78~0_combout\);

-- Location: LCCOMB_X50_Y19_N22
\sd1|Selector70~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector70~0_combout\ = (\sd1|state.idle~q\) # ((\sd1|state.write_block_wait~q\) # ((!\sd1|response_mode~q\) # (!\sd1|state.rst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|state.write_block_wait~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|response_mode~q\,
	combout => \sd1|Selector70~0_combout\);

-- Location: LCCOMB_X50_Y19_N18
\sd1|Selector70~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector70~1_combout\ = (\sd1|Equal11~0_combout\ & ((\sd1|state.write_block_data~q\) # ((!\sd1|Selector70~0_combout\)))) # (!\sd1|Equal11~0_combout\ & (\sd1|response_mode~q\ & ((\sd1|state.write_block_data~q\) # (!\sd1|Selector70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|response_mode~q\,
	datad => \sd1|Selector70~0_combout\,
	combout => \sd1|Selector70~1_combout\);

-- Location: FF_X50_Y19_N19
\sd1|response_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector70~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|response_mode~q\);

-- Location: LCCOMB_X49_Y17_N4
\sd1|Selector78~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector78~1_combout\ = (\sd1|Selector78~0_combout\) # (((\sd1|Selector77~0_combout\ & \sd1|response_mode~q\)) # (!\sd1|Selector76~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector77~0_combout\,
	datab => \sd1|Selector78~0_combout\,
	datac => \sd1|Selector76~5_combout\,
	datad => \sd1|response_mode~q\,
	combout => \sd1|Selector78~1_combout\);

-- Location: FF_X49_Y17_N5
\sd1|bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector78~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(0));

-- Location: LCCOMB_X49_Y17_N18
\sd1|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~2_combout\ = (\sd1|bit_counter\(1) & (\sd1|Add0~1\ & VCC)) # (!\sd1|bit_counter\(1) & (!\sd1|Add0~1\))
-- \sd1|Add0~3\ = CARRY((!\sd1|bit_counter\(1) & !\sd1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter\(1),
	datad => VCC,
	cin => \sd1|Add0~1\,
	combout => \sd1|Add0~2_combout\,
	cout => \sd1|Add0~3\);

-- Location: LCCOMB_X50_Y18_N20
\sd1|Selector77~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector77~3_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|Add0~2_combout\ & ((\sd1|state.init~q\) # (\sd1|Selector72~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|Add0~2_combout\,
	datac => \sd1|state.init~q\,
	datad => \sd1|Selector72~0_combout\,
	combout => \sd1|Selector77~3_combout\);

-- Location: LCCOMB_X50_Y18_N30
\sd1|Selector77~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector77~4_combout\ = (\sd1|Selector77~0_combout\) # (((\sd1|Selector77~2_combout\) # (\sd1|Selector77~3_combout\)) # (!\sd1|Selector76~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector77~0_combout\,
	datab => \sd1|Selector76~5_combout\,
	datac => \sd1|Selector77~2_combout\,
	datad => \sd1|Selector77~3_combout\,
	combout => \sd1|Selector77~4_combout\);

-- Location: FF_X50_Y18_N31
\sd1|bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector77~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(1));

-- Location: LCCOMB_X49_Y17_N20
\sd1|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~4_combout\ = (\sd1|bit_counter\(2) & ((GND) # (!\sd1|Add0~3\))) # (!\sd1|bit_counter\(2) & (\sd1|Add0~3\ $ (GND)))
-- \sd1|Add0~5\ = CARRY((\sd1|bit_counter\(2)) # (!\sd1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter\(2),
	datad => VCC,
	cin => \sd1|Add0~3\,
	combout => \sd1|Add0~4_combout\,
	cout => \sd1|Add0~5\);

-- Location: LCCOMB_X49_Y17_N2
\sd1|Selector76~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector76~4_combout\ = (\sd1|Selector76~3_combout\ & ((\sd1|bit_counter\(2)) # ((\sd1|Add0~4_combout\ & \sd1|Selector72~1_combout\)))) # (!\sd1|Selector76~3_combout\ & (\sd1|Add0~4_combout\ & (\sd1|Selector72~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~3_combout\,
	datab => \sd1|Add0~4_combout\,
	datac => \sd1|Selector72~1_combout\,
	datad => \sd1|bit_counter\(2),
	combout => \sd1|Selector76~4_combout\);

-- Location: LCCOMB_X49_Y17_N12
\sd1|Selector76~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector76~6_combout\ = (\sd1|Selector76~4_combout\) # (((\sd1|Selector77~0_combout\ & !\sd1|response_mode~q\)) # (!\sd1|Selector76~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector77~0_combout\,
	datab => \sd1|Selector76~4_combout\,
	datac => \sd1|Selector76~5_combout\,
	datad => \sd1|response_mode~q\,
	combout => \sd1|Selector76~6_combout\);

-- Location: FF_X49_Y17_N13
\sd1|bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector76~6_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(2));

-- Location: LCCOMB_X49_Y17_N22
\sd1|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~6_combout\ = (\sd1|bit_counter\(3) & (\sd1|Add0~5\ & VCC)) # (!\sd1|bit_counter\(3) & (!\sd1|Add0~5\))
-- \sd1|Add0~7\ = CARRY((!\sd1|bit_counter\(3) & !\sd1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter\(3),
	datad => VCC,
	cin => \sd1|Add0~5\,
	combout => \sd1|Add0~6_combout\,
	cout => \sd1|Add0~7\);

-- Location: LCCOMB_X49_Y18_N30
\sd1|Selector75~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector75~2_combout\ = (\sd1|Selector75~1_combout\) # ((\sd1|Selector75~0_combout\) # ((\sd1|Selector72~1_combout\ & \sd1|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector75~1_combout\,
	datab => \sd1|Selector72~1_combout\,
	datac => \sd1|Selector75~0_combout\,
	datad => \sd1|Add0~6_combout\,
	combout => \sd1|Selector75~2_combout\);

-- Location: FF_X49_Y18_N31
\sd1|bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector75~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(3));

-- Location: LCCOMB_X49_Y17_N24
\sd1|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~8_combout\ = (\sd1|bit_counter\(4) & ((GND) # (!\sd1|Add0~7\))) # (!\sd1|bit_counter\(4) & (\sd1|Add0~7\ $ (GND)))
-- \sd1|Add0~9\ = CARRY((\sd1|bit_counter\(4)) # (!\sd1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter\(4),
	datad => VCC,
	cin => \sd1|Add0~7\,
	combout => \sd1|Add0~8_combout\,
	cout => \sd1|Add0~9\);

-- Location: LCCOMB_X50_Y17_N24
\sd1|Selector74~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector74~0_combout\ = (\sd1|bit_counter\(4) & (((!\sd1|Selector2~2_combout\ & \sd1|process_5~1_combout\)) # (!\sd1|Selector71~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector2~2_combout\,
	datab => \sd1|process_5~1_combout\,
	datac => \sd1|Selector71~1_combout\,
	datad => \sd1|bit_counter\(4),
	combout => \sd1|Selector74~0_combout\);

-- Location: LCCOMB_X50_Y17_N6
\sd1|Selector74~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector74~1_combout\ = (\sd1|Selector74~0_combout\) # (((\sd1|Add0~8_combout\ & \sd1|Selector72~1_combout\)) # (!\sd1|WideOr22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add0~8_combout\,
	datab => \sd1|Selector74~0_combout\,
	datac => \sd1|WideOr22~0_combout\,
	datad => \sd1|Selector72~1_combout\,
	combout => \sd1|Selector74~1_combout\);

-- Location: FF_X50_Y17_N7
\sd1|bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector74~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(4));

-- Location: LCCOMB_X50_Y20_N12
\sd1|bit_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~3_combout\ = (\sd1|bit_counter\(5) & (!\sd1|Equal10~3_combout\ & (\sd1|host_read_flag~q\ $ (\sd1|sd_read_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|host_read_flag~q\,
	datab => \sd1|bit_counter\(5),
	datac => \sd1|sd_read_flag~q\,
	datad => \sd1|Equal10~3_combout\,
	combout => \sd1|bit_counter~3_combout\);

-- Location: LCCOMB_X50_Y20_N4
\sd1|Selector73~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~0_combout\ = ((!\sd1|bit_counter~2_combout\ & \sd1|bit_counter\(5))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~2_combout\,
	datab => \sd1|bit_counter\(5),
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector73~0_combout\);

-- Location: LCCOMB_X49_Y17_N26
\sd1|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~10_combout\ = (\sd1|bit_counter\(5) & (\sd1|Add0~9\ & VCC)) # (!\sd1|bit_counter\(5) & (!\sd1|Add0~9\))
-- \sd1|Add0~11\ = CARRY((!\sd1|bit_counter\(5) & !\sd1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|bit_counter\(5),
	datad => VCC,
	cin => \sd1|Add0~9\,
	combout => \sd1|Add0~10_combout\,
	cout => \sd1|Add0~11\);

-- Location: LCCOMB_X50_Y18_N6
\sd1|Selector73~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~2_combout\ = ((!\sd1|Equal9~2_combout\ & \sd1|Add0~10_combout\)) # (!\sd1|state.init~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.init~q\,
	datac => \sd1|Add0~10_combout\,
	combout => \sd1|Selector73~2_combout\);

-- Location: LCCOMB_X49_Y18_N18
\sd1|Selector73~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~1_combout\ = (\sd1|state.receive_byte_wait~q\ & (\sd1|process_5~1_combout\ & (\sd1|bit_counter\(5)))) # (!\sd1|state.receive_byte_wait~q\ & (((\sd1|process_5~1_combout\ & \sd1|bit_counter\(5))) # (!\sd1|state.read_block_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte_wait~q\,
	datab => \sd1|process_5~1_combout\,
	datac => \sd1|bit_counter\(5),
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector73~1_combout\);

-- Location: LCCOMB_X49_Y18_N26
\sd1|Selector73~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~3_combout\ = (\sd1|Selector73~2_combout\ & (\sd1|Selector73~1_combout\ & ((\sd1|bit_counter\(5)) # (!\sd1|WideOr23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector73~2_combout\,
	datab => \sd1|bit_counter\(5),
	datac => \sd1|WideOr23~0_combout\,
	datad => \sd1|Selector73~1_combout\,
	combout => \sd1|Selector73~3_combout\);

-- Location: LCCOMB_X50_Y18_N10
\sd1|Selector73~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~5_combout\ = (\sd1|sclk_sig~q\ & (((\sd1|state.write_block_byte~q\) # (\sd1|state.send_cmd~q\)))) # (!\sd1|sclk_sig~q\ & (\sd1|state.receive_byte~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.write_block_byte~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector73~5_combout\);

-- Location: LCCOMB_X50_Y18_N24
\sd1|Selector73~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~6_combout\ = (\sd1|Selector73~5_combout\ & ((\sd1|Equal9~2_combout\) # (!\sd1|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datac => \sd1|Add0~10_combout\,
	datad => \sd1|Selector73~5_combout\,
	combout => \sd1|Selector73~6_combout\);

-- Location: LCCOMB_X50_Y20_N30
\sd1|Selector73~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~4_combout\ = (\sd1|sclk_sig~q\ & (((\sd1|state.receive_byte~q\)))) # (!\sd1|sclk_sig~q\ & ((\sd1|state.write_block_byte~q\) # ((\sd1|state.send_cmd~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector73~4_combout\);

-- Location: LCCOMB_X50_Y20_N18
\sd1|Selector73~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~7_combout\ = (\sd1|Selector73~3_combout\ & (!\sd1|Selector73~6_combout\ & ((\sd1|bit_counter\(5)) # (!\sd1|Selector73~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector73~3_combout\,
	datab => \sd1|Selector73~6_combout\,
	datac => \sd1|Selector73~4_combout\,
	datad => \sd1|bit_counter\(5),
	combout => \sd1|Selector73~7_combout\);

-- Location: LCCOMB_X50_Y20_N16
\sd1|Selector73~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector73~8_combout\ = (\sd1|Selector73~0_combout\ & (\sd1|Selector73~7_combout\ & ((\sd1|bit_counter~3_combout\) # (!\sd1|state.read_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~3_combout\,
	datab => \sd1|Selector73~0_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|Selector73~7_combout\,
	combout => \sd1|Selector73~8_combout\);

-- Location: FF_X50_Y20_N17
\sd1|bit_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector73~8_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(5));

-- Location: LCCOMB_X49_Y17_N28
\sd1|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~12_combout\ = (\sd1|bit_counter\(6) & ((GND) # (!\sd1|Add0~11\))) # (!\sd1|bit_counter\(6) & (\sd1|Add0~11\ $ (GND)))
-- \sd1|Add0~13\ = CARRY((\sd1|bit_counter\(6)) # (!\sd1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|bit_counter\(6),
	datad => VCC,
	cin => \sd1|Add0~11\,
	combout => \sd1|Add0~12_combout\,
	cout => \sd1|Add0~13\);

-- Location: LCCOMB_X49_Y18_N24
\sd1|Selector71~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector71~4_combout\ = ((\sd1|process_5~1_combout\ & ((\sd1|state.read_block_wait~q\) # (\sd1|state.receive_byte_wait~q\)))) # (!\sd1|Selector71~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|process_5~1_combout\,
	datac => \sd1|Selector71~1_combout\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector71~4_combout\);

-- Location: LCCOMB_X49_Y17_N8
\sd1|Selector72~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector72~2_combout\ = (\sd1|Selector72~1_combout\ & ((\sd1|Add0~12_combout\) # ((\sd1|bit_counter\(6) & \sd1|Selector71~4_combout\)))) # (!\sd1|Selector72~1_combout\ & (((\sd1|bit_counter\(6) & \sd1|Selector71~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector72~1_combout\,
	datab => \sd1|Add0~12_combout\,
	datac => \sd1|bit_counter\(6),
	datad => \sd1|Selector71~4_combout\,
	combout => \sd1|Selector72~2_combout\);

-- Location: FF_X49_Y17_N9
\sd1|bit_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector72~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(6));

-- Location: LCCOMB_X49_Y17_N30
\sd1|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add0~14_combout\ = \sd1|Add0~13\ $ (!\sd1|bit_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sd1|bit_counter\(7),
	cin => \sd1|Add0~13\,
	combout => \sd1|Add0~14_combout\);

-- Location: LCCOMB_X50_Y17_N26
\sd1|Selector71~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector71~2_combout\ = (\sd1|bit_counter\(7) & (((!\sd1|Selector2~2_combout\ & \sd1|process_5~1_combout\)) # (!\sd1|Selector71~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector2~2_combout\,
	datab => \sd1|process_5~1_combout\,
	datac => \sd1|Selector71~1_combout\,
	datad => \sd1|bit_counter\(7),
	combout => \sd1|Selector71~2_combout\);

-- Location: LCCOMB_X50_Y17_N28
\sd1|Selector71~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector71~3_combout\ = ((\sd1|Selector71~2_combout\) # ((\sd1|Add0~14_combout\ & \sd1|Selector72~1_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|Add0~14_combout\,
	datac => \sd1|Selector71~2_combout\,
	datad => \sd1|Selector72~1_combout\,
	combout => \sd1|Selector71~3_combout\);

-- Location: FF_X50_Y17_N29
\sd1|bit_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector71~3_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|bit_counter\(7));

-- Location: LCCOMB_X49_Y17_N10
\sd1|Equal9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal9~0_combout\ = (!\sd1|bit_counter\(4) & (!\sd1|bit_counter\(5) & (!\sd1|bit_counter\(6) & !\sd1|bit_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter\(4),
	datab => \sd1|bit_counter\(5),
	datac => \sd1|bit_counter\(6),
	datad => \sd1|bit_counter\(7),
	combout => \sd1|Equal9~0_combout\);

-- Location: LCCOMB_X49_Y17_N14
\sd1|Equal9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal9~1_combout\ = (!\sd1|bit_counter\(3) & !\sd1|bit_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|bit_counter\(3),
	datad => \sd1|bit_counter\(2),
	combout => \sd1|Equal9~1_combout\);

-- Location: LCCOMB_X49_Y17_N6
\sd1|Equal9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal9~2_combout\ = (\sd1|Equal9~0_combout\ & (!\sd1|bit_counter\(0) & (\sd1|Equal9~1_combout\ & !\sd1|bit_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~0_combout\,
	datab => \sd1|bit_counter\(0),
	datac => \sd1|Equal9~1_combout\,
	datad => \sd1|bit_counter\(1),
	combout => \sd1|Equal9~2_combout\);

-- Location: LCCOMB_X52_Y19_N12
\sd1|Selector95~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector95~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|sclk_sig~q\ & (\sd1|Equal9~2_combout\ & \sd1|state.write_block_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.write_block_init~q\,
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector95~0_combout\);

-- Location: LCCOMB_X52_Y19_N6
\sd1|Selector95~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector95~2_combout\ = (\sd1|Selector95~0_combout\) # ((\sd1|Selector95~1_combout\ & (\sd1|sd_write_flag~0_combout\ & !\sd1|process_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector95~0_combout\,
	datab => \sd1|Selector95~1_combout\,
	datac => \sd1|sd_write_flag~0_combout\,
	datad => \sd1|process_5~0_combout\,
	combout => \sd1|Selector95~2_combout\);

-- Location: FF_X52_Y19_N7
\sd1|state.write_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector95~2_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_data~q\);

-- Location: LCCOMB_X51_Y18_N30
\sd1|Selector76~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector76~2_combout\ = (!\sd1|state.write_block_data~q\ & !\sd1|state.read_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datad => \sd1|state.read_block_data~q\,
	combout => \sd1|Selector76~2_combout\);

-- Location: LCCOMB_X51_Y18_N20
\sd1|Selector108~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector108~0_combout\ = (\sd1|state.read_block_wait~q\) # ((\sd1|Selector76~2_combout\ & ((\sd1|WideOr22~0_combout\))) # (!\sd1|Selector76~2_combout\ & (!\sd1|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~2_combout\,
	datab => \sd1|state.read_block_wait~q\,
	datac => \sd1|Equal11~0_combout\,
	datad => \sd1|WideOr22~0_combout\,
	combout => \sd1|Selector108~0_combout\);

-- Location: LCCOMB_X51_Y18_N18
\sd1|Selector108~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector108~1_combout\ = (\sd1|Selector59~0_combout\) # ((\sd1|Selector75~1_combout\) # ((\sd1|Selector108~0_combout\ & \sd1|return_state.read_block_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector59~0_combout\,
	datab => \sd1|Selector108~0_combout\,
	datac => \sd1|return_state.read_block_data~q\,
	datad => \sd1|Selector75~1_combout\,
	combout => \sd1|Selector108~1_combout\);

-- Location: FF_X51_Y18_N19
\sd1|return_state.read_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector108~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.read_block_data~q\);

-- Location: LCCOMB_X50_Y19_N24
\sd1|sd_read_flag~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|sd_read_flag~0_combout\ = (\sd1|return_state.read_block_data~q\ & (\sd1|Equal9~2_combout\ & (!\sd1|sclk_sig~q\ & !\sd1|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_data~q\,
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|Equal11~0_combout\,
	combout => \sd1|sd_read_flag~0_combout\);

-- Location: LCCOMB_X56_Y23_N12
\sd1|dout[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[7]~7_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(7))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(7),
	datac => \sd1|dout\(7),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[7]~7_combout\);

-- Location: LCCOMB_X56_Y23_N22
\sd1|Selector126~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector126~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.idle~q\,
	datad => \sd1|dout\(7),
	combout => \sd1|Selector126~0_combout\);

-- Location: FF_X56_Y23_N13
\sd1|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[7]~7_combout\,
	asdata => \sd1|Selector126~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(7));

-- Location: LCCOMB_X55_Y23_N0
\D[7]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~68_combout\ = (\UART_nCS~2_combout\ & ((\t80s:cpu|u0|A\(0) & ((!\sd1|process_5~0_combout\))) # (!\t80s:cpu|u0|A\(0) & (\sd1|dout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \UART_nCS~2_combout\,
	datac => \sd1|dout\(7),
	datad => \sd1|process_5~0_combout\,
	combout => \D[7]~68_combout\);

-- Location: LCCOMB_X55_Y23_N12
\D[7]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~76_combout\ = (!\UART_nCS~1_combout\ & ((\SD_nCS~2_combout\ & ((\D[7]~68_combout\))) # (!\SD_nCS~2_combout\ & (\D[7]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~2_combout\,
	datab => \UART_nCS~1_combout\,
	datac => \D[7]~75_combout\,
	datad => \D[7]~68_combout\,
	combout => \D[7]~76_combout\);

-- Location: LCCOMB_X55_Y23_N4
\D[7]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~79_combout\ = (\D[7]~76_combout\) # ((\UART_nCS~0_combout\ & (\SD_nCS~1_combout\ & \D[7]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~0_combout\,
	datab => \SD_nCS~1_combout\,
	datac => \D[7]~78_combout\,
	datad => \D[7]~76_combout\,
	combout => \D[7]~79_combout\);

-- Location: FF_X55_Y23_N5
\t80s:cpu|DI_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[7]~79_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(7));

-- Location: LCCOMB_X46_Y23_N20
\t80s:cpu|u0|TmpAddr[9]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[9]~41_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux265~2_combout\) # ((\t80s:cpu|u0|Add5~18_combout\ & \t80s:cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Add5~18_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[9]~41_combout\);

-- Location: LCCOMB_X46_Y23_N18
\t80s:cpu|u0|TmpAddr[9]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[9]~40_combout\ = (!\t80s:cpu|u0|mcode|Mux265~2_combout\ & (\t80s:cpu|u0|Add5~18_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux265~2_combout\,
	datab => \t80s:cpu|u0|Add5~18_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|TmpAddr[9]~40_combout\);

-- Location: LCCOMB_X46_Y23_N30
\t80s:cpu|u0|TmpAddr[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[9]~6_combout\ = (\t80s:cpu|DI_Reg\(1) & (\t80s:cpu|u0|TmpAddr[9]~41_combout\)) # (!\t80s:cpu|DI_Reg\(1) & ((\t80s:cpu|u0|TmpAddr[9]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TmpAddr[9]~41_combout\,
	datac => \t80s:cpu|DI_Reg\(1),
	datad => \t80s:cpu|u0|TmpAddr[9]~40_combout\,
	combout => \t80s:cpu|u0|TmpAddr[9]~6_combout\);

-- Location: FF_X46_Y23_N31
\t80s:cpu|u0|TmpAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[9]~6_combout\,
	asdata => \t80s:cpu|DI_Reg\(1),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(9));

-- Location: LCCOMB_X43_Y22_N26
\t80s:cpu|u0|PC~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~60_combout\ = (\t80s:cpu|u0|process_0~0_combout\ & (((\t80s:cpu|u0|TmpAddr\(9))))) # (!\t80s:cpu|u0|process_0~0_combout\ & (\t80s:cpu|u0|I\(1) & ((\t80s:cpu|u0|Add1~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~0_combout\,
	datab => \t80s:cpu|u0|I\(1),
	datac => \t80s:cpu|u0|TmpAddr\(9),
	datad => \t80s:cpu|u0|Add1~196_combout\,
	combout => \t80s:cpu|u0|PC~60_combout\);

-- Location: LCCOMB_X43_Y22_N28
\t80s:cpu|u0|PC~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~61_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|Regs|Mux38~4_combout\))) # (!\t80s:cpu|u0|mcode|Mux294~0_combout\ & (\t80s:cpu|u0|PC~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~60_combout\,
	datac => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux38~4_combout\,
	combout => \t80s:cpu|u0|PC~61_combout\);

-- Location: LCCOMB_X43_Y22_N2
\t80s:cpu|u0|PC~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~62_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (\t80s:cpu|DI_Reg\(1))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|DI_Reg\(1),
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|PC~61_combout\,
	combout => \t80s:cpu|u0|PC~62_combout\);

-- Location: LCCOMB_X47_Y25_N24
\t80s:cpu|u0|PC~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~63_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~62_combout\) # ((\t80s:cpu|u0|PC~44_combout\ & \t80s:cpu|u0|PC\(9))))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~62_combout\,
	datab => \t80s:cpu|u0|PC~44_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|PC\(9),
	combout => \t80s:cpu|u0|PC~63_combout\);

-- Location: LCCOMB_X47_Y25_N4
\t80s:cpu|u0|Add4~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~42_combout\ = (\t80s:cpu|u0|mcode|Mux293~0_combout\ & \t80s:cpu|u0|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datad => \t80s:cpu|u0|Add2~18_combout\,
	combout => \t80s:cpu|u0|Add4~42_combout\);

-- Location: LCCOMB_X47_Y25_N10
\t80s:cpu|u0|Add4~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~43_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~18_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datac => \t80s:cpu|u0|Add3~18_combout\,
	datad => \t80s:cpu|u0|PC~63_combout\,
	combout => \t80s:cpu|u0|Add4~43_combout\);

-- Location: LCCOMB_X47_Y25_N18
\t80s:cpu|u0|Add4~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~44_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (\t80s:cpu|u0|Add4~40_combout\)) # (!\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~42_combout\) # (\t80s:cpu|u0|Add4~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~40_combout\,
	datab => \t80s:cpu|u0|Add4~42_combout\,
	datac => \t80s:cpu|u0|BTR_r~q\,
	datad => \t80s:cpu|u0|Add4~43_combout\,
	combout => \t80s:cpu|u0|Add4~44_combout\);

-- Location: LCCOMB_X47_Y25_N12
\t80s:cpu|u0|PC[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[9]~8_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~44_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~63_combout\,
	datad => \t80s:cpu|u0|Add4~44_combout\,
	combout => \t80s:cpu|u0|PC[9]~8_combout\);

-- Location: FF_X47_Y25_N13
\t80s:cpu|u0|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[9]~8_combout\,
	asdata => \t80s:cpu|u0|Add3~18_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(9));

-- Location: LCCOMB_X38_Y27_N18
\t80s:cpu|u0|Mux90~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|F\(1))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|SP\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|SP\(9),
	combout => \t80s:cpu|u0|Mux90~4_combout\);

-- Location: LCCOMB_X38_Y25_N26
\t80s:cpu|u0|Mux90~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|PC\(9)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|Mux90~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|PC\(9),
	datac => \t80s:cpu|u0|Mux90~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux90~5_combout\);

-- Location: LCCOMB_X40_Y25_N6
\t80s:cpu|u0|Mux90~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~0_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|PC\(1)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|SP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|SP\(1),
	datac => \t80s:cpu|u0|PC\(1),
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux90~0_combout\);

-- Location: LCCOMB_X39_Y25_N2
\t80s:cpu|u0|Mux90~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux90~6_combout\ = (\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|Mux90~3_combout\ & (\t80s:cpu|u0|Mux90~5_combout\)) # (!\t80s:cpu|u0|Mux90~3_combout\ & ((\t80s:cpu|u0|Mux90~0_combout\))))) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\ 
-- & (\t80s:cpu|u0|Mux90~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datab => \t80s:cpu|u0|Mux90~3_combout\,
	datac => \t80s:cpu|u0|Mux90~5_combout\,
	datad => \t80s:cpu|u0|Mux90~0_combout\,
	combout => \t80s:cpu|u0|Mux90~6_combout\);

-- Location: FF_X39_Y25_N3
\t80s:cpu|u0|BusB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux90~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(1));

-- Location: LCCOMB_X38_Y28_N18
\t80s:cpu|u0|DO~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~8_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(1))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusB\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(1),
	datac => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	datad => \t80s:cpu|u0|BusB\(5),
	combout => \t80s:cpu|u0|DO~8_combout\);

-- Location: LCCOMB_X39_Y28_N8
\t80s:cpu|u0|DO~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~9_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|BusA\(1))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|DO~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(1),
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|DO~8_combout\,
	combout => \t80s:cpu|u0|DO~9_combout\);

-- Location: LCCOMB_X39_Y28_N14
\t80s:cpu|u0|DO[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[5]~5_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO~9_combout\)) # (!\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datab => \t80s:cpu|u0|DO~9_combout\,
	datac => \t80s:cpu|u0|DO\(5),
	combout => \t80s:cpu|u0|DO[5]~5_combout\);

-- Location: FF_X39_Y28_N15
\t80s:cpu|u0|DO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[5]~5_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(5));

-- Location: LCCOMB_X46_Y19_N2
\sd1|process_3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_3~1_combout\ = (!\t80s:cpu|u0|DO\(5) & (!\t80s:cpu|u0|DO\(2) & (!\t80s:cpu|u0|DO\(3) & !\t80s:cpu|u0|DO\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|DO\(5),
	datab => \t80s:cpu|u0|DO\(2),
	datac => \t80s:cpu|u0|DO\(3),
	datad => \t80s:cpu|u0|DO\(4),
	combout => \sd1|process_3~1_combout\);

-- Location: LCCOMB_X39_Y30_N16
\t80s:cpu|u0|DO~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~11_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusB\(2)))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusB\(6),
	datac => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	datad => \t80s:cpu|u0|BusB\(2),
	combout => \t80s:cpu|u0|DO~11_combout\);

-- Location: LCCOMB_X39_Y28_N12
\t80s:cpu|u0|DO~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~12_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|BusA\(2)))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|DO~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|DO~11_combout\,
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|BusA\(2),
	combout => \t80s:cpu|u0|DO~12_combout\);

-- Location: LCCOMB_X39_Y28_N24
\t80s:cpu|u0|DO[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[6]~6_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO~12_combout\))) # (!\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datac => \t80s:cpu|u0|DO\(6),
	datad => \t80s:cpu|u0|DO~12_combout\,
	combout => \t80s:cpu|u0|DO[6]~6_combout\);

-- Location: FF_X39_Y28_N25
\t80s:cpu|u0|DO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[6]~6_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(6));

-- Location: LCCOMB_X46_Y19_N0
\sd1|process_3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_3~2_combout\ = (\sd1|process_3~0_combout\ & (\sd1|process_3~1_combout\ & (!\t80s:cpu|u0|DO\(7) & !\t80s:cpu|u0|DO\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|process_3~0_combout\,
	datab => \sd1|process_3~1_combout\,
	datac => \t80s:cpu|u0|DO\(7),
	datad => \t80s:cpu|u0|DO\(6),
	combout => \sd1|process_3~2_combout\);

-- Location: LCCOMB_X46_Y19_N4
\sd1|block_write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|block_write~0_combout\ = (\sd1|block_write~q\) # ((\t80s:cpu|u0|DO\(0) & \sd1|process_3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|DO\(0),
	datac => \sd1|block_write~q\,
	datad => \sd1|process_3~2_combout\,
	combout => \sd1|block_write~0_combout\);

-- Location: FF_X46_Y19_N5
\sd1|block_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|block_write~0_combout\,
	clrn => \sd1|ALT_INV_block_read~1clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_write~q\);

-- Location: LCCOMB_X49_Y21_N12
\sd1|Selector93~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector93~0_combout\ = (\sd1|block_write~q\ & (!\sd1|block_read~q\ & \sd1|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|block_write~q\,
	datac => \sd1|block_read~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector93~0_combout\);

-- Location: FF_X49_Y21_N13
\sd1|state.write_block_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector93~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_cmd~q\);

-- Location: LCCOMB_X49_Y21_N8
\sd1|Selector113~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector113~0_combout\ = (\sd1|state.write_block_cmd~q\) # ((\sd1|return_state.write_block_init~q\ & ((\sd1|Selector95~1_combout\) # (!\sd1|Selector102~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector95~1_combout\,
	datab => \sd1|Selector102~0_combout\,
	datac => \sd1|return_state.write_block_init~q\,
	datad => \sd1|state.write_block_cmd~q\,
	combout => \sd1|Selector113~0_combout\);

-- Location: FF_X49_Y21_N9
\sd1|return_state.write_block_init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector113~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.write_block_init~q\);

-- Location: LCCOMB_X52_Y19_N4
\sd1|Selector94~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector94~0_combout\ = (\sd1|return_state.write_block_init~q\ & (\sd1|Equal9~2_combout\ & (\sd1|state.receive_byte~q\ & !\sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.write_block_init~q\,
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector94~0_combout\);

-- Location: FF_X52_Y19_N5
\sd1|state.write_block_init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector94~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_init~q\);

-- Location: LCCOMB_X52_Y18_N10
\sd1|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~0_combout\ = \sd1|byte_counter\(0) $ (VCC)
-- \sd1|Add1~1\ = CARRY(\sd1|byte_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datad => VCC,
	combout => \sd1|Add1~0_combout\,
	cout => \sd1|Add1~1\);

-- Location: LCCOMB_X52_Y18_N12
\sd1|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~2_combout\ = (\sd1|byte_counter\(1) & (\sd1|Add1~1\ & VCC)) # (!\sd1|byte_counter\(1) & (!\sd1|Add1~1\))
-- \sd1|Add1~3\ = CARRY((!\sd1|byte_counter\(1) & !\sd1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(1),
	datad => VCC,
	cin => \sd1|Add1~1\,
	combout => \sd1|Add1~2_combout\,
	cout => \sd1|Add1~3\);

-- Location: LCCOMB_X51_Y18_N12
\sd1|Selector67~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector67~0_combout\ = (\sd1|Add1~2_combout\ & ((\sd1|Selector59~0_combout\) # ((\sd1|bit_counter~2_combout\ & \sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector59~0_combout\,
	datab => \sd1|bit_counter~2_combout\,
	datac => \sd1|Add1~2_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector67~0_combout\);

-- Location: LCCOMB_X51_Y18_N16
\sd1|Selector67~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector67~1_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|Selector67~0_combout\) # ((\sd1|Selector60~2_combout\ & \sd1|byte_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|byte_counter\(1),
	datad => \sd1|Selector67~0_combout\,
	combout => \sd1|Selector67~1_combout\);

-- Location: FF_X51_Y18_N17
\sd1|byte_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector67~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(1));

-- Location: LCCOMB_X52_Y19_N20
\sd1|Equal11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal11~0_combout\ = (!\sd1|byte_counter\(0) & (\sd1|Equal10~1_combout\ & (!\sd1|byte_counter\(1) & !\sd1|byte_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datab => \sd1|Equal10~1_combout\,
	datac => \sd1|byte_counter\(1),
	datad => \sd1|byte_counter\(9),
	combout => \sd1|Equal11~0_combout\);

-- Location: LCCOMB_X50_Y18_N16
\sd1|Selector91~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector91~1_combout\ = (\sd1|Equal9~2_combout\ & (\sd1|sclk_sig~q\ & \sd1|state.send_cmd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|sclk_sig~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector91~1_combout\);

-- Location: LCCOMB_X50_Y18_N2
\sd1|Selector91~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector91~2_combout\ = (\sd1|Selector91~0_combout\) # ((\sd1|Selector91~1_combout\) # ((\sd1|Equal11~0_combout\ & \sd1|state.write_block_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|Selector91~0_combout\,
	datad => \sd1|Selector91~1_combout\,
	combout => \sd1|Selector91~2_combout\);

-- Location: FF_X50_Y18_N3
\sd1|state.receive_byte_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector91~2_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_byte_wait~q\);

-- Location: LCCOMB_X49_Y18_N20
\sd1|Selector2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector2~2_combout\ = (!\sd1|state.read_block_wait~q\ & !\sd1|state.receive_byte_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector2~2_combout\);

-- Location: LCCOMB_X50_Y19_N30
\sd1|Selector2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector2~3_combout\ = ((\sd1|state.write_block_wait~q\) # ((\sd1|state.receive_byte~q\) # (!\sd1|Selector2~1_combout\))) # (!\sd1|Selector2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector2~2_combout\,
	datab => \sd1|state.write_block_wait~q\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|Selector2~1_combout\,
	combout => \sd1|Selector2~3_combout\);

-- Location: LCCOMB_X50_Y18_N18
\sd1|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector2~0_combout\ = (\sd1|state.init~q\ & (\sd1|sclk_sig~q\ $ (!\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.init~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector2~0_combout\);

-- Location: LCCOMB_X51_Y18_N26
\sd1|WideOr2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr2~combout\ = ((\sd1|state.poll_cmd~q\) # ((\sd1|state.write_block_init~q\) # (!\sd1|WideOr22~0_combout\))) # (!\sd1|Selector76~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~2_combout\,
	datab => \sd1|state.poll_cmd~q\,
	datac => \sd1|state.write_block_init~q\,
	datad => \sd1|WideOr22~0_combout\,
	combout => \sd1|WideOr2~combout\);

-- Location: LCCOMB_X50_Y18_N12
\sd1|Selector2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector2~4_combout\ = (\sd1|Selector2~0_combout\) # ((\sd1|sclk_sig~q\ & ((\sd1|WideOr2~combout\))) # (!\sd1|sclk_sig~q\ & (\sd1|Selector2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector2~3_combout\,
	datab => \sd1|Selector2~0_combout\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|WideOr2~combout\,
	combout => \sd1|Selector2~4_combout\);

-- Location: FF_X50_Y18_N13
\sd1|sclk_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector2~4_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sclk_sig~q\);

-- Location: LCCOMB_X49_Y18_N10
\sd1|Selector75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector75~1_combout\ = (!\sd1|sclk_sig~q\ & (!\SD_MISO~input_o\ & \sd1|state.read_block_wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datac => \SD_MISO~input_o\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector75~1_combout\);

-- Location: LCCOMB_X52_Y18_N14
\sd1|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~4_combout\ = (\sd1|byte_counter\(2) & ((GND) # (!\sd1|Add1~3\))) # (!\sd1|byte_counter\(2) & (\sd1|Add1~3\ $ (GND)))
-- \sd1|Add1~5\ = CARRY((\sd1|byte_counter\(2)) # (!\sd1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(2),
	datad => VCC,
	cin => \sd1|Add1~3\,
	combout => \sd1|Add1~4_combout\,
	cout => \sd1|Add1~5\);

-- Location: LCCOMB_X52_Y18_N30
\sd1|Selector66~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector66~0_combout\ = (\sd1|Selector60~2_combout\ & ((\sd1|byte_counter\(2)) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~4_combout\)))) # (!\sd1|Selector60~2_combout\ & (\sd1|Selector60~0_combout\ & ((\sd1|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(2),
	datad => \sd1|Add1~4_combout\,
	combout => \sd1|Selector66~0_combout\);

-- Location: FF_X52_Y18_N31
\sd1|byte_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector66~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(2));

-- Location: LCCOMB_X52_Y18_N16
\sd1|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~6_combout\ = (\sd1|byte_counter\(3) & (\sd1|Add1~5\ & VCC)) # (!\sd1|byte_counter\(3) & (!\sd1|Add1~5\))
-- \sd1|Add1~7\ = CARRY((!\sd1|byte_counter\(3) & !\sd1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|byte_counter\(3),
	datad => VCC,
	cin => \sd1|Add1~5\,
	combout => \sd1|Add1~6_combout\,
	cout => \sd1|Add1~7\);

-- Location: LCCOMB_X52_Y18_N4
\sd1|Selector65~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector65~0_combout\ = (\sd1|Selector60~2_combout\ & ((\sd1|byte_counter\(3)) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~6_combout\)))) # (!\sd1|Selector60~2_combout\ & (\sd1|Selector60~0_combout\ & ((\sd1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(3),
	datad => \sd1|Add1~6_combout\,
	combout => \sd1|Selector65~0_combout\);

-- Location: FF_X52_Y18_N5
\sd1|byte_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector65~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(3));

-- Location: LCCOMB_X52_Y18_N18
\sd1|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~8_combout\ = (\sd1|byte_counter\(4) & ((GND) # (!\sd1|Add1~7\))) # (!\sd1|byte_counter\(4) & (\sd1|Add1~7\ $ (GND)))
-- \sd1|Add1~9\ = CARRY((\sd1|byte_counter\(4)) # (!\sd1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(4),
	datad => VCC,
	cin => \sd1|Add1~7\,
	combout => \sd1|Add1~8_combout\,
	cout => \sd1|Add1~9\);

-- Location: LCCOMB_X52_Y18_N20
\sd1|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~10_combout\ = (\sd1|byte_counter\(5) & (\sd1|Add1~9\ & VCC)) # (!\sd1|byte_counter\(5) & (!\sd1|Add1~9\))
-- \sd1|Add1~11\ = CARRY((!\sd1|byte_counter\(5) & !\sd1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|byte_counter\(5),
	datad => VCC,
	cin => \sd1|Add1~9\,
	combout => \sd1|Add1~10_combout\,
	cout => \sd1|Add1~11\);

-- Location: LCCOMB_X51_Y18_N22
\sd1|Selector63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector63~0_combout\ = (\sd1|Selector60~2_combout\ & ((\sd1|byte_counter\(5)) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~10_combout\)))) # (!\sd1|Selector60~2_combout\ & (\sd1|Selector60~0_combout\ & ((\sd1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(5),
	datad => \sd1|Add1~10_combout\,
	combout => \sd1|Selector63~0_combout\);

-- Location: FF_X51_Y18_N23
\sd1|byte_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector63~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(5));

-- Location: LCCOMB_X52_Y18_N22
\sd1|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~12_combout\ = (\sd1|byte_counter\(6) & ((GND) # (!\sd1|Add1~11\))) # (!\sd1|byte_counter\(6) & (\sd1|Add1~11\ $ (GND)))
-- \sd1|Add1~13\ = CARRY((\sd1|byte_counter\(6)) # (!\sd1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|byte_counter\(6),
	datad => VCC,
	cin => \sd1|Add1~11\,
	combout => \sd1|Add1~12_combout\,
	cout => \sd1|Add1~13\);

-- Location: LCCOMB_X52_Y18_N2
\sd1|Selector62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector62~0_combout\ = (\sd1|Add1~12_combout\ & ((\sd1|Selector60~0_combout\) # ((\sd1|byte_counter\(6) & \sd1|Selector60~2_combout\)))) # (!\sd1|Add1~12_combout\ & (((\sd1|byte_counter\(6) & \sd1|Selector60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~12_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(6),
	datad => \sd1|Selector60~2_combout\,
	combout => \sd1|Selector62~0_combout\);

-- Location: FF_X52_Y18_N3
\sd1|byte_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector62~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(6));

-- Location: LCCOMB_X52_Y18_N24
\sd1|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~14_combout\ = (\sd1|byte_counter\(7) & (\sd1|Add1~13\ & VCC)) # (!\sd1|byte_counter\(7) & (!\sd1|Add1~13\))
-- \sd1|Add1~15\ = CARRY((!\sd1|byte_counter\(7) & !\sd1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|byte_counter\(7),
	datad => VCC,
	cin => \sd1|Add1~13\,
	combout => \sd1|Add1~14_combout\,
	cout => \sd1|Add1~15\);

-- Location: LCCOMB_X52_Y18_N8
\sd1|Selector61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector61~0_combout\ = (\sd1|Selector60~2_combout\ & ((\sd1|byte_counter\(7)) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~14_combout\)))) # (!\sd1|Selector60~2_combout\ & (\sd1|Selector60~0_combout\ & ((\sd1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(7),
	datad => \sd1|Add1~14_combout\,
	combout => \sd1|Selector61~0_combout\);

-- Location: FF_X52_Y18_N9
\sd1|byte_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector61~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(7));

-- Location: LCCOMB_X52_Y18_N26
\sd1|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~16_combout\ = (\sd1|byte_counter\(8) & ((GND) # (!\sd1|Add1~15\))) # (!\sd1|byte_counter\(8) & (\sd1|Add1~15\ $ (GND)))
-- \sd1|Add1~17\ = CARRY((\sd1|byte_counter\(8)) # (!\sd1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(8),
	datad => VCC,
	cin => \sd1|Add1~15\,
	combout => \sd1|Add1~16_combout\,
	cout => \sd1|Add1~17\);

-- Location: LCCOMB_X51_Y18_N2
\sd1|Selector60~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector60~3_combout\ = (\sd1|Selector60~2_combout\ & ((\sd1|byte_counter\(8)) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~16_combout\)))) # (!\sd1|Selector60~2_combout\ & (\sd1|Selector60~0_combout\ & ((\sd1|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(8),
	datad => \sd1|Add1~16_combout\,
	combout => \sd1|Selector60~3_combout\);

-- Location: FF_X51_Y18_N3
\sd1|byte_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector60~3_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(8));

-- Location: LCCOMB_X52_Y18_N28
\sd1|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add1~18_combout\ = \sd1|Add1~17\ $ (!\sd1|byte_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sd1|byte_counter\(9),
	cin => \sd1|Add1~17\,
	combout => \sd1|Add1~18_combout\);

-- Location: LCCOMB_X51_Y18_N6
\sd1|Selector59~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector59~1_combout\ = (\sd1|Selector75~1_combout\) # ((\sd1|state.write_block_init~q\) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector75~1_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|state.write_block_init~q\,
	datad => \sd1|Add1~18_combout\,
	combout => \sd1|Selector59~1_combout\);

-- Location: LCCOMB_X51_Y18_N24
\sd1|Selector59~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector59~3_combout\ = (\sd1|Selector59~1_combout\) # ((\sd1|byte_counter\(9) & ((\sd1|state.read_block_wait~q\) # (!\sd1|Selector60~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector59~1_combout\,
	datab => \sd1|Selector60~1_combout\,
	datac => \sd1|byte_counter\(9),
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector59~3_combout\);

-- Location: FF_X51_Y18_N25
\sd1|byte_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector59~3_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(9));

-- Location: LCCOMB_X52_Y19_N30
\sd1|Equal10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal10~3_combout\ = (!\sd1|byte_counter\(9) & (!\sd1|byte_counter\(1) & \sd1|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(9),
	datac => \sd1|byte_counter\(1),
	datad => \sd1|Equal10~1_combout\,
	combout => \sd1|Equal10~3_combout\);

-- Location: LCCOMB_X50_Y20_N10
\sd1|Selector59~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector59~2_combout\ = (\sd1|state.read_block_data~q\ & ((\sd1|Equal10~3_combout\ & ((!\sd1|byte_counter\(0)))) # (!\sd1|Equal10~3_combout\ & (\sd1|process_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|process_2~0_combout\,
	datac => \sd1|byte_counter\(0),
	datad => \sd1|Equal10~3_combout\,
	combout => \sd1|Selector59~2_combout\);

-- Location: LCCOMB_X50_Y20_N14
\sd1|sclk_sig~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|sclk_sig~0_combout\ = (\sd1|state.rst~q\ & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|sclk_sig~0_combout\);

-- Location: LCCOMB_X51_Y18_N28
\sd1|WideOr16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr16~0_combout\ = ((\sd1|state.write_block_init~q\) # ((\sd1|state.read_block_wait~q\) # (!\sd1|sclk_sig~0_combout\))) # (!\sd1|Selector76~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~2_combout\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|sclk_sig~0_combout\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|WideOr16~0_combout\);

-- Location: LCCOMB_X50_Y18_N22
\sd1|Selector60~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector60~1_combout\ = (!\sd1|Selector59~2_combout\ & (\sd1|WideOr16~0_combout\ & ((\sd1|bit_counter~2_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~2_combout\,
	datab => \sd1|Selector59~2_combout\,
	datac => \sd1|state.write_block_data~q\,
	datad => \sd1|WideOr16~0_combout\,
	combout => \sd1|Selector60~1_combout\);

-- Location: LCCOMB_X49_Y18_N28
\sd1|Selector60~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector60~2_combout\ = ((\sd1|state.read_block_wait~q\ & ((\SD_MISO~input_o\) # (\sd1|sclk_sig~q\)))) # (!\sd1|Selector60~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|Selector60~1_combout\,
	datac => \SD_MISO~input_o\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector60~2_combout\);

-- Location: LCCOMB_X51_Y18_N0
\sd1|Selector64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector64~0_combout\ = (\sd1|Selector60~2_combout\ & ((\sd1|byte_counter\(4)) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~8_combout\)))) # (!\sd1|Selector60~2_combout\ & (\sd1|Selector60~0_combout\ & ((\sd1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~2_combout\,
	datab => \sd1|Selector60~0_combout\,
	datac => \sd1|byte_counter\(4),
	datad => \sd1|Add1~8_combout\,
	combout => \sd1|Selector64~0_combout\);

-- Location: FF_X51_Y18_N1
\sd1|byte_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector64~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(4));

-- Location: LCCOMB_X52_Y18_N6
\sd1|Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal10~0_combout\ = (!\sd1|byte_counter\(8) & (!\sd1|byte_counter\(6) & (!\sd1|byte_counter\(7) & !\sd1|byte_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(8),
	datab => \sd1|byte_counter\(6),
	datac => \sd1|byte_counter\(7),
	datad => \sd1|byte_counter\(5),
	combout => \sd1|Equal10~0_combout\);

-- Location: LCCOMB_X52_Y18_N0
\sd1|Equal10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal10~1_combout\ = (!\sd1|byte_counter\(4) & (!\sd1|byte_counter\(3) & (!\sd1|byte_counter\(2) & \sd1|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(4),
	datab => \sd1|byte_counter\(3),
	datac => \sd1|byte_counter\(2),
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|Equal10~1_combout\);

-- Location: LCCOMB_X52_Y19_N28
\sd1|sd_write_flag~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|sd_write_flag~0_combout\ = ((\sd1|byte_counter\(0) & (\sd1|byte_counter\(1) $ (\sd1|byte_counter\(9)))) # (!\sd1|byte_counter\(0) & ((\sd1|byte_counter\(9)) # (!\sd1|byte_counter\(1))))) # (!\sd1|Equal10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datab => \sd1|Equal10~1_combout\,
	datac => \sd1|byte_counter\(1),
	datad => \sd1|byte_counter\(9),
	combout => \sd1|sd_write_flag~0_combout\);

-- Location: LCCOMB_X54_Y20_N12
\sd1|bit_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~2_combout\ = (!\sd1|Equal11~0_combout\ & ((\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)) # (!\sd1|sd_write_flag~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|Equal11~0_combout\,
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|bit_counter~2_combout\);

-- Location: LCCOMB_X51_Y18_N4
\sd1|Selector60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector60~0_combout\ = (\sd1|Selector59~0_combout\) # ((\sd1|bit_counter~2_combout\ & \sd1|state.write_block_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|bit_counter~2_combout\,
	datac => \sd1|Selector59~0_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector60~0_combout\);

-- Location: LCCOMB_X51_Y18_N10
\sd1|Selector68~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector68~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|Selector75~1_combout\) # ((\sd1|Selector60~0_combout\ & \sd1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector60~0_combout\,
	datab => \sd1|Add1~0_combout\,
	datac => \sd1|state.write_block_init~q\,
	datad => \sd1|Selector75~1_combout\,
	combout => \sd1|Selector68~0_combout\);

-- Location: LCCOMB_X51_Y18_N8
\sd1|Selector68~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector68~1_combout\ = (\sd1|Selector68~0_combout\) # ((\sd1|byte_counter\(0) & ((\sd1|state.read_block_wait~q\) # (!\sd1|Selector60~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector68~0_combout\,
	datab => \sd1|Selector60~1_combout\,
	datac => \sd1|byte_counter\(0),
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector68~1_combout\);

-- Location: FF_X51_Y18_N9
\sd1|byte_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector68~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|byte_counter\(0));

-- Location: LCCOMB_X52_Y19_N18
\sd1|Equal10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal10~2_combout\ = (!\sd1|byte_counter\(9) & \sd1|Equal10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(9),
	datad => \sd1|Equal10~1_combout\,
	combout => \sd1|Equal10~2_combout\);

-- Location: LCCOMB_X52_Y19_N16
\sd1|Selector95~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector95~1_combout\ = (\sd1|state.write_block_data~q\ & ((\sd1|byte_counter\(0)) # ((\sd1|byte_counter\(1)) # (!\sd1|Equal10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datab => \sd1|Equal10~2_combout\,
	datac => \sd1|byte_counter\(1),
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector95~1_combout\);

-- Location: LCCOMB_X49_Y21_N24
\sd1|Selector107~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector107~0_combout\ = (\sd1|state.read_block_cmd~q\) # ((\sd1|return_state.read_block_wait~q\ & ((\sd1|Selector95~1_combout\) # (!\sd1|Selector102~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector95~1_combout\,
	datab => \sd1|Selector102~0_combout\,
	datac => \sd1|return_state.read_block_wait~q\,
	datad => \sd1|state.read_block_cmd~q\,
	combout => \sd1|Selector107~0_combout\);

-- Location: FF_X49_Y21_N25
\sd1|return_state.read_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector107~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.read_block_wait~q\);

-- Location: LCCOMB_X49_Y18_N6
\sd1|Selector88~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector88~0_combout\ = (\sd1|return_state.read_block_wait~q\ & ((\sd1|Selector89~2_combout\) # ((\sd1|state.read_block_wait~q\ & \sd1|process_5~1_combout\)))) # (!\sd1|return_state.read_block_wait~q\ & (((\sd1|state.read_block_wait~q\ & 
-- \sd1|process_5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_wait~q\,
	datab => \sd1|Selector89~2_combout\,
	datac => \sd1|state.read_block_wait~q\,
	datad => \sd1|process_5~1_combout\,
	combout => \sd1|Selector88~0_combout\);

-- Location: FF_X49_Y18_N7
\sd1|state.read_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector88~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_wait~q\);

-- Location: LCCOMB_X50_Y17_N30
\sd1|WideOr35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr35~0_combout\ = (\sd1|state.read_block_wait~q\) # (((\sd1|state.read_block_data~q\) # (\sd1|state.write_block_data~q\)) # (!\sd1|WideOr22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|WideOr22~0_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|WideOr35~0_combout\);

-- Location: LCCOMB_X50_Y17_N10
\sd1|return_state.rst~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|return_state.rst~1_combout\ = (\sd1|Selector76~7_combout\) # ((\sd1|WideOr35~0_combout\ & !\sd1|state.read_block_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr35~0_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|Selector76~7_combout\,
	combout => \sd1|return_state.rst~1_combout\);

-- Location: LCCOMB_X50_Y17_N12
\sd1|return_state.rst~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|return_state.rst~2_combout\ = (\sd1|return_state.rst~q\) # ((\nRST~input_o\ & (\sd1|return_state.rst~1_combout\ & \sd1|return_state.rst~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datab => \sd1|return_state.rst~1_combout\,
	datac => \sd1|return_state.rst~q\,
	datad => \sd1|return_state.rst~0_combout\,
	combout => \sd1|return_state.rst~2_combout\);

-- Location: FF_X50_Y17_N13
\sd1|return_state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|return_state.rst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.rst~q\);

-- Location: LCCOMB_X50_Y17_N22
\sd1|Selector80~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector80~0_combout\ = (\sd1|return_state.rst~q\) # (((\sd1|sclk_sig~q\) # (!\sd1|Equal9~2_combout\)) # (!\sd1|state.receive_byte~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.rst~q\,
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector80~0_combout\);

-- Location: FF_X50_Y17_N23
\sd1|state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector80~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.rst~q\);

-- Location: LCCOMB_X50_Y20_N28
\sd1|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector0~0_combout\ = \sd1|sd_read_flag~q\ $ (((\sd1|sd_read_flag~0_combout\ & \sd1|state.receive_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_read_flag~q\,
	datab => \sd1|sd_read_flag~0_combout\,
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector0~0_combout\);

-- Location: LCCOMB_X50_Y20_N0
\sd1|Selector0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector0~1_combout\ = (\sd1|state.rst~q\ & ((\sd1|state.idle~q\ & ((\sd1|host_read_flag~q\))) # (!\sd1|state.idle~q\ & (\sd1|Selector0~0_combout\)))) # (!\sd1|state.rst~q\ & (((\sd1|host_read_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|Selector0~0_combout\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector0~1_combout\);

-- Location: LCCOMB_X50_Y25_N20
\sd1|sd_read_flag~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|sd_read_flag~feeder_combout\ = \sd1|Selector0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector0~1_combout\,
	combout => \sd1|sd_read_flag~feeder_combout\);

-- Location: FF_X50_Y25_N21
\sd1|sd_read_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|sd_read_flag~feeder_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sd_read_flag~q\);

-- Location: LCCOMB_X50_Y20_N8
\sd1|Selector89~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector89~4_combout\ = (\sd1|state.read_block_data~q\ & (!\sd1|Equal10~3_combout\ & (\sd1|sd_read_flag~q\ $ (\sd1|host_read_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|sd_read_flag~q\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|Equal10~3_combout\,
	combout => \sd1|Selector89~4_combout\);

-- Location: LCCOMB_X50_Y19_N14
\sd1|Selector89~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector89~3_combout\ = (\sd1|Selector89~4_combout\) # ((\sd1|Selector89~2_combout\ & \sd1|return_state.read_block_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|Selector89~4_combout\,
	datac => \sd1|Selector89~2_combout\,
	datad => \sd1|return_state.read_block_data~q\,
	combout => \sd1|Selector89~3_combout\);

-- Location: FF_X50_Y19_N15
\sd1|state.read_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector89~3_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_data~q\);

-- Location: LCCOMB_X50_Y20_N6
\sd1|Selector76~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector76~7_combout\ = (\sd1|state.read_block_data~q\ & ((\sd1|Equal10~3_combout\) # (\sd1|sd_read_flag~q\ $ (!\sd1|host_read_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|sd_read_flag~q\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|Equal10~3_combout\,
	combout => \sd1|Selector76~7_combout\);

-- Location: LCCOMB_X50_Y17_N18
\sd1|Selector92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector92~0_combout\ = (\sd1|state.receive_byte~q\ & ((\sd1|sclk_sig~q\) # (!\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector92~0_combout\);

-- Location: LCCOMB_X50_Y17_N14
\sd1|Selector92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector92~1_combout\ = (\sd1|Selector76~7_combout\) # ((\sd1|Selector92~0_combout\) # ((!\sd1|Selector2~2_combout\ & !\sd1|process_5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~7_combout\,
	datab => \sd1|Selector92~0_combout\,
	datac => \sd1|Selector2~2_combout\,
	datad => \sd1|process_5~1_combout\,
	combout => \sd1|Selector92~1_combout\);

-- Location: FF_X50_Y17_N15
\sd1|state.receive_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector92~1_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_byte~q\);

-- Location: LCCOMB_X50_Y21_N16
\sd1|recv_data[1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[1]~9_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|state.receive_byte~q\ & (\sd1|recv_data\(0)))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|recv_data\(0),
	datac => \sd1|recv_data\(1),
	datad => \sd1|recv_data[0]~1_combout\,
	combout => \sd1|recv_data[1]~9_combout\);

-- Location: FF_X50_Y21_N17
\sd1|recv_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(1));

-- Location: LCCOMB_X50_Y21_N20
\sd1|recv_data[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|recv_data[2]~3_combout\ = (\sd1|recv_data[0]~1_combout\ & (\sd1|state.receive_byte~q\ & (\sd1|recv_data\(1)))) # (!\sd1|recv_data[0]~1_combout\ & (((\sd1|recv_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|recv_data\(1),
	datac => \sd1|recv_data\(2),
	datad => \sd1|recv_data[0]~1_combout\,
	combout => \sd1|recv_data[2]~3_combout\);

-- Location: FF_X50_Y21_N21
\sd1|recv_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|recv_data[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(2));

-- Location: LCCOMB_X50_Y21_N24
\sd1|dout[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[2]~2_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(2))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(2),
	datac => \sd1|dout\(2),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[2]~2_combout\);

-- Location: LCCOMB_X49_Y21_N4
\sd1|Selector131~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector131~0_combout\ = (\sd1|dout\(2) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(2),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector131~0_combout\);

-- Location: FF_X50_Y21_N25
\sd1|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[2]~2_combout\,
	asdata => \sd1|Selector131~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(2));

-- Location: LCCOMB_X50_Y21_N26
\D[2]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~23_combout\ = (\SD_nCS~1_combout\ & (\rom_select|Equal0~0_combout\ & (\t80s:cpu|u0|A\(3) & \sd1|dout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \rom_select|Equal0~0_combout\,
	datac => \t80s:cpu|u0|A\(3),
	datad => \sd1|dout\(2),
	combout => \D[2]~23_combout\);

-- Location: M9K_X73_Y16_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF942621281A3358B0214C0098024900A0745B523932003D1C3465453236C22088722AF28C8CD4053626C4AE0C3FFEA91C2501A15390717CEE082CAA1402A278C70A79210C23020B8FEB8F4160293009C84F00FF9EAA42A781CD04ED5CEB109AAE04AE7C3DC3CBAAFB049711FEC7B0CBF9E0E52020AE17D3A6794B80562F75E1C21D2FAFA3DEB79C03E247B900D7714CC5B1540F4BF289ACBABBD109CEB980212026AC10A7F8587D30883B833375FF9622DC222FEDEE34B607F",
	mem_init2 => X"A5C7C57635D7685F055FCD78E6BE533B3BFF3DCFFE8CE9882100F4F93420ADF9BFB7C22221A51FB4FD3FA4968AA84272522D3EA541EBD292AD2AACBCFD71AB251581566DBB845A9EBC1285FC7389D06F6D905CDCABD8044EB802A80F39E5D454BC5081B6D9DC8CAB6DF0AAA955D36D1B5BA6C972BA596AADD556F17BE4EEE352E3CE83F9E84E51FD7A4C067E399453448E0E51C57974E2267A1DF87ADC08A6379523A274A01694469ADD039400AE2232A81E9150909331EBAE5800C60CD31C0B838D296872064ABAE003238121C022028C200B9E02D0F4F921A1EA504C3A003B900D30EE9CC137EF87C665100177788845D02BDB41FBF535F45AC6491A009140",
	mem_init1 => X"0009C5CF2AF000553A0D0645C081421C1107761594C3B811AA07DF41F2882009D000C85B3E98228B7418744739A3D59E7BE3DD69D7DEEC763EB39CC2D482EF526B32CD61EAC21440F80FE336E50E5C3497EE5FA7A4D3F8B9EEC794CF7B0C43CF3C3EB154E7788282ADAEA74A5CE5F403B69C35FFF74826E2FB8DF6455013C143AD6770B1AD28B8B1CEFC48DA349F8AAB23DD50F5F05AAD593E6EC2598D051935D5CB5D2151CC4698405D035B85210CB62B0A934579238465D871F9C3E9BC8EBD8F29B35749C2EA95168F5FA921C51614320F1C30BCEA4DCB346BA101705568B8FC178C41A0171B80458194BFEA605103100740015482F4C92E933234442C923B",
	mem_init0 => X"93348EB4BB92852E68A95DEFF8B06BFFCA5688EA558C1398C2119684272C4324BCC83ECE9AAB9A055D0AA9ED416C88CE1558A4C6EB236B3831DF98CE3B1AD996BAA7AA8CEEAEB8EEE4D002244FB598C0064719E2C943E4FCE7F5679CF9A98E31AAADCB41700002709125A65D3E85D40CC2A1F480090C2C22704DAA5FAF8D9AFAEB3455BC7C98BED7A2AA492CA0315F71101E5A0B802A521052123401814C19DD0189841ABA128FA5E73F7AFE368D0122C20A22A02A2E36374FE540B5F4EDAC47E095236EED37D0F1F8B1A7B1ACDDA9BC5D79FFB6B976ADFEAE96DF1554505019432B31E3D10405097300074C0A9AA6B6861C165D13A290ABFB403A1208C08052",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y7_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C0DD8001C00530016011701100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y8_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000F30224E7A1534806DF024000A880520240290110000545A5A5B5B65C3261261EE5992D232B074F203EBD5F65E8B0AC83ECDFFFF56BBA3A3D72C765AE575AB7AD5B56BE82952952F3098ED5D13098B08A0B016C05840467AF1E282C05B01610119EBC78C05B016101070C4E1C3138DEE26DD4229E4DCA73C7373F654D90028B66CD99E1BD6D2342671E3E6E248148B78FAE67D512751D0D9DED7FADF68D38D04A9A69A48B4843B0684210CE1CC7A3C6340D873B06818C42C0CC631BC210D02398C612D6B9CE5254A421294A10B0213ACE108C6798DE18D631294A318CF31C62108C761DF7E0D021C04383D2832D04000C494893FF375F36FF",
	mem_init2 => X"24D95615598012126CB00601C0E6D84502004F00000EA99998C0C6C4186D482D56A001814F6BFD3B78F3FECF74DF2F7BE2D7C7E8F56737C002B67953B1567433BE3B1B3CE7841BAD0C3A1CE9272C21C99DE99A67EC2CB867705BB7E9383FAE777FDFD9FB9C5464A4E1DBDF1DDCBEBB7D17FC2CA8A567B7EED9EAA44AAAA5E9125775DF7DF5F54596F305900088A2802008B69B4A7ED80DE472009014010CB3BDA5497F47D3352A186BA98B14385BDC592D62D7CD367A5D00480A91122E2C163DE570AC9A0C25CE5D48C6ADF5D1DE382C0E5B7E2C7525652D03FB7B4DC15A2B1463CEC2C230B148525BEC0B48CEF82C96FB0B2C56058DC5229A2CEAAA8B642F6F",
	mem_init1 => X"0A8539575502D406EAA0408EE38616266B56E8B271D8C8BA2257637375EF9BB2FEBB2CCCBB59E0D99BB92EF2DC56FEDFC0C757710EB46737BCA261BB2743116A29754C1D1543B1A4C515DCAF78833C8FF109120E28091678869AEBAFF97DC9E85A40DA2C7939BA67B2CB1C688D74C3D363096896BA52C2B2AC67CF73B65AF5B92D34E4AB4F3CD1F3C99D9A59BB5CCA80A0BA592A7FCD3AF0201CBECADE7BB100072CF666369969D36EAB6A9535A406A59E232D040D1132D1BAD03D925CCC83D89EB465A48447A65A7B051969201B099689B8DD4B553F4EB6D34466CDCCD11CD1148C5E08EE454D711DF9D12E22AE2A1BA2692A0F903A43AAEE6ECB2034428A78",
	mem_init0 => X"F95DF7EFDF9F974C1604A0A528F982B69158D32025B932DA6C5A8C860A8C83411BB10925C57B999A77FD9C87CEC39679F9553B8F155704FCF3F9FB60525CB30C965CB9904B8E7036CE63227AC0E4BD909E51165A0719F57DF77AA0825212944DC08D3C3D4F71CEACB652B5CB5328C83F58DD72C6EF9770F2F185692F0A9738AB2AD6A55B2A8A568D68A27224E95252739AFC5B00D8D6734565D49D897AB0D25C97A2400C34DC531CF8F130CC177938DCECD21CA22E81D6CB550365E955E5294802030FA3E0D7E61AFCC855B3B7647375800AD9D5ABED65BAB72DAD91EBD89422003636CC6DF1B0010000000000924924B6414500000000000624060604062492",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y9_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N24
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\);

-- Location: LCCOMB_X57_Y12_N28
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout\);

-- Location: M9K_X53_Y19_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a34\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y15_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a42\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N8
\D[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~28_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a42~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a34~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a34~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a42~portadataout\,
	combout => \D[2]~28_combout\);

-- Location: M9K_X53_Y30_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a50\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y39_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a58\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N6
\D[2]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~27_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a58~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a50~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a50~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a58~portadataout\,
	combout => \D[2]~27_combout\);

-- Location: LCCOMB_X52_Y23_N30
\D[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~29_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[2]~27_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[2]~28_combout\,
	datad => \D[2]~27_combout\,
	combout => \D[2]~29_combout\);

-- Location: M9K_X53_Y16_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y26_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N20
\D[2]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~24_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a26~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \D[2]~24_combout\);

-- Location: M9K_X53_Y37_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y22_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y23_N16
\D[2]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~25_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a10~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a2~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datac => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	combout => \D[2]~25_combout\);

-- Location: LCCOMB_X51_Y23_N20
\D[2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~26_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[2]~24_combout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[2]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[2]~24_combout\,
	datad => \D[2]~25_combout\,
	combout => \D[2]~26_combout\);

-- Location: LCCOMB_X51_Y23_N24
\D[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~30_combout\ = (\rom_select|nCS~0_combout\ & (((\D[2]~29_combout\) # (\D[2]~26_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[2]~1_combout\,
	datab => \rom_select|nCS~0_combout\,
	datac => \D[2]~29_combout\,
	datad => \D[2]~26_combout\,
	combout => \D[2]~30_combout\);

-- Location: LCCOMB_X51_Y23_N22
\D[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~31_combout\ = (!\UART_nCS~1_combout\ & ((\D[2]~23_combout\) # ((!\SD_nCS~2_combout\ & \D[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~2_combout\,
	datab => \UART_nCS~1_combout\,
	datac => \D[2]~23_combout\,
	datad => \D[2]~30_combout\,
	combout => \D[2]~31_combout\);

-- Location: LCCOMB_X50_Y23_N30
\D[2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~32_combout\ = (\D[2]~31_combout\) # ((\t80s:cpu|u0|A\(0) & (\UART_nCS~1_combout\ & \uart1|RxReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \UART_nCS~1_combout\,
	datac => \uart1|RxReg\(2),
	datad => \D[2]~31_combout\,
	combout => \D[2]~32_combout\);

-- Location: FF_X50_Y23_N31
\t80s:cpu|DI_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[2]~32_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(2));

-- Location: LCCOMB_X40_Y25_N26
\t80s:cpu|u0|Mux89~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~2_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|DI_Reg\(2))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|RegDIH[2]~9_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|RegDIH[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|DI_Reg\(2),
	datac => \t80s:cpu|u0|RegDIH[2]~9_combout\,
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux89~2_combout\);

-- Location: LCCOMB_X41_Y25_N16
\t80s:cpu|u0|Mux89~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~1_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|PC\(2)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|SP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|SP\(2),
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|PC\(2),
	combout => \t80s:cpu|u0|Mux89~1_combout\);

-- Location: LCCOMB_X40_Y25_N4
\t80s:cpu|u0|Mux89~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~3_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & (((\t80s:cpu|u0|mcode|Mux245~12_combout\)))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|Mux89~1_combout\))) # 
-- (!\t80s:cpu|u0|mcode|Mux245~12_combout\ & (\t80s:cpu|u0|Mux89~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux89~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|Mux89~1_combout\,
	combout => \t80s:cpu|u0|Mux89~3_combout\);

-- Location: LCCOMB_X41_Y26_N30
\t80s:cpu|u0|Mux89~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|F\(2)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|SP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|SP\(10),
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|F\(2),
	combout => \t80s:cpu|u0|Mux89~4_combout\);

-- Location: LCCOMB_X41_Y25_N26
\t80s:cpu|u0|Mux89~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|PC\(10))))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|Mux89~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|Mux89~4_combout\,
	datad => \t80s:cpu|u0|PC\(10),
	combout => \t80s:cpu|u0|Mux89~5_combout\);

-- Location: LCCOMB_X40_Y25_N16
\t80s:cpu|u0|Mux89~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux89~6_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|Mux89~3_combout\ & ((\t80s:cpu|u0|Mux89~5_combout\))) # (!\t80s:cpu|u0|Mux89~3_combout\ & (\t80s:cpu|u0|Mux89~0_combout\)))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & 
-- (((\t80s:cpu|u0|Mux89~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux89~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datac => \t80s:cpu|u0|Mux89~3_combout\,
	datad => \t80s:cpu|u0|Mux89~5_combout\,
	combout => \t80s:cpu|u0|Mux89~6_combout\);

-- Location: FF_X41_Y25_N15
\t80s:cpu|u0|BusB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Mux89~6_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(2));

-- Location: LCCOMB_X39_Y31_N10
\t80s:cpu|u0|DO~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~13_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusA\(2)))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(2),
	datab => \t80s:cpu|u0|BusA\(2),
	datac => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	combout => \t80s:cpu|u0|DO~13_combout\);

-- Location: LCCOMB_X39_Y28_N4
\t80s:cpu|u0|DO~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~14_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|BusB\(6))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|DO~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusB\(6),
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|DO~13_combout\,
	combout => \t80s:cpu|u0|DO~14_combout\);

-- Location: LCCOMB_X39_Y28_N30
\t80s:cpu|u0|DO[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[2]~2_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO~14_combout\)) # (!\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datab => \t80s:cpu|u0|DO~14_combout\,
	datac => \t80s:cpu|u0|DO\(2),
	combout => \t80s:cpu|u0|DO[2]~2_combout\);

-- Location: FF_X39_Y28_N31
\t80s:cpu|u0|DO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[2]~2_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(2));

-- Location: LCCOMB_X50_Y26_N18
\uart1|TxReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~2_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(2),
	combout => \uart1|TxReg~2_combout\);

-- Location: LCCOMB_X50_Y24_N26
\uart1|CtrlReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg~0_combout\ = (!\t80s:cpu|u0|A\(0) & \t80s:cpu|WR_n~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(0),
	datac => \t80s:cpu|WR_n~q\,
	combout => \uart1|CtrlReg~0_combout\);

-- Location: LCCOMB_X50_Y24_N14
\uart1|CtrlReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg~1_combout\ = ((\uart1|CtrlReg~0_combout\ & (\UART_nCS~0_combout\ & \SD_nCS~1_combout\))) # (!\nRST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg~0_combout\,
	datab => \nRST~input_o\,
	datac => \UART_nCS~0_combout\,
	datad => \SD_nCS~1_combout\,
	combout => \uart1|CtrlReg~1_combout\);

-- Location: FF_X50_Y26_N1
\uart1|CtrlReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~2_combout\,
	sload => VCC,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(2));

-- Location: LCCOMB_X51_Y26_N16
\uart1|RxParity~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxParity~0_combout\ = (\uart1|RxBdDel~q\ & (((\uart1|RxParity~q\)))) # (!\uart1|RxBdDel~q\ & (\uart1|RxState.RxState_Data~q\ & (\uart1|RxParity~q\ $ (\uart1|RxDatDel2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datab => \uart1|RxBdDel~q\,
	datac => \uart1|RxParity~q\,
	datad => \uart1|RxDatDel2~q\,
	combout => \uart1|RxParity~0_combout\);

-- Location: LCCOMB_X51_Y25_N4
\uart1|RxParity~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxParity~1_combout\ = (\uart1|RxParity~0_combout\) # ((\uart1|RxParity~q\ & ((\uart1|RxState.RxState_Parity~q\) # (\uart1|RxState.RxState_Stop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxParity~0_combout\,
	datab => \uart1|RxState.RxState_Parity~q\,
	datac => \uart1|RxParity~q\,
	datad => \uart1|RxState.RxState_Stop~q\,
	combout => \uart1|RxParity~1_combout\);

-- Location: LCCOMB_X51_Y23_N8
\uart1|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~8_combout\ = (\uart1|RxClkCnt\(4) & (\uart1|Add0~7\ $ (GND))) # (!\uart1|RxClkCnt\(4) & (!\uart1|Add0~7\ & VCC))
-- \uart1|Add0~9\ = CARRY((\uart1|RxClkCnt\(4) & !\uart1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxClkCnt\(4),
	datad => VCC,
	cin => \uart1|Add0~7\,
	combout => \uart1|Add0~8_combout\,
	cout => \uart1|Add0~9\);

-- Location: LCCOMB_X54_Y23_N8
\uart1|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~14_combout\ = (\uart1|Add0~8_combout\ & !\uart1|RxDatEdge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|Add0~8_combout\,
	datad => \uart1|RxDatEdge~q\,
	combout => \uart1|Add0~14_combout\);

-- Location: FF_X54_Y23_N9
\uart1|RxClkCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Add0~14_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkCnt\(4));

-- Location: LCCOMB_X51_Y23_N10
\uart1|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~10_combout\ = \uart1|RxClkCnt\(5) $ (\uart1|Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxClkCnt\(5),
	cin => \uart1|Add0~9\,
	combout => \uart1|Add0~10_combout\);

-- Location: LCCOMB_X54_Y23_N20
\uart1|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Add0~12_combout\ = (!\uart1|RxDatEdge~q\ & \uart1|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxDatEdge~q\,
	datad => \uart1|Add0~10_combout\,
	combout => \uart1|Add0~12_combout\);

-- Location: FF_X54_Y23_N21
\uart1|RxClkCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Add0~12_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxClkCnt\(5));

-- Location: LCCOMB_X52_Y25_N20
\uart1|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux3~2_combout\ = (!\uart1|CtrlReg\(0) & (\uart1|RxClkCnt\(5) & \uart1|CtrlReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(0),
	datac => \uart1|RxClkCnt\(5),
	datad => \uart1|CtrlReg\(1),
	combout => \uart1|Mux3~2_combout\);

-- Location: LCCOMB_X51_Y25_N24
\uart1|RxParity~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxParity~2_combout\ = (\uart1|Mux3~2_combout\ & (\uart1|RxParity~1_combout\)) # (!\uart1|Mux3~2_combout\ & ((\uart1|RxParity~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxParity~1_combout\,
	datac => \uart1|Mux3~2_combout\,
	datad => \uart1|RxParity~q\,
	combout => \uart1|RxParity~2_combout\);

-- Location: LCCOMB_X52_Y25_N24
\uart1|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux3~3_combout\ = (!\uart1|CtrlReg\(1) & ((\uart1|CtrlReg\(0) & (\uart1|RxClkCnt\(3))) # (!\uart1|CtrlReg\(0) & ((GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(0),
	datab => \uart1|CtrlReg\(1),
	datac => \uart1|RxClkCnt\(3),
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|Mux3~3_combout\);

-- Location: LCCOMB_X51_Y25_N14
\uart1|RxParity~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxParity~3_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|Mux3~3_combout\ & (\uart1|RxParity~1_combout\)) # (!\uart1|Mux3~3_combout\ & ((\uart1|RxParity~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxParity~1_combout\,
	datac => \uart1|RxParity~2_combout\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxParity~3_combout\);

-- Location: FF_X51_Y25_N5
\uart1|RxParity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxParity~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxParity~q\);

-- Location: LCCOMB_X51_Y26_N0
\uart1|acia_rx_receive~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|acia_rx_receive~0_combout\ = \uart1|CtrlReg\(2) $ (\uart1|RxParity~q\ $ (\uart1|RxDatDel2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(2),
	datac => \uart1|RxParity~q\,
	datad => \uart1|RxDatDel2~q\,
	combout => \uart1|acia_rx_receive~0_combout\);

-- Location: LCCOMB_X51_Y26_N2
\uart1|Selector21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector21~1_combout\ = (\uart1|Selector21~0_combout\ & (!\uart1|acia_rx_receive~0_combout\ & ((\uart1|RxState.RxState_Parity~q\)))) # (!\uart1|Selector21~0_combout\ & ((\uart1|PErr~q\) # ((!\uart1|acia_rx_receive~0_combout\ & 
-- \uart1|RxState.RxState_Parity~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Selector21~0_combout\,
	datab => \uart1|acia_rx_receive~0_combout\,
	datac => \uart1|PErr~q\,
	datad => \uart1|RxState.RxState_Parity~q\,
	combout => \uart1|Selector21~1_combout\);

-- Location: LCCOMB_X52_Y25_N28
\uart1|RxAck~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxAck~0_combout\ = (\uart1|ac_rst~q\) # ((!\uart1|RxBdDel~q\ & ((\uart1|Mux3~2_combout\) # (\uart1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Mux3~2_combout\,
	datab => \uart1|RxBdDel~q\,
	datac => \uart1|ac_rst~q\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxAck~0_combout\);

-- Location: FF_X51_Y26_N3
\uart1|PErr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector21~1_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|RxAck~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|PErr~q\);

-- Location: LCCOMB_X51_Y27_N14
\uart1|StatReg[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg[6]~feeder_combout\ = \uart1|PErr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|PErr~q\,
	combout => \uart1|StatReg[6]~feeder_combout\);

-- Location: FF_X51_Y27_N15
\uart1|StatReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|StatReg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|StatReg\(6));

-- Location: LCCOMB_X51_Y27_N2
\uart1|RxReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~6_combout\ = (!\uart1|ac_rst~q\ & \uart1|RxShiftReg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datac => \uart1|RxShiftReg\(6),
	combout => \uart1|RxReg~6_combout\);

-- Location: FF_X51_Y27_N3
\uart1|RxReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~6_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(6));

-- Location: LCCOMB_X50_Y27_N20
\D[6]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~89_combout\ = (\t80s:cpu|u0|A\(0) & ((\uart1|RxReg\(6)))) # (!\t80s:cpu|u0|A\(0) & (\uart1|StatReg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|A\(0),
	datac => \uart1|StatReg\(6),
	datad => \uart1|RxReg\(6),
	combout => \D[6]~89_combout\);

-- Location: M9K_X73_Y14_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF87B7FBFCFBFBD6F0387F7DFCFBEF1F9F7FDBFF5FBE1F1FDDF7FDB6F232A03120C9884B4A2329802C859098054FFE5C5CA093A49A533F18922D6A28A4A30A5933F351A52802323A8A1A8B6B4A31BA8D8D4BECB3966E6EE5D59384EDE4DD5A8AA386A6D926F2D4C4490A43B0E6D9B0F2CE526D756BA90C4B023E5A0044094450410CCCCFDC57270C03E666E470537E5A9525440677B6AADF393F6266F29E80240099A5D494011194B135C8B2AA89E400CB09AC82CCD2664F233",
	mem_init2 => X"9031D431917413B6FB67DE9F794C96C84D967297766BB26758A36E3D354B2158313BFD5554796E9B2308A910AAAB5A9F5AED5B034074548C8CB4974E934C8A52E564055B447B0C9E3B108418BC80FFBADB1657892B5585525E81C8053459F2144C5480EDB656769B6D55AAA62A33496E45DDA51EFDB66AAC2C212D1E773708957892AB396476296D980E43665892490FE7F61685BF74B3E70ACD99691ECD93778D3B8B799D365426289C45943496AF9A6C269CE1BA99B22B775976D6C4D5FFFDFDAEA968BA8344C9759625D530E22A10A89E4D94AB18AD096270C8100F5A444AC74C3DEEDCD16DB720C9A5D554B39AAA55D2AD997799BD6CF0494320DAA89201",
	mem_init1 => X"5547A9B7ACEEA4D45844BCB9D5220A1D4C118F20D4B2DD45A0A32EFCF8E82EB6C2D5EA1CDAE40965B54535D0B249C02B2DC96C44C347632D2DCDA31022EF27D260E1F2BB5056B31CCFCBB5AB5D2A93BEACD96F1905BDBA74DB5A56B5AD21CEC596460D577C5AC21836AB4B461294BF49B20CC0B2CB53AB2DCCDE772D305AEB442223FBECA4CADA56D36DE2C0645D90993DB1917B374AB0C9DCE6CA1965490FBDE6ECC981D8DD9AC851B640C620C0D990054886C85DA5B5B2CDB2D8CB66B7465DF3CCB99B0ED36A956CB71364AAF028645291BA4B256A5D2BB1824C54B0536E58CE458978B0CB1D813B80D45B77FA45ABD2914DA9449335CBAA1BA23F47CDCAC2",
	mem_init0 => X"DB74A452E1D6991368A55ECDB23C7366EB56776A54EC11CA8A465697AF2F4AD87B303B25C7A992D599DC8AEE70210A2F652E76B1B62D9DAF94CED6BDED2C56D1848F28265B63761B3414088116707287FBB6F8DBB1B799F7BF544A5913022CB403632B49602A9224112529ADDE91D3B6033C58929D5DA7ACB0573C99A6FBBB1B6B105264BC886DCC82980000244D2AA05657CB61DDEB507C333E7492C0055CD40D81184BBB49FFFFF3FFFFC964B6022A82020202008A009DF7BBBFEFFFFFFFFFFFFFFFF1F87FF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0511444004411177E1FF6027FC877C43DF36887236A645062D0DC9318CD948172212300449",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y8_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"01FD407D40FD407D141D501D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y5_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y7_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000FB7A20FF2D10608FBF88203C00097B8804BDC40101E009D1D1C1C43FBFF2CAF421933E230E02008777766FC9EEE4D4002000802A9508889E338C0706C0706038107C1C1E30E30FD1A25E3F02A1528858677F3DFCDEDEB19F7EE19DFCF7F37B7AC67DFBFFEF7F3FF7B5F32BD544ABDE235FFEB1864FDA38C3BF47E1EB9111CAC66B9175BBDD124965274E6E64626C632CC406611B189FAD98333066060339D0C6BAEBAEC9184398E6318C6399E730DE6318CF318C65AC6331CEE71DEE71CC67B9CE719EF7BDE6398C633CC6318E210C63739CE318EF7BDE739CC7188621084A529431086318C4218963103FFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFDAF661EDFFFFFFFF6660000005F7777CFCFBFFFB6D42000000018F611B64083023D88C208FC811FED3FB6361062B14E47441CC86EE38F1CCC87A22CAFC0B0D0C1308C0330620888CCA1A06082092667FF48DE198728463B206F1931D4445C581CB962899B433F85FFFCE24292179DDBC6AAAAA4AAFFFFFFDFFFF55FFF56FFB6DFFFB1E0802802228BFFFFFFFFFFFF88E50D890F5FC9B24638D4920B10DCA12491FC99339C2CE485BF244C9B64247286C4999932724909C664218904864CC6C4A8D992DB1963924CE42C924077777899112426DB96A2D9080C1924B7C992841165C0D4A8CB9242D97C9264A64CEADD6E41C955546C4061F",
	mem_init1 => X"2C96512D0528F1E7A0A560A2E683322608CFEDBB7BDFE79FFD88BE5361CD9D50F4D25E81723241FFDBBD7EE5958C24BCE2CA1250042227A73DE6F3BBBFF420CC6C300C18336307766799B8D4520E20C2C088706499C87445068881D2BB95DCC96CA08C83B3297B6B249638E38C71C3F0652E161410639310C4C58E233232633171644363C90C8530C913B7BB71105AA82A9F3CE7F5AA9FE7200F1C7CF3F3F90003C7E7BFB617F57B7E1E3C97BDF003CBDF82FEA40FFC2FEAF7C02F527BFE02F57EF05FD49FDF85FD5FFC17F5201FE17F53FDFCFBCF9FEEFE7BFF76FCFEFFCEFFCFBF3FEE7F7EB3E64666667CCCCCCCE3A22DB722101A38DAE2044720361DC20E",
	mem_init0 => X"2CC42F9210E4E5727627BAC518F1C3D351B9BA3EB5D6925664318894018886C199110DFE45A33117DD0E18F0F27C837E4EEFCA8BEEE7F88EFC9E48FF121F3FE6F20F6FDF29877FAEC779BE10FE2438867DD018800282AA008012880A0280F437081D157CFF37DE986C39F0CDD30007EF0C0D78606BC37C3B105C41C9EA541F48021082020A59120100732236644810BFCB9C713CB0423BEDB577C8DD52DAB86CD6F7051CBFFE03F9B773FAFEC7FBF9FDFEFA53A3CE888C46414221F402C3FFFF9343E5795EC2B7D856DFD493FFF6FBFFDF5249F1ADF6612084212D94584D94A2805084A109B293312DB6DB6DB6DB6DB6D9649740000000000535050505351561",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N12
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1))) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\);

-- Location: LCCOMB_X57_Y12_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\);

-- Location: M9K_X53_Y31_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y35_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N8
\D[6]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~82_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a14~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datac => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a6~portadataout\,
	combout => \D[6]~82_combout\);

-- Location: M9K_X33_Y30_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y27_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N16
\D[6]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~81_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a30~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a22~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a30~portadataout\,
	combout => \D[6]~81_combout\);

-- Location: LCCOMB_X50_Y27_N8
\D[6]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~83_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[6]~81_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[6]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[6]~82_combout\,
	datad => \D[6]~81_combout\,
	combout => \D[6]~83_combout\);

-- Location: M9K_X33_Y29_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a54\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y38_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a62\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N4
\D[6]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~84_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a62~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a54~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a54~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a62~portadataout\,
	combout => \D[6]~84_combout\);

-- Location: M9K_X33_Y31_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a46\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y30_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a38\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N12
\D[6]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~85_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a46~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a38~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a46~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a38~portadataout\,
	combout => \D[6]~85_combout\);

-- Location: LCCOMB_X50_Y27_N6
\D[6]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~86_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[6]~84_combout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[6]~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[6]~84_combout\,
	datad => \D[6]~85_combout\,
	combout => \D[6]~86_combout\);

-- Location: LCCOMB_X50_Y27_N22
\D[6]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~87_combout\ = (\rom_select|nCS~0_combout\ & (((\D[6]~83_combout\) # (\D[6]~86_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[6]~11_combout\,
	datab => \rom_select|nCS~0_combout\,
	datac => \D[6]~83_combout\,
	datad => \D[6]~86_combout\,
	combout => \D[6]~87_combout\);

-- Location: LCCOMB_X49_Y23_N24
\sd1|dout[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[6]~6_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(6))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(6),
	datac => \sd1|dout\(6),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[6]~6_combout\);

-- Location: LCCOMB_X49_Y23_N26
\sd1|Selector127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector127~0_combout\ = (\sd1|dout\(6) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(6),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector127~0_combout\);

-- Location: FF_X49_Y23_N25
\sd1|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[6]~6_combout\,
	asdata => \sd1|Selector127~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(6));

-- Location: LCCOMB_X50_Y27_N2
\D[6]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~80_combout\ = (\UART_nCS~2_combout\ & ((\t80s:cpu|u0|A\(0) & (\sd1|process_2~0_combout\)) # (!\t80s:cpu|u0|A\(0) & ((\sd1|dout\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~2_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \sd1|process_2~0_combout\,
	datad => \sd1|dout\(6),
	combout => \D[6]~80_combout\);

-- Location: LCCOMB_X50_Y27_N24
\D[6]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~88_combout\ = (!\UART_nCS~1_combout\ & ((\SD_nCS~2_combout\ & ((\D[6]~80_combout\))) # (!\SD_nCS~2_combout\ & (\D[6]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~2_combout\,
	datab => \UART_nCS~1_combout\,
	datac => \D[6]~87_combout\,
	datad => \D[6]~80_combout\,
	combout => \D[6]~88_combout\);

-- Location: LCCOMB_X50_Y27_N30
\D[6]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~91_combout\ = (\D[6]~88_combout\) # ((\SD_nCS~1_combout\ & (\D[6]~89_combout\ & \UART_nCS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \D[6]~89_combout\,
	datac => \UART_nCS~0_combout\,
	datad => \D[6]~88_combout\,
	combout => \D[6]~91_combout\);

-- Location: FF_X50_Y27_N31
\t80s:cpu|DI_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[6]~91_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(6));

-- Location: LCCOMB_X46_Y26_N10
\t80s:cpu|u0|TmpAddr[6]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[6]~33_combout\ = (\t80s:cpu|Equal0~5_combout\ & (!\t80s:cpu|u0|mcode|Mux264~8_combout\ & (\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|Add5~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~12_combout\,
	combout => \t80s:cpu|u0|TmpAddr[6]~33_combout\);

-- Location: LCCOMB_X46_Y26_N8
\t80s:cpu|u0|TmpAddr[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[6]~34_combout\ = (\t80s:cpu|u0|Equal57~1_combout\ & ((\t80s:cpu|u0|mcode|Mux264~8_combout\) # ((\t80s:cpu|Equal0~5_combout\ & \t80s:cpu|u0|Add5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datac => \t80s:cpu|u0|Equal57~1_combout\,
	datad => \t80s:cpu|u0|Add5~12_combout\,
	combout => \t80s:cpu|u0|TmpAddr[6]~34_combout\);

-- Location: LCCOMB_X46_Y26_N28
\t80s:cpu|u0|TmpAddr[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[6]~3_combout\ = (\t80s:cpu|DI_Reg\(6) & ((\t80s:cpu|u0|TmpAddr[6]~34_combout\))) # (!\t80s:cpu|DI_Reg\(6) & (\t80s:cpu|u0|TmpAddr[6]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[6]~33_combout\,
	datab => \t80s:cpu|u0|TmpAddr[6]~34_combout\,
	datac => \t80s:cpu|DI_Reg\(6),
	combout => \t80s:cpu|u0|TmpAddr[6]~3_combout\);

-- Location: FF_X46_Y26_N29
\t80s:cpu|u0|TmpAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[6]~3_combout\,
	asdata => \t80s:cpu|DI_Reg\(6),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(6));

-- Location: LCCOMB_X49_Y22_N2
\t80s:cpu|u0|PC~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~52_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|TmpAddr\(6))))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~51_combout\) # ((\t80s:cpu|u0|PC~15_combout\ & \t80s:cpu|u0|TmpAddr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~51_combout\,
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|PC~15_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(6),
	combout => \t80s:cpu|u0|PC~52_combout\);

-- Location: LCCOMB_X49_Y25_N28
\t80s:cpu|u0|PC~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~53_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~52_combout\) # ((\t80s:cpu|u0|PC\(6) & \t80s:cpu|u0|PC~37_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|u0|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~52_combout\,
	datab => \t80s:cpu|u0|PC\(6),
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|PC~37_combout\,
	combout => \t80s:cpu|u0|PC~53_combout\);

-- Location: LCCOMB_X45_Y25_N14
\t80s:cpu|u0|Add4~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~27_combout\ = (\t80s:cpu|u0|mcode|Mux293~0_combout\ & \t80s:cpu|u0|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datad => \t80s:cpu|u0|Add2~12_combout\,
	combout => \t80s:cpu|u0|Add4~27_combout\);

-- Location: LCCOMB_X49_Y25_N12
\t80s:cpu|u0|Add4~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~28_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~12_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datac => \t80s:cpu|u0|Add3~12_combout\,
	datad => \t80s:cpu|u0|PC~53_combout\,
	combout => \t80s:cpu|u0|Add4~28_combout\);

-- Location: LCCOMB_X49_Y25_N20
\t80s:cpu|u0|Add4~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~29_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (\t80s:cpu|u0|Add4~25_combout\)) # (!\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~27_combout\) # (\t80s:cpu|u0|Add4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~25_combout\,
	datac => \t80s:cpu|u0|Add4~27_combout\,
	datad => \t80s:cpu|u0|Add4~28_combout\,
	combout => \t80s:cpu|u0|Add4~29_combout\);

-- Location: LCCOMB_X49_Y25_N16
\t80s:cpu|u0|PC[6]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[6]~5_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~29_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~53_combout\,
	datad => \t80s:cpu|u0|Add4~29_combout\,
	combout => \t80s:cpu|u0|PC[6]~5_combout\);

-- Location: FF_X49_Y25_N17
\t80s:cpu|u0|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[6]~5_combout\,
	asdata => \t80s:cpu|u0|Add3~12_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(6));

-- Location: LCCOMB_X40_Y25_N30
\t80s:cpu|u0|Mux85~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~0_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|PC\(6)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|SP\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|SP\(6),
	datac => \t80s:cpu|u0|PC\(6),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux85~0_combout\);

-- Location: LCCOMB_X39_Y25_N18
\t80s:cpu|u0|Mux85~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|F\(6)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|SP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|SP\(14),
	datad => \t80s:cpu|u0|F\(6),
	combout => \t80s:cpu|u0|Mux85~4_combout\);

-- Location: LCCOMB_X39_Y25_N4
\t80s:cpu|u0|Mux85~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|PC\(14)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|Mux85~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|PC\(14),
	datad => \t80s:cpu|u0|Mux85~4_combout\,
	combout => \t80s:cpu|u0|Mux85~5_combout\);

-- Location: LCCOMB_X38_Y25_N16
\t80s:cpu|u0|Mux85~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~2_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|DI_Reg\(6))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|RegDIH[6]~25_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (((\t80s:cpu|u0|RegDIH[6]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|DI_Reg\(6),
	datac => \t80s:cpu|u0|RegDIH[6]~25_combout\,
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux85~2_combout\);

-- Location: LCCOMB_X40_Y26_N26
\t80s:cpu|u0|Regs|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux25~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[1][6]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[0][6]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][6]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux25~2_combout\);

-- Location: LCCOMB_X37_Y23_N26
\t80s:cpu|u0|Regs|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux25~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux25~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][6]~q\)) # (!\t80s:cpu|u0|Regs|Mux25~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][6]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[3][6]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][6]~q\,
	datad => \t80s:cpu|u0|Regs|Mux25~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux25~3_combout\);

-- Location: LCCOMB_X37_Y23_N16
\t80s:cpu|u0|Regs|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux25~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsL[6][6]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsL[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[6][6]~q\,
	datab => \t80s:cpu|u0|Regs|RegsL[4][6]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux25~0_combout\);

-- Location: LCCOMB_X37_Y23_N24
\t80s:cpu|u0|Regs|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux25~1_combout\ = (\t80s:cpu|u0|Regs|Mux25~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][6]~q\) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux25~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][6]~q\ & 
-- ((\t80s:cpu|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][6]~q\,
	datab => \t80s:cpu|u0|Regs|Mux25~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][6]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux25~1_combout\);

-- Location: LCCOMB_X37_Y23_N2
\t80s:cpu|u0|RegDIL[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[6]~25_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux25~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux25~3_combout\,
	datac => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datad => \t80s:cpu|u0|Regs|Mux25~1_combout\,
	combout => \t80s:cpu|u0|RegDIL[6]~25_combout\);

-- Location: LCCOMB_X38_Y25_N30
\t80s:cpu|u0|Mux85~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~1_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|ACC\(6)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIL[6]~25_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIL[6]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|RegDIL[6]~25_combout\,
	datac => \t80s:cpu|u0|ACC\(6),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux85~1_combout\);

-- Location: LCCOMB_X38_Y25_N4
\t80s:cpu|u0|Mux85~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~3_combout\ = (\t80s:cpu|u0|mcode|Mux245~12_combout\ & (((\t80s:cpu|u0|mcode|Mux248~7_combout\)))) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|Mux85~1_combout\))) # 
-- (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & (\t80s:cpu|u0|Mux85~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datab => \t80s:cpu|u0|Mux85~2_combout\,
	datac => \t80s:cpu|u0|Mux85~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	combout => \t80s:cpu|u0|Mux85~3_combout\);

-- Location: LCCOMB_X39_Y25_N16
\t80s:cpu|u0|Mux85~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux85~6_combout\ = (\t80s:cpu|u0|Mux85~3_combout\ & (((\t80s:cpu|u0|Mux85~5_combout\) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\)))) # (!\t80s:cpu|u0|Mux85~3_combout\ & (\t80s:cpu|u0|Mux85~0_combout\ & 
-- ((\t80s:cpu|u0|mcode|Mux245~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux85~0_combout\,
	datab => \t80s:cpu|u0|Mux85~5_combout\,
	datac => \t80s:cpu|u0|Mux85~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	combout => \t80s:cpu|u0|Mux85~6_combout\);

-- Location: FF_X39_Y25_N17
\t80s:cpu|u0|BusB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux85~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(6));

-- Location: LCCOMB_X39_Y31_N22
\t80s:cpu|u0|alu|Q_t~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~0_combout\ = (\t80s:cpu|u0|BusB\(6)) # ((\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(3) & \t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(6),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Q_t~0_combout\);

-- Location: LCCOMB_X39_Y31_N30
\t80s:cpu|u0|alu|Mux32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux32~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|ALU_Op_r\(1))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Q_t~0_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(1) & 
-- ((\t80s:cpu|u0|alu|Q_t~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~0_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|alu|Q_t~1_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux32~0_combout\);

-- Location: LCCOMB_X39_Y31_N0
\t80s:cpu|u0|alu|Mux32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux32~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(6) & (\t80s:cpu|u0|Equal4~1_combout\ $ (\t80s:cpu|u0|alu|Mux32~0_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|alu|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal4~1_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|alu|Mux32~0_combout\,
	datad => \t80s:cpu|u0|BusB\(6),
	combout => \t80s:cpu|u0|alu|Mux32~1_combout\);

-- Location: LCCOMB_X38_Y28_N16
\t80s:cpu|u0|Save_Mux[6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[6]~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|BusA\(6) & (!\t80s:cpu|u0|ALU_Op_r\(0)))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusA\(6))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & 
-- ((\t80s:cpu|u0|alu|DAA_Q[6]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|BusA\(6),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|DAA_Q[6]~7_combout\,
	combout => \t80s:cpu|u0|Save_Mux[6]~1_combout\);

-- Location: LCCOMB_X38_Y29_N16
\t80s:cpu|u0|Save_Mux[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[6]~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|Save_Mux[6]~1_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Mux32~1_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|Save_Mux[6]~1_combout\,
	combout => \t80s:cpu|u0|Save_Mux[6]~2_combout\);

-- Location: LCCOMB_X38_Y29_N28
\t80s:cpu|u0|Save_Mux[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[6]~0_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux9~2_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Q_v[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Mux9~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|alu|Q_v[6]~12_combout\,
	combout => \t80s:cpu|u0|Save_Mux[6]~0_combout\);

-- Location: LCCOMB_X39_Y29_N6
\t80s:cpu|u0|Save_Mux[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[6]~3_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & (((\t80s:cpu|u0|Save_Mux[6]~2_combout\) # (\t80s:cpu|u0|Save_Mux[6]~0_combout\)))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (\t80s:cpu|DI_Reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_ALU_r~q\,
	datab => \t80s:cpu|DI_Reg\(6),
	datac => \t80s:cpu|u0|Save_Mux[6]~2_combout\,
	datad => \t80s:cpu|u0|Save_Mux[6]~0_combout\,
	combout => \t80s:cpu|u0|Save_Mux[6]~3_combout\);

-- Location: LCCOMB_X39_Y29_N2
\t80s:cpu|u0|Save_Mux[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[6]~4_combout\ = (\t80s:cpu|u0|mcode|Mux249~1_combout\ & (\t80s:cpu|u0|BusB\(6))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|Save_Mux[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	datab => \t80s:cpu|u0|BusB\(6),
	datad => \t80s:cpu|u0|Save_Mux[6]~3_combout\,
	combout => \t80s:cpu|u0|Save_Mux[6]~4_combout\);

-- Location: LCCOMB_X42_Y26_N12
\t80s:cpu|u0|Add6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~12_combout\ = ((\t80s:cpu|u0|SP\(6) $ (\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Add6~11\)))) # (GND)
-- \t80s:cpu|u0|Add6~13\ = CARRY((\t80s:cpu|u0|SP\(6) & (\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~11\)) # (!\t80s:cpu|u0|SP\(6) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\) # (!\t80s:cpu|u0|Add6~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(6),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~11\,
	combout => \t80s:cpu|u0|Add6~12_combout\,
	cout => \t80s:cpu|u0|Add6~13\);

-- Location: LCCOMB_X43_Y24_N18
\t80s:cpu|u0|SP~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~30_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux41~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux41~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|Regs|Mux41~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux41~1_combout\,
	combout => \t80s:cpu|u0|SP~30_combout\);

-- Location: LCCOMB_X43_Y26_N18
\t80s:cpu|u0|SP~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~31_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~30_combout\) # ((\t80s:cpu|u0|Add6~12_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add6~12_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP~5_combout\,
	datad => \t80s:cpu|u0|SP~30_combout\,
	combout => \t80s:cpu|u0|SP~31_combout\);

-- Location: LCCOMB_X43_Y26_N14
\t80s:cpu|u0|SP~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~32_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|Save_Mux[6]~4_combout\)))) # (!\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|SP~29_combout\ & ((!\t80s:cpu|u0|SP~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~29_combout\,
	datab => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	datac => \t80s:cpu|u0|SP~7_combout\,
	datad => \t80s:cpu|u0|SP~31_combout\,
	combout => \t80s:cpu|u0|SP~32_combout\);

-- Location: FF_X43_Y26_N15
\t80s:cpu|u0|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~32_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(6));

-- Location: LCCOMB_X40_Y23_N24
\t80s:cpu|u0|SP~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~34_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux40~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux40~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux40~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux40~3_combout\,
	combout => \t80s:cpu|u0|SP~34_combout\);

-- Location: LCCOMB_X41_Y26_N12
\t80s:cpu|u0|SP~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~35_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~34_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~5_combout\,
	datab => \t80s:cpu|u0|Add6~14_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|SP~34_combout\,
	combout => \t80s:cpu|u0|SP~35_combout\);

-- Location: LCCOMB_X42_Y25_N24
\t80s:cpu|u0|SP~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~33_combout\ = (!\t80s:cpu|u0|SP\(7) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|SP\(7),
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~33_combout\);

-- Location: LCCOMB_X42_Y25_N28
\t80s:cpu|u0|SP~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~36_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|Save_Mux[7]~22_combout\)))) # (!\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|SP~35_combout\ & ((!\t80s:cpu|u0|SP~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~7_combout\,
	datab => \t80s:cpu|u0|SP~35_combout\,
	datac => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	datad => \t80s:cpu|u0|SP~33_combout\,
	combout => \t80s:cpu|u0|SP~36_combout\);

-- Location: FF_X42_Y25_N29
\t80s:cpu|u0|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~36_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(7));

-- Location: LCCOMB_X40_Y26_N16
\t80s:cpu|u0|Mux84~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~1_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|PC\(7)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|SP\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|SP\(7),
	datac => \t80s:cpu|u0|PC\(7),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux84~1_combout\);

-- Location: LCCOMB_X40_Y26_N12
\t80s:cpu|u0|Mux84~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~2_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|DI_Reg\(7))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|RegDIH[7]~29_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (((\t80s:cpu|u0|RegDIH[7]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|DI_Reg\(7),
	datac => \t80s:cpu|u0|RegDIH[7]~29_combout\,
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux84~2_combout\);

-- Location: LCCOMB_X40_Y26_N2
\t80s:cpu|u0|Mux84~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~3_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & (((\t80s:cpu|u0|mcode|Mux245~12_combout\)))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|mcode|Mux245~12_combout\ & (\t80s:cpu|u0|Mux84~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|Mux84~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datab => \t80s:cpu|u0|Mux84~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|Mux84~2_combout\,
	combout => \t80s:cpu|u0|Mux84~3_combout\);

-- Location: LCCOMB_X37_Y30_N20
\t80s:cpu|u0|alu|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux8~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux8~1_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|Mux8~1_combout\,
	datad => \t80s:cpu|u0|alu|Add2~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux8~2_combout\);

-- Location: LCCOMB_X40_Y30_N30
\t80s:cpu|u0|alu|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux23~5_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|Arith16_r~q\ & (!\t80s:cpu|u0|F\(7))) # (!\t80s:cpu|u0|Arith16_r~q\ & ((\t80s:cpu|u0|alu|Mux8~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(7),
	datab => \t80s:cpu|u0|alu|Mux8~2_combout\,
	datac => \t80s:cpu|u0|Arith16_r~q\,
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|alu|Mux23~5_combout\);

-- Location: FF_X41_Y29_N23
\t80s:cpu|u0|Fp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(7),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(7));

-- Location: LCCOMB_X41_Y29_N22
\t80s:cpu|u0|F~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~27_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & ((\t80s:cpu|u0|process_0~4_combout\ & (!\t80s:cpu|u0|F\(7))) # (!\t80s:cpu|u0|process_0~4_combout\ & ((!\t80s:cpu|u0|Fp\(7)))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & 
-- (!\t80s:cpu|u0|F\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datab => \t80s:cpu|u0|F\(7),
	datac => \t80s:cpu|u0|Fp\(7),
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|F~27_combout\);

-- Location: LCCOMB_X39_Y29_N18
\t80s:cpu|u0|alu|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux23~3_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (((!\t80s:cpu|u0|F\(7))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|DAA_Q[7]~21_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[7]~21_combout\,
	datab => \t80s:cpu|u0|F\(7),
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux23~3_combout\);

-- Location: LCCOMB_X39_Y31_N14
\t80s:cpu|u0|alu|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux23~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|Q_t~7_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|alu|Mux21~2_combout\ & !\t80s:cpu|u0|mcode|Mux279~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~7_combout\,
	datab => \t80s:cpu|u0|alu|Mux21~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux23~0_combout\);

-- Location: LCCOMB_X41_Y31_N28
\t80s:cpu|u0|alu|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux28~9_combout\ = (!\t80s:cpu|u0|ISet\(1) & (!\t80s:cpu|u0|ISet\(0) & !\t80s:cpu|u0|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux28~9_combout\);

-- Location: LCCOMB_X40_Y31_N14
\t80s:cpu|u0|alu|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux23~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (((!\t80s:cpu|u0|F\(7))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Mux23~0_combout\) # ((!\t80s:cpu|u0|F\(7) & \t80s:cpu|u0|alu|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux23~0_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|F\(7),
	datad => \t80s:cpu|u0|alu|Mux28~9_combout\,
	combout => \t80s:cpu|u0|alu|Mux23~1_combout\);

-- Location: LCCOMB_X39_Y29_N4
\t80s:cpu|u0|alu|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux23~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (((\t80s:cpu|u0|alu|Mux34~0_combout\ & \t80s:cpu|u0|BusA\(7))))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux23~1_combout\,
	datab => \t80s:cpu|u0|alu|Mux34~0_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|BusA\(7),
	combout => \t80s:cpu|u0|alu|Mux23~2_combout\);

-- Location: LCCOMB_X39_Y29_N14
\t80s:cpu|u0|alu|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux23~4_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux23~2_combout\) # ((\t80s:cpu|u0|alu|Mux23~3_combout\ & !\t80s:cpu|u0|alu|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Mux23~3_combout\,
	datac => \t80s:cpu|u0|alu|Mux23~2_combout\,
	datad => \t80s:cpu|u0|alu|Mux34~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux23~4_combout\);

-- Location: LCCOMB_X40_Y29_N16
\t80s:cpu|u0|F~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~28_combout\ = (\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|alu|Mux23~5_combout\) # ((\t80s:cpu|u0|alu|Mux23~4_combout\)))) # (!\t80s:cpu|u0|process_0~8_combout\ & (((\t80s:cpu|u0|F~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux23~5_combout\,
	datab => \t80s:cpu|u0|F~27_combout\,
	datac => \t80s:cpu|u0|process_0~8_combout\,
	datad => \t80s:cpu|u0|alu|Mux23~4_combout\,
	combout => \t80s:cpu|u0|F~28_combout\);

-- Location: LCCOMB_X41_Y29_N20
\t80s:cpu|u0|F~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~29_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|process_0~16_combout\ & (\t80s:cpu|DI_Reg\(7))) # (!\t80s:cpu|u0|process_0~16_combout\ & ((\t80s:cpu|u0|F~28_combout\))))) # (!\t80s:cpu|u0|Equal0~2_combout\ & 
-- (((\t80s:cpu|u0|F~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|DI_Reg\(7),
	datac => \t80s:cpu|u0|F~28_combout\,
	datad => \t80s:cpu|u0|process_0~16_combout\,
	combout => \t80s:cpu|u0|F~29_combout\);

-- Location: LCCOMB_X41_Y29_N8
\t80s:cpu|u0|F~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~30_combout\ = (\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|Save_Mux[7]~22_combout\)) # (!\t80s:cpu|u0|F~9_combout\ & ((!\t80s:cpu|u0|F~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~9_combout\,
	datac => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	datad => \t80s:cpu|u0|F~29_combout\,
	combout => \t80s:cpu|u0|F~30_combout\);

-- Location: FF_X41_Y29_N9
\t80s:cpu|u0|F[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~30_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(7));

-- Location: LCCOMB_X41_Y25_N28
\t80s:cpu|u0|Mux84~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|F\(7))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|SP\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|F\(7),
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|SP\(15),
	combout => \t80s:cpu|u0|Mux84~4_combout\);

-- Location: LCCOMB_X41_Y25_N0
\t80s:cpu|u0|Mux84~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((!\t80s:cpu|u0|mcode|Mux247~7_combout\ & \t80s:cpu|u0|PC\(15))))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|Mux84~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|Mux84~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|PC\(15),
	combout => \t80s:cpu|u0|Mux84~5_combout\);

-- Location: LCCOMB_X40_Y26_N0
\t80s:cpu|u0|Regs|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux24~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|RegAddrB[0]~0_combout\)) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[1][7]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][7]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux24~2_combout\);

-- Location: LCCOMB_X40_Y26_N10
\t80s:cpu|u0|Regs|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux24~3_combout\ = (\t80s:cpu|u0|Regs|Mux24~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][7]~q\) # ((!\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|Regs|Mux24~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[2][7]~q\ & 
-- \t80s:cpu|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[3][7]~q\,
	datab => \t80s:cpu|u0|Regs|Mux24~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][7]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux24~3_combout\);

-- Location: LCCOMB_X39_Y23_N2
\t80s:cpu|u0|Regs|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux24~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\) # (\t80s:cpu|u0|Regs|RegsL[6][7]~q\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][7]~q\ & 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][7]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[6][7]~q\,
	combout => \t80s:cpu|u0|Regs|Mux24~0_combout\);

-- Location: LCCOMB_X40_Y23_N2
\t80s:cpu|u0|Regs|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux24~1_combout\ = (\t80s:cpu|u0|Regs|Mux24~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][7]~q\) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux24~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][7]~q\ & 
-- ((\t80s:cpu|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux24~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[5][7]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][7]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux24~1_combout\);

-- Location: LCCOMB_X40_Y26_N14
\t80s:cpu|u0|RegDIL[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[7]~29_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux24~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux24~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux24~1_combout\,
	datad => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	combout => \t80s:cpu|u0|RegDIL[7]~29_combout\);

-- Location: LCCOMB_X40_Y26_N22
\t80s:cpu|u0|Mux84~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~0_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|ACC\(7)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIL[7]~29_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIL[7]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|RegDIL[7]~29_combout\,
	datac => \t80s:cpu|u0|ACC\(7),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux84~0_combout\);

-- Location: LCCOMB_X41_Y26_N14
\t80s:cpu|u0|Mux84~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux84~6_combout\ = (\t80s:cpu|u0|Mux84~3_combout\ & ((\t80s:cpu|u0|Mux84~5_combout\) # ((!\t80s:cpu|u0|mcode|Mux248~7_combout\)))) # (!\t80s:cpu|u0|Mux84~3_combout\ & (((\t80s:cpu|u0|mcode|Mux248~7_combout\ & \t80s:cpu|u0|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux84~3_combout\,
	datab => \t80s:cpu|u0|Mux84~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datad => \t80s:cpu|u0|Mux84~0_combout\,
	combout => \t80s:cpu|u0|Mux84~6_combout\);

-- Location: FF_X41_Y26_N15
\t80s:cpu|u0|BusB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux84~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(7));

-- Location: LCCOMB_X39_Y28_N28
\t80s:cpu|u0|DO~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~23_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusA\(3)))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(3),
	datab => \t80s:cpu|u0|BusA\(3),
	datad => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	combout => \t80s:cpu|u0|DO~23_combout\);

-- Location: LCCOMB_X39_Y28_N16
\t80s:cpu|u0|DO~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~24_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|BusB\(7))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|DO~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(7),
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|DO~23_combout\,
	combout => \t80s:cpu|u0|DO~24_combout\);

-- Location: LCCOMB_X39_Y28_N2
\t80s:cpu|u0|DO[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[3]~3_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO~24_combout\))) # (!\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datac => \t80s:cpu|u0|DO\(3),
	datad => \t80s:cpu|u0|DO~24_combout\,
	combout => \t80s:cpu|u0|DO[3]~3_combout\);

-- Location: FF_X39_Y28_N3
\t80s:cpu|u0|DO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[3]~3_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(3));

-- Location: LCCOMB_X50_Y26_N0
\uart1|TxReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~3_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datab => \t80s:cpu|u0|DO\(3),
	combout => \uart1|TxReg~3_combout\);

-- Location: LCCOMB_X50_Y26_N20
\uart1|CtrlReg[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg[3]~feeder_combout\ = \uart1|TxReg~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|TxReg~3_combout\,
	combout => \uart1|CtrlReg[3]~feeder_combout\);

-- Location: FF_X50_Y26_N21
\uart1|CtrlReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|CtrlReg[3]~feeder_combout\,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(3));

-- Location: LCCOMB_X55_Y25_N12
\uart1|TxClkEdge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkEdge~0_combout\ = (\uart1|RxClkDel~q\ & !GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxClkDel~q\,
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|TxClkEdge~0_combout\);

-- Location: LCCOMB_X55_Y26_N10
\uart1|TxClkEdge~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkEdge~feeder_combout\ = \uart1|TxClkEdge~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|TxClkEdge~0_combout\,
	combout => \uart1|TxClkEdge~feeder_combout\);

-- Location: FF_X55_Y26_N11
\uart1|TxClkEdge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkEdge~feeder_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkEdge~q\);

-- Location: LCCOMB_X55_Y26_N18
\uart1|TxClkCnt[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkCnt[0]~6_combout\ = (\uart1|TxClkEdge~q\ & (\uart1|TxClkCnt\(0) $ (VCC))) # (!\uart1|TxClkEdge~q\ & (\uart1|TxClkCnt\(0) & VCC))
-- \uart1|TxClkCnt[0]~7\ = CARRY((\uart1|TxClkEdge~q\ & \uart1|TxClkCnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxClkEdge~q\,
	datab => \uart1|TxClkCnt\(0),
	datad => VCC,
	combout => \uart1|TxClkCnt[0]~6_combout\,
	cout => \uart1|TxClkCnt[0]~7\);

-- Location: FF_X55_Y26_N19
\uart1|TxClkCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkCnt[0]~6_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkCnt\(0));

-- Location: LCCOMB_X55_Y26_N20
\uart1|TxClkCnt[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkCnt[1]~8_combout\ = (\uart1|TxClkCnt\(1) & (!\uart1|TxClkCnt[0]~7\)) # (!\uart1|TxClkCnt\(1) & ((\uart1|TxClkCnt[0]~7\) # (GND)))
-- \uart1|TxClkCnt[1]~9\ = CARRY((!\uart1|TxClkCnt[0]~7\) # (!\uart1|TxClkCnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxClkCnt\(1),
	datad => VCC,
	cin => \uart1|TxClkCnt[0]~7\,
	combout => \uart1|TxClkCnt[1]~8_combout\,
	cout => \uart1|TxClkCnt[1]~9\);

-- Location: FF_X55_Y26_N21
\uart1|TxClkCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkCnt[1]~8_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkCnt\(1));

-- Location: LCCOMB_X55_Y26_N22
\uart1|TxClkCnt[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkCnt[2]~10_combout\ = (\uart1|TxClkCnt\(2) & (\uart1|TxClkCnt[1]~9\ $ (GND))) # (!\uart1|TxClkCnt\(2) & (!\uart1|TxClkCnt[1]~9\ & VCC))
-- \uart1|TxClkCnt[2]~11\ = CARRY((\uart1|TxClkCnt\(2) & !\uart1|TxClkCnt[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxClkCnt\(2),
	datad => VCC,
	cin => \uart1|TxClkCnt[1]~9\,
	combout => \uart1|TxClkCnt[2]~10_combout\,
	cout => \uart1|TxClkCnt[2]~11\);

-- Location: FF_X55_Y26_N23
\uart1|TxClkCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkCnt[2]~10_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkCnt\(2));

-- Location: LCCOMB_X55_Y26_N24
\uart1|TxClkCnt[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkCnt[3]~12_combout\ = (\uart1|TxClkCnt\(3) & (!\uart1|TxClkCnt[2]~11\)) # (!\uart1|TxClkCnt\(3) & ((\uart1|TxClkCnt[2]~11\) # (GND)))
-- \uart1|TxClkCnt[3]~13\ = CARRY((!\uart1|TxClkCnt[2]~11\) # (!\uart1|TxClkCnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxClkCnt\(3),
	datad => VCC,
	cin => \uart1|TxClkCnt[2]~11\,
	combout => \uart1|TxClkCnt[3]~12_combout\,
	cout => \uart1|TxClkCnt[3]~13\);

-- Location: FF_X55_Y26_N25
\uart1|TxClkCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkCnt[3]~12_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkCnt\(3));

-- Location: LCCOMB_X55_Y26_N26
\uart1|TxClkCnt[4]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkCnt[4]~14_combout\ = (\uart1|TxClkCnt\(4) & (\uart1|TxClkCnt[3]~13\ $ (GND))) # (!\uart1|TxClkCnt\(4) & (!\uart1|TxClkCnt[3]~13\ & VCC))
-- \uart1|TxClkCnt[4]~15\ = CARRY((\uart1|TxClkCnt\(4) & !\uart1|TxClkCnt[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxClkCnt\(4),
	datad => VCC,
	cin => \uart1|TxClkCnt[3]~13\,
	combout => \uart1|TxClkCnt[4]~14_combout\,
	cout => \uart1|TxClkCnt[4]~15\);

-- Location: FF_X55_Y26_N27
\uart1|TxClkCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkCnt[4]~14_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkCnt\(4));

-- Location: LCCOMB_X55_Y26_N28
\uart1|TxClkCnt[5]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxClkCnt[5]~16_combout\ = \uart1|TxClkCnt\(5) $ (\uart1|TxClkCnt[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxClkCnt\(5),
	cin => \uart1|TxClkCnt[4]~15\,
	combout => \uart1|TxClkCnt[5]~16_combout\);

-- Location: FF_X55_Y26_N29
\uart1|TxClkCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxClkCnt[5]~16_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxClkCnt\(5));

-- Location: LCCOMB_X52_Y26_N18
\uart1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux4~0_combout\ = (!\uart1|CtrlReg\(0) & (\uart1|CtrlReg\(1) & \uart1|TxClkCnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(0),
	datac => \uart1|CtrlReg\(1),
	datad => \uart1|TxClkCnt\(5),
	combout => \uart1|Mux4~0_combout\);

-- Location: LCCOMB_X52_Y26_N0
\uart1|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux4~2_combout\ = (!\uart1|CtrlReg\(0) & ((\uart1|TxClkCnt\(5)) # (!\uart1|CtrlReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(0),
	datab => \uart1|CtrlReg\(1),
	datad => \uart1|TxClkCnt\(5),
	combout => \uart1|Mux4~2_combout\);

-- Location: LCCOMB_X52_Y26_N30
\uart1|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux4~3_combout\ = (\uart1|Mux4~2_combout\ & (((\uart1|CtrlReg\(1)) # (GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))))) # (!\uart1|Mux4~2_combout\ & (\uart1|TxClkCnt\(3) & (!\uart1|CtrlReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxClkCnt\(3),
	datab => \uart1|Mux4~2_combout\,
	datac => \uart1|CtrlReg\(1),
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|Mux4~3_combout\);

-- Location: FF_X52_Y26_N1
\uart1|TxBdDel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|Mux4~3_combout\,
	sload => VCC,
	ena => \uart1|ALT_INV_ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxBdDel~q\);

-- Location: LCCOMB_X52_Y26_N10
\uart1|TxDat~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxDat~2_combout\ = (!\uart1|CtrlReg\(1) & ((\uart1|CtrlReg\(0) & (\uart1|TxClkCnt\(3))) # (!\uart1|CtrlReg\(0) & ((GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxClkCnt\(3),
	datab => \uart1|CtrlReg\(0),
	datac => \uart1|CtrlReg\(1),
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|TxDat~2_combout\);

-- Location: LCCOMB_X52_Y26_N24
\uart1|TxDat~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxDat~3_combout\ = (\uart1|ac_rst~q\) # ((!\uart1|TxBdDel~q\ & ((\uart1|Mux4~0_combout\) # (\uart1|TxDat~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|Mux4~0_combout\,
	datac => \uart1|TxBdDel~q\,
	datad => \uart1|TxDat~2_combout\,
	combout => \uart1|TxDat~3_combout\);

-- Location: FF_X54_Y26_N9
\uart1|TxState.TxState_Start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|Selector33~0_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	ena => \uart1|TxDat~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxState.TxState_Start~q\);

-- Location: LCCOMB_X52_Y26_N2
\uart1|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux4~1_combout\ = (\uart1|CtrlReg\(0) & (\uart1|TxClkCnt\(3))) # (!\uart1|CtrlReg\(0) & ((GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxClkCnt\(3),
	datac => \uart1|CtrlReg\(0),
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|Mux4~1_combout\);

-- Location: LCCOMB_X52_Y26_N14
\uart1|acia_tx_transmit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|acia_tx_transmit~0_combout\ = (\uart1|TxBdDel~q\) # ((!\uart1|Mux4~0_combout\ & ((\uart1|CtrlReg\(1)) # (!\uart1|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxBdDel~q\,
	datab => \uart1|CtrlReg\(1),
	datac => \uart1|Mux4~1_combout\,
	datad => \uart1|Mux4~0_combout\,
	combout => \uart1|acia_tx_transmit~0_combout\);

-- Location: LCCOMB_X54_Y26_N18
\uart1|TxState~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxState~12_combout\ = (\uart1|acia_tx_transmit~0_combout\ & (\uart1|TxState.TxState_Data~q\)) # (!\uart1|acia_tx_transmit~0_combout\ & ((\uart1|TxState.TxState_Start~q\) # ((\uart1|TxState.TxState_Data~q\ & !\uart1|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Data~q\,
	datab => \uart1|TxState.TxState_Start~q\,
	datac => \uart1|Equal1~0_combout\,
	datad => \uart1|acia_tx_transmit~0_combout\,
	combout => \uart1|TxState~12_combout\);

-- Location: FF_X54_Y26_N25
\uart1|TxState.TxState_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxState~12_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxState.TxState_Data~q\);

-- Location: LCCOMB_X54_Y26_N4
\uart1|TxParity~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxParity~1_combout\ = (!\uart1|TxState.TxState_Start~q\ & !\uart1|TxState.TxState_Data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxState.TxState_Start~q\,
	datad => \uart1|TxState.TxState_Data~q\,
	combout => \uart1|TxParity~1_combout\);

-- Location: LCCOMB_X55_Y26_N14
\uart1|Selector40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector40~0_combout\ = (\uart1|TxState.TxState_Start~q\ & ((\uart1|CtrlReg\(4)))) # (!\uart1|TxState.TxState_Start~q\ & (\uart1|TxBitCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Start~q\,
	datab => \uart1|TxBitCount\(0),
	datad => \uart1|CtrlReg\(4),
	combout => \uart1|Selector40~0_combout\);

-- Location: LCCOMB_X56_Y26_N22
\uart1|TxBitCount[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxBitCount[0]~0_combout\ = (\uart1|TxState.TxState_Data~q\ & (!\uart1|TxBitCount\(0))) # (!\uart1|TxState.TxState_Data~q\ & ((\uart1|Selector40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Data~q\,
	datac => \uart1|TxBitCount\(0),
	datad => \uart1|Selector40~0_combout\,
	combout => \uart1|TxBitCount[0]~0_combout\);

-- Location: FF_X56_Y26_N23
\uart1|TxBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxBitCount[0]~0_combout\,
	asdata => \uart1|TxBitCount\(0),
	sclr => \uart1|ac_rst~q\,
	sload => \uart1|acia_tx_transmit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxBitCount\(0));

-- Location: LCCOMB_X54_Y26_N16
\uart1|TxBitCount~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxBitCount~3_combout\ = (\uart1|TxState.TxState_Data~q\ & ((\uart1|TxBitCount\(1) $ (!\uart1|TxBitCount\(0))))) # (!\uart1|TxState.TxState_Data~q\ & ((\uart1|TxState.TxState_Start~q\) # ((\uart1|TxBitCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Data~q\,
	datab => \uart1|TxState.TxState_Start~q\,
	datac => \uart1|TxBitCount\(1),
	datad => \uart1|TxBitCount\(0),
	combout => \uart1|TxBitCount~3_combout\);

-- Location: LCCOMB_X55_Y26_N30
\uart1|TxBitCount~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxBitCount~4_combout\ = (\uart1|TxBdDel~q\ & (\uart1|TxBitCount\(1))) # (!\uart1|TxBdDel~q\ & ((\uart1|Mux4~3_combout\ & ((\uart1|TxBitCount~3_combout\))) # (!\uart1|Mux4~3_combout\ & (\uart1|TxBitCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxBitCount\(1),
	datab => \uart1|TxBdDel~q\,
	datac => \uart1|TxBitCount~3_combout\,
	datad => \uart1|Mux4~3_combout\,
	combout => \uart1|TxBitCount~4_combout\);

-- Location: LCCOMB_X55_Y26_N12
\uart1|TxBitCount[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxBitCount[1]~feeder_combout\ = \uart1|TxBitCount~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|TxBitCount~4_combout\,
	combout => \uart1|TxBitCount[1]~feeder_combout\);

-- Location: FF_X55_Y26_N13
\uart1|TxBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxBitCount[1]~feeder_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxBitCount\(1));

-- Location: LCCOMB_X54_Y26_N20
\uart1|TxBitCount~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxBitCount~1_combout\ = (\uart1|TxBitCount\(2) $ (((!\uart1|TxBitCount\(1) & !\uart1|TxBitCount\(0))))) # (!\uart1|TxState.TxState_Data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Data~q\,
	datab => \uart1|TxBitCount\(2),
	datac => \uart1|TxBitCount\(1),
	datad => \uart1|TxBitCount\(0),
	combout => \uart1|TxBitCount~1_combout\);

-- Location: LCCOMB_X54_Y26_N14
\uart1|TxBitCount~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxBitCount~2_combout\ = (\uart1|acia_tx_transmit~0_combout\ & (((\uart1|TxBitCount\(2))))) # (!\uart1|acia_tx_transmit~0_combout\ & (\uart1|TxBitCount~1_combout\ & ((\uart1|TxBitCount\(2)) # (!\uart1|TxParity~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxParity~1_combout\,
	datab => \uart1|TxBitCount~1_combout\,
	datac => \uart1|TxBitCount\(2),
	datad => \uart1|acia_tx_transmit~0_combout\,
	combout => \uart1|TxBitCount~2_combout\);

-- Location: FF_X54_Y26_N5
\uart1|TxBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxBitCount~2_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxBitCount\(2));

-- Location: LCCOMB_X54_Y26_N26
\uart1|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Equal1~0_combout\ = (!\uart1|TxBitCount\(2) & (!\uart1|TxBitCount\(1) & !\uart1|TxBitCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxBitCount\(2),
	datac => \uart1|TxBitCount\(1),
	datad => \uart1|TxBitCount\(0),
	combout => \uart1|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y26_N8
\uart1|Selector35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector35~0_combout\ = (\uart1|Equal1~0_combout\ & (\uart1|TxState.TxState_Data~q\ & ((\uart1|CtrlReg\(3)) # (!\uart1|CtrlReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(4),
	datab => \uart1|Equal1~0_combout\,
	datac => \uart1|CtrlReg\(3),
	datad => \uart1|TxState.TxState_Data~q\,
	combout => \uart1|Selector35~0_combout\);

-- Location: FF_X51_Y26_N9
\uart1|TxState.TxState_Parity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector35~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxDat~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxState.TxState_Parity~q\);

-- Location: LCCOMB_X51_Y26_N20
\uart1|Selector36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector36~0_combout\ = (\uart1|CtrlReg\(4) & (\uart1|Equal1~0_combout\ & (!\uart1|CtrlReg\(3) & \uart1|TxState.TxState_Data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(4),
	datab => \uart1|Equal1~0_combout\,
	datac => \uart1|CtrlReg\(3),
	datad => \uart1|TxState.TxState_Data~q\,
	combout => \uart1|Selector36~0_combout\);

-- Location: LCCOMB_X51_Y26_N26
\uart1|Selector36~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector36~1_combout\ = (\uart1|CtrlReg\(3) & (!\uart1|CtrlReg\(2) & ((\uart1|Selector36~0_combout\)))) # (!\uart1|CtrlReg\(3) & ((\uart1|TxState.TxState_Parity~q\) # ((!\uart1|CtrlReg\(2) & \uart1|Selector36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(3),
	datab => \uart1|CtrlReg\(2),
	datac => \uart1|TxState.TxState_Parity~q\,
	datad => \uart1|Selector36~0_combout\,
	combout => \uart1|Selector36~1_combout\);

-- Location: FF_X51_Y26_N27
\uart1|TxState.TxState_Stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector36~1_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxDat~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxState.TxState_Stop~q\);

-- Location: LCCOMB_X50_Y26_N16
\uart1|TxState~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxState~13_combout\ = (\uart1|TxState.TxState_Parity~q\ & ((\uart1|CtrlReg\(3)) # ((\uart1|CtrlReg\(2) & \uart1|Selector36~0_combout\)))) # (!\uart1|TxState.TxState_Parity~q\ & (\uart1|CtrlReg\(2) & (\uart1|Selector36~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Parity~q\,
	datab => \uart1|CtrlReg\(2),
	datac => \uart1|Selector36~0_combout\,
	datad => \uart1|CtrlReg\(3),
	combout => \uart1|TxState~13_combout\);

-- Location: LCCOMB_X52_Y26_N8
\uart1|TxState~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxState~14_combout\ = (!\uart1|TxBdDel~q\ & ((\uart1|Mux4~0_combout\) # ((!\uart1|CtrlReg\(1) & \uart1|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(1),
	datab => \uart1|Mux4~0_combout\,
	datac => \uart1|TxBdDel~q\,
	datad => \uart1|Mux4~1_combout\,
	combout => \uart1|TxState~14_combout\);

-- Location: LCCOMB_X50_Y24_N10
\uart1|TxWr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxWr~0_combout\ = (\t80s:cpu|u0|A\(0) & (\UART_nCS~0_combout\ & (\t80s:cpu|WR_n~q\ & \SD_nCS~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \UART_nCS~0_combout\,
	datac => \t80s:cpu|WR_n~q\,
	datad => \SD_nCS~1_combout\,
	combout => \uart1|TxWr~0_combout\);

-- Location: FF_X54_Y28_N25
\uart1|TxWr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxWr~0_combout\,
	sclr => \ALT_INV_nRST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxWr~q\);

-- Location: LCCOMB_X55_Y26_N6
\uart1|TxReq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReq~0_combout\ = (\uart1|TxWr~q\) # ((\uart1|TxReq~q\ & !\uart1|TxAck~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxWr~q\,
	datac => \uart1|TxReq~q\,
	datad => \uart1|TxAck~q\,
	combout => \uart1|TxReq~0_combout\);

-- Location: FF_X55_Y26_N7
\uart1|TxReq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxReq~0_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReq~q\);

-- Location: LCCOMB_X52_Y26_N28
\uart1|TxState~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxState~15_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|TxState.TxState_Idle~q\) # ((\uart1|TxReq~q\ & \uart1|TxState~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxReq~q\,
	datab => \uart1|TxState.TxState_Idle~q\,
	datac => \uart1|ac_rst~q\,
	datad => \uart1|TxState~14_combout\,
	combout => \uart1|TxState~15_combout\);

-- Location: LCCOMB_X51_Y26_N30
\uart1|TxState~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxState~16_combout\ = (\uart1|TxState~15_combout\ & (((!\uart1|TxState.TxState_Stop~q\ & !\uart1|TxState~13_combout\)) # (!\uart1|TxState~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Stop~q\,
	datab => \uart1|TxState~13_combout\,
	datac => \uart1|TxState~14_combout\,
	datad => \uart1|TxState~15_combout\,
	combout => \uart1|TxState~16_combout\);

-- Location: LCCOMB_X52_Y26_N20
\uart1|TxState.TxState_Idle~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxState.TxState_Idle~feeder_combout\ = \uart1|TxState~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|TxState~16_combout\,
	combout => \uart1|TxState.TxState_Idle~feeder_combout\);

-- Location: FF_X52_Y26_N21
\uart1|TxState.TxState_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxState.TxState_Idle~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxState.TxState_Idle~q\);

-- Location: LCCOMB_X54_Y26_N10
\uart1|Selector33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector33~0_combout\ = (!\uart1|TxState.TxState_Idle~q\ & \uart1|TxReq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxReq~q\,
	combout => \uart1|Selector33~0_combout\);

-- Location: LCCOMB_X51_Y26_N12
\uart1|TxAck~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxAck~0_combout\ = (\uart1|CtrlReg\(3) & (\uart1|TxState.TxState_Data~q\)) # (!\uart1|CtrlReg\(3) & ((\uart1|TxState.TxState_Parity~q\) # ((\uart1|TxState.TxState_Data~q\ & !\uart1|CtrlReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(3),
	datab => \uart1|TxState.TxState_Data~q\,
	datac => \uart1|TxState.TxState_Parity~q\,
	datad => \uart1|CtrlReg\(4),
	combout => \uart1|TxAck~0_combout\);

-- Location: LCCOMB_X51_Y26_N4
\uart1|TxAck~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxAck~1_combout\ = (\uart1|TxAck~0_combout\) # ((\uart1|TxState.TxState_Data~q\ & ((!\uart1|Equal1~0_combout\) # (!\uart1|CtrlReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(2),
	datab => \uart1|TxState.TxState_Data~q\,
	datac => \uart1|Equal1~0_combout\,
	datad => \uart1|TxAck~0_combout\,
	combout => \uart1|TxAck~1_combout\);

-- Location: LCCOMB_X54_Y26_N2
\uart1|TxAck~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxAck~2_combout\ = ((\uart1|TxState.TxState_Start~q\) # (\uart1|TxAck~1_combout\)) # (!\uart1|TxState.TxState_Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Idle~q\,
	datab => \uart1|TxState.TxState_Start~q\,
	datad => \uart1|TxAck~1_combout\,
	combout => \uart1|TxAck~2_combout\);

-- Location: LCCOMB_X54_Y26_N0
\uart1|TxAck~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxAck~3_combout\ = (\uart1|acia_tx_transmit~0_combout\ & (((\uart1|TxAck~q\)))) # (!\uart1|acia_tx_transmit~0_combout\ & ((\uart1|Selector33~0_combout\) # ((\uart1|TxAck~2_combout\ & \uart1|TxAck~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Selector33~0_combout\,
	datab => \uart1|TxAck~2_combout\,
	datac => \uart1|TxAck~q\,
	datad => \uart1|acia_tx_transmit~0_combout\,
	combout => \uart1|TxAck~3_combout\);

-- Location: FF_X54_Y26_N3
\uart1|TxAck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxAck~3_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxAck~q\);

-- Location: LCCOMB_X55_Y26_N16
\uart1|TxRdy~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxRdy~0_combout\ = (!\uart1|TxWr~q\ & ((\uart1|TxRdy~q\) # ((!\uart1|TxAck~q\ & !\uart1|TxReq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxAck~q\,
	datab => \uart1|TxWr~q\,
	datac => \uart1|TxRdy~q\,
	datad => \uart1|TxReq~q\,
	combout => \uart1|TxRdy~0_combout\);

-- Location: FF_X55_Y26_N17
\uart1|TxRdy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxRdy~0_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxRdy~q\);

-- Location: LCCOMB_X54_Y23_N14
\uart1|StatReg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg[1]~feeder_combout\ = \uart1|TxRdy~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|TxRdy~q\,
	combout => \uart1|StatReg[1]~feeder_combout\);

-- Location: FF_X54_Y23_N15
\uart1|StatReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|StatReg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|StatReg\(1));

-- Location: LCCOMB_X55_Y23_N22
\D[1]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~114_combout\ = (\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(1))) # (!\t80s:cpu|u0|A\(0) & ((\uart1|StatReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxReg\(1),
	datac => \t80s:cpu|u0|A\(0),
	datad => \uart1|StatReg\(1),
	combout => \D[1]~114_combout\);

-- Location: M9K_X53_Y2_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y9_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000F140A401A8530008658801882221328880194400044100F0E0F0E6228836CE10B19F0DAB6FB30608304C81F04CF98D06EEA00AA01BF6F2560BC9F7A49F7A13BC037E17B0C50C50336E86407241212A4F2BC4CD1137969C25CABCED13344C5E5E71972ED1134445A5AF5DCABD772ABD826EA762138EA47E77FABAB9FA98730F86EAB1FB6A51E28A7DC283EF3F8DC8AB583DCC141205A7DB4B849F90B0CD2B578AEBAEB98C4005A1EC6210CA0C7BC0CE740D871A0EC30942808C71EF473AD023184237FF7FBCE631DFFF9CF7FFF8EF1DE618CE750F7A39DE712C433A8EA18CE6108CF60CCE83D86FF07BC3F56C93FB7EF2B4B5108999DD8100",
	mem_init2 => X"A54B4000203264BCA1329068449122BEC0880CC5500A2FFFFB37303B876D403796E001007466D3237687F405688C2241C08604FB946E2696C4F4539A2732E2F71AE26E2C2F859BCFE73709F837452CD989D994A3EF6DBCCE80023301BB8504EAA884BF697000B7774552FC1A89A591FB400010C9D6EE9415208A4AAAAAAFE1173FD7D777DDDF60749F00710C968A7F720119406543E23997FEFA1C04D940669B94CBF4CA6BA9A48A2020060C6BC9901B740180186DB1BF7D0E0288F4181D0E8A570625B39C01ACDDD19254D2234D2A0D5A89820D7000308083F0BC1B527B6E0FB78640D38060EBBA4C1533D19A6A0DBA694208379929C92598B5955549860865",
	mem_init1 => X"4BA5BE525363D790426C4CCD8DE26C7BD68CC99A1AD8210A9A1342FF69ECE3BCFD8DE7EF9FDD00EAF5CF45BA09908260779FC035AFD339EDEA7EBDD5EB9F71338F79E73F987BC383965E61AE70CA29A5A54F342F34CF3C58E6026BA5AE2F53724B6C8B377DFAC4F7DBA9966CCF38F31EEBD9687E3EC649006AB2F027E6A6AA6DD9CED4AA1205B45D5F78E18A1C4CA28AA00500854224B9A0001128A41540F800044A808F260E8532022058831C2005804681D0A0054C1D0A0E401150072A011530003A10010C03A104D00E840004C0E8468D98F04080C642215314282254C254CF052082231C372C488ECAE51111D991E66B2D38D9184327A86475A026431D70",
	mem_init0 => X"DF398879EC11130D1CD832E637F19B04B95CE620BE393C500A4A08E41A08E3B9BB138165ED73131C7FF9D893088346C1113223DE1338088D8261A7002E60D41FA41051A0C34E803BAE8342CB009CC08F5E713005677CAA8A8A9022E387ED1C45404F301A06E8EF80A00039ED723DC826CDCDBE4C4DB302C345448E122DD9104674A523705469A4FA6E4222672693ABBC37C0FE05E0F77C747D10F5EF423CDCC9923BFF1DB15E53694FF35A824882A199060ADFB60791D04830C624095FFD4A70B9282BCAF095F812BF0075B02BAF37A8E1FAD8117A0F800129C81322921B802000673FEE7F73203024924924924924924F3EB740000000000517070505371731",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y13_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFA2B112844919CA200A1E5584A92515D53F1B006496154A8C9231F7B8362E33A8F8129BD6EEAF055EEBD51E07DFFFE10094939D72DC4F2894243E6BE1E22017C4EAF33DE82C7C2BDFEBDF21F521CD4A0C023C0400F804C01E150755222DB916600ABCB3DB89AE32BD06E6499DAF690981B4D20223FF407F277BA3E25C547DE117198210033C581803F96F88E00680A07D9D6B0C84644D2081D87F25883381092016603B9DABEB4DBB32743F7FB6135EC039AC6D980458F220E",
	mem_init2 => X"36D700470CF7F24D44584861C512E54F570D5BFDF5BD2EEB790052E8B49C0881DCC7C3BAA9C519BCFDFFA77A1FE161C569AD33B541C3DAF887EB76B9C779A96E4438CE6FEE0C26807E7BDE4FE30196337F9A66D1E0000768B082000860000214FA98E0F7F8D6B2A9B5F0BFFC40F3C50F4E1EE1CAA5DC2FFD69EB040304DD5BDAC21814400E1D7A1AA371548975679A7109090A93B73FBCB66492277327D218D417C2255E14C0BF7899E10B7E46DCF0E917C7F8AB696C0EC5112389990F78000743317F48E9C62E67D731E74D91A68C1B07E3675EECDE32245FA3A14949F6C66F39F9234B93B4593DB73E12198BE8601376FFFD222A2227D90413DD612CEC4321",
	mem_init1 => X"630E067CFBF5FCCF7372BB8E2AE931E69876D8B37EDBF5D20914AEB0190733EF991B0346B257EEFAE72C661FBFCF52EF1F78F8FC4E88D25F087795FF0CDA907F07580C34F94B5940368269624702A3CA611159A49361610911CF73B6E5F9EBAC8BDC64BCD81593FC6C99DE3FD7BDA42444D2B3A1BB6E198223230CB1E16FA7FFF748F11048E577DBAD98B2AFF3FF7917B14ECD6E4B3954BD92183978622CA49D3B9D1AEE9533EF71DD482F3887AE8462DD6455BC92FD77AFBDE3953B5C8E69DE0C232E5E4D9BCFE222E424CCF1C59EB249754DF44AC412644DE4D99EE06BB7F410DB4369A0FE030F4401D6F0CE6356144BF43FE632D902CD1EB3667532114B8B",
	mem_init0 => X"D7DDAFD29B4FCFFFED4DA1B06EF80C18A568CECDF9D09A034B3D78C83B3065FF9D5E3FFE197E2DCF421265F006C53BA872FFE9561893E8A4009176BDADEBBF8E3E5FC683A191976132CBE1DB3E5653B8A316DF9ABE938FF7B7911ADBF7B77DB0BB8CCC6CF28CCB56DDBFB35F37EF1BF7FFFE9FC7E5B0B630EF7690A719CA273707098D80EC449A53EC42DB2593D1AE516BBCA5037F1E704CB23C709240045DC1C555181AAA5BCADB04C7DFCA286C81923F94C3A0B29D260052282E2B151125E33B93D973AE8B85E4AB2C51D453983693B3411CA9C6ED6B6040807ABFBE73FEC55E7A2304FC24214EE55448D17082809B06619E384BBFABA79005E02F1C60841B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N22
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\);

-- Location: M9K_X73_Y6_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"859A005610AE44560006140600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N4
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout\);

-- Location: M9K_X53_Y22_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a41\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y24_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a33\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N4
\D[1]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~109_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a41~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a33~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|ram_block1a41~portadataout\,
	datac => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a33~portadataout\,
	combout => \D[1]~109_combout\);

-- Location: M9K_X53_Y23_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a57\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y29_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N18
\D[1]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~108_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a57~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a49~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a57~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a49~portadataout\,
	combout => \D[1]~108_combout\);

-- Location: LCCOMB_X52_Y23_N12
\D[1]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~110_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[1]~108_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[1]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[1]~109_combout\,
	datad => \D[1]~108_combout\,
	combout => \D[1]~110_combout\);

-- Location: M9K_X53_Y20_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y27_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N14
\D[1]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~106_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a9~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a1~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \D[1]~106_combout\);

-- Location: M9K_X53_Y25_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y12_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N16
\D[1]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~105_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a25~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a17~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a25~portadataout\,
	combout => \D[1]~105_combout\);

-- Location: LCCOMB_X52_Y23_N10
\D[1]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~107_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[1]~105_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[1]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \D[1]~106_combout\,
	datad => \D[1]~105_combout\,
	combout => \D[1]~107_combout\);

-- Location: LCCOMB_X55_Y23_N30
\D[1]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~111_combout\ = (\rom_select|nCS~0_combout\ & (((\D[1]~110_combout\) # (\D[1]~107_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|nCS~0_combout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout\,
	datac => \D[1]~110_combout\,
	datad => \D[1]~107_combout\,
	combout => \D[1]~111_combout\);

-- Location: LCCOMB_X56_Y23_N10
\sd1|dout[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[1]~1_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(1))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(1),
	datac => \sd1|dout\(1),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[1]~1_combout\);

-- Location: LCCOMB_X56_Y23_N14
\sd1|Selector132~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector132~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.idle~q\,
	datad => \sd1|dout\(1),
	combout => \sd1|Selector132~0_combout\);

-- Location: FF_X56_Y23_N11
\sd1|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[1]~1_combout\,
	asdata => \sd1|Selector132~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(1));

-- Location: LCCOMB_X56_Y23_N26
\D[1]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~104_combout\ = (\rom_select|Equal0~0_combout\ & (\SD_nCS~1_combout\ & (\t80s:cpu|u0|A\(3) & \sd1|dout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|Equal0~0_combout\,
	datab => \SD_nCS~1_combout\,
	datac => \t80s:cpu|u0|A\(3),
	datad => \sd1|dout\(1),
	combout => \D[1]~104_combout\);

-- Location: LCCOMB_X55_Y23_N28
\D[1]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~112_combout\ = (!\UART_nCS~1_combout\ & ((\D[1]~104_combout\) # ((!\SD_nCS~2_combout\ & \D[1]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~2_combout\,
	datab => \UART_nCS~1_combout\,
	datac => \D[1]~111_combout\,
	datad => \D[1]~104_combout\,
	combout => \D[1]~112_combout\);

-- Location: LCCOMB_X55_Y23_N26
\D[1]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~115_combout\ = (\D[1]~112_combout\) # ((\UART_nCS~0_combout\ & (\SD_nCS~1_combout\ & \D[1]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~0_combout\,
	datab => \SD_nCS~1_combout\,
	datac => \D[1]~114_combout\,
	datad => \D[1]~112_combout\,
	combout => \D[1]~115_combout\);

-- Location: FF_X55_Y23_N27
\t80s:cpu|DI_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[1]~115_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(1));

-- Location: LCCOMB_X39_Y25_N8
\t80s:cpu|u0|Save_Mux[1]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[1]~24_combout\ = (\t80s:cpu|DI_Reg\(1) & !\t80s:cpu|u0|Save_ALU_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(1),
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|Save_Mux[1]~24_combout\);

-- Location: LCCOMB_X38_Y28_N2
\t80s:cpu|u0|alu|Q_t~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~16_combout\ = (\t80s:cpu|u0|BusB\(1)) # ((!\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(1),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~16_combout\);

-- Location: LCCOMB_X38_Y28_N12
\t80s:cpu|u0|alu|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux37~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Q_t~16_combout\) # ((\t80s:cpu|u0|ALU_Op_r\(0))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (((!\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|alu|Q_t~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|alu|Q_t~16_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|Q_t~11_combout\,
	combout => \t80s:cpu|u0|alu|Mux37~0_combout\);

-- Location: LCCOMB_X38_Y28_N6
\t80s:cpu|u0|alu|Mux37~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux37~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(1) & (\t80s:cpu|u0|alu|Mux37~0_combout\ $ (\t80s:cpu|u0|alu|Mux7~5_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|Mux37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux37~0_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|alu|Mux7~5_combout\,
	datad => \t80s:cpu|u0|BusB\(1),
	combout => \t80s:cpu|u0|alu|Mux37~1_combout\);

-- Location: LCCOMB_X38_Y28_N28
\t80s:cpu|u0|alu|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux37~2_combout\ = (\t80s:cpu|u0|BusB\(1) & (!\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|ALU_Op_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux37~2_combout\);

-- Location: LCCOMB_X38_Y28_N8
\t80s:cpu|u0|alu|Mux37~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux37~3_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(5))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|alu|DAA_Q[1]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(5),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|alu|DAA_Q[1]~9_combout\,
	combout => \t80s:cpu|u0|alu|Mux37~3_combout\);

-- Location: LCCOMB_X38_Y28_N26
\t80s:cpu|u0|alu|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux37~4_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (((\t80s:cpu|u0|alu|Mux37~2_combout\) # (\t80s:cpu|u0|alu|Mux37~3_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux37~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux37~1_combout\,
	datab => \t80s:cpu|u0|alu|Mux37~2_combout\,
	datac => \t80s:cpu|u0|alu|Mux37~3_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux37~4_combout\);

-- Location: LCCOMB_X39_Y29_N12
\t80s:cpu|u0|Save_Mux[1]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[1]~23_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux37~4_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|alu|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_ALU_r~q\,
	datab => \t80s:cpu|u0|alu|Mux14~2_combout\,
	datac => \t80s:cpu|u0|alu|Mux37~4_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|Save_Mux[1]~23_combout\);

-- Location: LCCOMB_X39_Y25_N26
\t80s:cpu|u0|Save_Mux[1]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[1]~25_combout\ = (\t80s:cpu|u0|mcode|Mux249~1_combout\ & (((\t80s:cpu|u0|BusB\(1))))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|Save_Mux[1]~24_combout\) # ((\t80s:cpu|u0|Save_Mux[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[1]~24_combout\,
	datac => \t80s:cpu|u0|Save_Mux[1]~23_combout\,
	datad => \t80s:cpu|u0|BusB\(1),
	combout => \t80s:cpu|u0|Save_Mux[1]~25_combout\);

-- Location: LCCOMB_X39_Y25_N30
\t80s:cpu|u0|RegDIH[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[1]~6_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIH[1]~5_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	datab => \t80s:cpu|u0|RegDIH[1]~5_combout\,
	datac => \t80s:cpu|u0|process_3~1_combout\,
	datad => \t80s:cpu|u0|RegAddrB~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[1]~6_combout\);

-- Location: LCCOMB_X36_Y22_N12
\t80s:cpu|u0|RegDIH[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[1]~7_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~18_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIH[1]~4_combout\) # ((\t80s:cpu|u0|RegDIH[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[1]~4_combout\,
	datab => \t80s:cpu|u0|process_3~2_combout\,
	datac => \t80s:cpu|u0|Add9~18_combout\,
	datad => \t80s:cpu|u0|RegDIH[1]~6_combout\,
	combout => \t80s:cpu|u0|RegDIH[1]~7_combout\);

-- Location: LCCOMB_X40_Y21_N18
\t80s:cpu|u0|Regs|RegsH[7][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|RegsH[7][1]~feeder_combout\ = \t80s:cpu|u0|RegDIH[1]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|RegDIH[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|RegsH[7][1]~feeder_combout\);

-- Location: FF_X40_Y21_N19
\t80s:cpu|u0|Regs|RegsH[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|RegsH[7][1]~feeder_combout\,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][1]~q\);

-- Location: LCCOMB_X39_Y21_N8
\t80s:cpu|u0|Regs|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux6~0_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|RegsH[6][1]~q\) # (\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][1]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[4][1]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][1]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux6~0_combout\);

-- Location: LCCOMB_X39_Y25_N20
\t80s:cpu|u0|Regs|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux6~1_combout\ = (\t80s:cpu|u0|Regs|Mux6~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][1]~q\) # ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux6~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[5][1]~q\ & 
-- \t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[7][1]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[5][1]~q\,
	datac => \t80s:cpu|u0|Regs|Mux6~0_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux6~1_combout\);

-- Location: LCCOMB_X37_Y22_N8
\t80s:cpu|u0|Regs|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux6~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][1]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][1]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][1]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux6~2_combout\);

-- Location: LCCOMB_X36_Y22_N24
\t80s:cpu|u0|Regs|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux6~3_combout\ = (\t80s:cpu|u0|Regs|Mux6~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][1]~q\) # ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux6~2_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][1]~q\,
	datab => \t80s:cpu|u0|Regs|Mux6~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][1]~q\,
	combout => \t80s:cpu|u0|Regs|Mux6~3_combout\);

-- Location: LCCOMB_X39_Y25_N24
\t80s:cpu|u0|Regs|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux6~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux6~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datab => \t80s:cpu|u0|Regs|Mux6~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux6~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux6~4_combout\);

-- Location: LCCOMB_X41_Y24_N14
\t80s:cpu|u0|RegBusA_r[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegBusA_r[10]~feeder_combout\ = \t80s:cpu|u0|Regs|Mux5~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Regs|Mux5~4_combout\,
	combout => \t80s:cpu|u0|RegBusA_r[10]~feeder_combout\);

-- Location: FF_X41_Y24_N15
\t80s:cpu|u0|RegBusA_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegBusA_r[10]~feeder_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(10));

-- Location: LCCOMB_X39_Y24_N10
\t80s:cpu|u0|RegDIH[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[2]~8_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(10),
	combout => \t80s:cpu|u0|RegDIH[2]~8_combout\);

-- Location: LCCOMB_X36_Y22_N22
\t80s:cpu|u0|RegDIH[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[2]~11_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~20_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIH[2]~10_combout\) # ((\t80s:cpu|u0|RegDIH[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[2]~10_combout\,
	datab => \t80s:cpu|u0|Add9~20_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIH[2]~8_combout\,
	combout => \t80s:cpu|u0|RegDIH[2]~11_combout\);

-- Location: FF_X38_Y21_N31
\t80s:cpu|u0|Regs|RegsH[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[2]~11_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][2]~q\);

-- Location: LCCOMB_X39_Y21_N24
\t80s:cpu|u0|Regs|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux5~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][2]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[4][2]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][2]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux5~0_combout\);

-- Location: LCCOMB_X38_Y21_N14
\t80s:cpu|u0|Regs|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux5~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux5~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[7][2]~q\)) # (!\t80s:cpu|u0|Regs|Mux5~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[5][2]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[7][2]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][2]~q\,
	datad => \t80s:cpu|u0|Regs|Mux5~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux5~1_combout\);

-- Location: LCCOMB_X37_Y22_N16
\t80s:cpu|u0|Regs|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux5~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][2]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][2]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][2]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux5~2_combout\);

-- Location: LCCOMB_X36_Y22_N6
\t80s:cpu|u0|Regs|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux5~3_combout\ = (\t80s:cpu|u0|Regs|Mux5~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[3][2]~q\) # ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux5~2_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][2]~q\,
	datab => \t80s:cpu|u0|Regs|Mux5~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][2]~q\,
	combout => \t80s:cpu|u0|Regs|Mux5~3_combout\);

-- Location: LCCOMB_X39_Y22_N24
\t80s:cpu|u0|Regs|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux5~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux5~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux5~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux5~3_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux5~4_combout\);

-- Location: LCCOMB_X41_Y26_N28
\t80s:cpu|u0|Mux97~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux97~1_combout\ = (\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|DI_Reg\(2)))) # (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux5~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datab => \t80s:cpu|u0|Regs|Mux5~4_combout\,
	datac => \t80s:cpu|DI_Reg\(2),
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|Mux97~1_combout\);

-- Location: LCCOMB_X41_Y26_N18
\t80s:cpu|u0|Mux97~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux97~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|ACC\(2))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|Regs|Mux13~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (((\t80s:cpu|u0|Regs|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|ACC\(2),
	datac => \t80s:cpu|u0|Regs|Mux13~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	combout => \t80s:cpu|u0|Mux97~0_combout\);

-- Location: LCCOMB_X41_Y26_N8
\t80s:cpu|u0|Mux97~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux97~2_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|mcode|Mux253~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|Mux97~0_combout\))) # 
-- (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & (\t80s:cpu|u0|Mux97~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datab => \t80s:cpu|u0|Mux97~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datad => \t80s:cpu|u0|Mux97~0_combout\,
	combout => \t80s:cpu|u0|Mux97~2_combout\);

-- Location: LCCOMB_X41_Y26_N0
\t80s:cpu|u0|Mux97~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux97~3_combout\ = (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|Mux97~2_combout\) # (!\t80s:cpu|u0|SP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datab => \t80s:cpu|u0|SP\(2),
	datac => \t80s:cpu|u0|Mux97~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	combout => \t80s:cpu|u0|Mux97~3_combout\);

-- Location: LCCOMB_X41_Y26_N2
\t80s:cpu|u0|Mux97~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux97~4_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux97~3_combout\ & ((!\t80s:cpu|u0|SP\(10)) # (!\t80s:cpu|u0|Mux97~2_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|Mux97~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datab => \t80s:cpu|u0|Mux97~3_combout\,
	datac => \t80s:cpu|u0|Mux97~2_combout\,
	datad => \t80s:cpu|u0|SP\(10),
	combout => \t80s:cpu|u0|Mux97~4_combout\);

-- Location: LCCOMB_X41_Y26_N20
\t80s:cpu|u0|BusA[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[2]~4_combout\ = (\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|u0|BusA\(2))))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|BusA\(2)))) # (!\t80s:cpu|u0|Mux99~0_combout\ & (\t80s:cpu|u0|Mux97~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Mux97~4_combout\,
	datac => \t80s:cpu|u0|BusA\(2),
	datad => \t80s:cpu|u0|Mux99~0_combout\,
	combout => \t80s:cpu|u0|BusA[2]~4_combout\);

-- Location: FF_X41_Y26_N21
\t80s:cpu|u0|BusA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(2));

-- Location: LCCOMB_X36_Y28_N26
\t80s:cpu|u0|alu|DAA_Q[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[2]~10_combout\ = (\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|Add3~2_combout\)) # (!\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Add3~2_combout\,
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|Add5~2_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q[2]~10_combout\);

-- Location: LCCOMB_X37_Y28_N12
\t80s:cpu|u0|alu|DAA_Q[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\ = (\t80s:cpu|u0|alu|LessThan1~0_combout\ & (\t80s:cpu|u0|alu|DAA_Q[2]~10_combout\)) # (!\t80s:cpu|u0|alu|LessThan1~0_combout\ & ((\t80s:cpu|u0|F\(4) & ((\t80s:cpu|u0|BusA\(2)))) # (!\t80s:cpu|u0|F\(4) & 
-- (\t80s:cpu|u0|alu|DAA_Q[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[2]~10_combout\,
	datab => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	datac => \t80s:cpu|u0|BusA\(2),
	datad => \t80s:cpu|u0|F\(4),
	combout => \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\);

-- Location: LCCOMB_X39_Y30_N18
\t80s:cpu|u0|Save_Mux[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~6_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & !\t80s:cpu|u0|mcode|Mux249~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	combout => \t80s:cpu|u0|Save_Mux[0]~6_combout\);

-- Location: LCCOMB_X39_Y30_N26
\t80s:cpu|u0|Save_Mux[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[2]~7_combout\ = (\t80s:cpu|u0|Save_Mux[0]~6_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(6)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|DAA_Q[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q[2]~11_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|BusB\(6),
	datad => \t80s:cpu|u0|Save_Mux[0]~6_combout\,
	combout => \t80s:cpu|u0|Save_Mux[2]~7_combout\);

-- Location: LCCOMB_X39_Y30_N14
\t80s:cpu|u0|Save_Mux[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~8_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|Save_Mux[0]~8_combout\);

-- Location: LCCOMB_X40_Y30_N22
\t80s:cpu|u0|Save_Mux[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~5_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & (\t80s:cpu|u0|ALU_Op_r\(2) & \t80s:cpu|u0|ALU_Op_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_ALU_r~q\,
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|Save_Mux[0]~5_combout\);

-- Location: LCCOMB_X39_Y30_N28
\t80s:cpu|u0|Save_Mux[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[2]~9_combout\ = (\t80s:cpu|u0|Save_Mux[0]~5_combout\ & ((\t80s:cpu|u0|Save_Mux[2]~7_combout\) # ((\t80s:cpu|u0|BusB\(2) & \t80s:cpu|u0|Save_Mux[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[2]~7_combout\,
	datab => \t80s:cpu|u0|BusB\(2),
	datac => \t80s:cpu|u0|Save_Mux[0]~8_combout\,
	datad => \t80s:cpu|u0|Save_Mux[0]~5_combout\,
	combout => \t80s:cpu|u0|Save_Mux[2]~9_combout\);

-- Location: LCCOMB_X38_Y31_N0
\t80s:cpu|u0|alu|Q_t~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~13_combout\ = (\t80s:cpu|u0|BusB\(2)) # ((\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|BusB\(2),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~13_combout\);

-- Location: LCCOMB_X38_Y31_N4
\t80s:cpu|u0|alu|Mux36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux36~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|ALU_Op_r\(1))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Q_t~13_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(1) & 
-- ((\t80s:cpu|u0|alu|Q_t~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|Q_t~13_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~9_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux36~0_combout\);

-- Location: LCCOMB_X38_Y31_N18
\t80s:cpu|u0|alu|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~2_combout\ = (\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Mux7~2_combout\);

-- Location: LCCOMB_X38_Y31_N16
\t80s:cpu|u0|alu|Mux36~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux36~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(2) & (\t80s:cpu|u0|alu|Mux36~0_combout\ $ (\t80s:cpu|u0|alu|Mux7~2_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|Mux36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|Mux36~0_combout\,
	datac => \t80s:cpu|u0|BusB\(2),
	datad => \t80s:cpu|u0|alu|Mux7~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux36~1_combout\);

-- Location: LCCOMB_X38_Y31_N12
\t80s:cpu|u0|Save_Mux[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[2]~10_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux36~1_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (((\t80s:cpu|u0|alu|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datab => \t80s:cpu|u0|alu|Mux13~0_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(3),
	datad => \t80s:cpu|u0|alu|Mux36~1_combout\,
	combout => \t80s:cpu|u0|Save_Mux[2]~10_combout\);

-- Location: LCCOMB_X40_Y28_N12
\t80s:cpu|u0|Save_Mux[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[2]~11_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|Save_Mux[2]~10_combout\))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (\t80s:cpu|DI_Reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|DI_Reg\(2),
	datac => \t80s:cpu|u0|Save_Mux[2]~10_combout\,
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|Save_Mux[2]~11_combout\);

-- Location: LCCOMB_X40_Y28_N8
\t80s:cpu|u0|Save_Mux[2]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[2]~12_combout\ = (\t80s:cpu|u0|Save_Mux[2]~9_combout\) # ((\t80s:cpu|u0|mcode|Mux249~1_combout\ & (\t80s:cpu|u0|BusB\(2))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|Save_Mux[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[2]~9_combout\,
	datac => \t80s:cpu|u0|BusB\(2),
	datad => \t80s:cpu|u0|Save_Mux[2]~11_combout\,
	combout => \t80s:cpu|u0|Save_Mux[2]~12_combout\);

-- Location: LCCOMB_X42_Y26_N4
\t80s:cpu|u0|Add6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~4_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|SP\(2) $ (\t80s:cpu|u0|Add6~3\)))) # (GND)
-- \t80s:cpu|u0|Add6~5\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add6~3\) # (!\t80s:cpu|u0|SP\(2)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|SP\(2) & !\t80s:cpu|u0|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|SP\(2),
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~3\,
	combout => \t80s:cpu|u0|Add6~4_combout\,
	cout => \t80s:cpu|u0|Add6~5\);

-- Location: LCCOMB_X41_Y24_N18
\t80s:cpu|u0|SP~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~14_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux45~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux45~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|Regs|Mux45~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux45~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~14_combout\);

-- Location: LCCOMB_X41_Y24_N10
\t80s:cpu|u0|SP~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~15_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~14_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|SP~5_combout\,
	datac => \t80s:cpu|u0|Add6~4_combout\,
	datad => \t80s:cpu|u0|SP~14_combout\,
	combout => \t80s:cpu|u0|SP~15_combout\);

-- Location: LCCOMB_X41_Y24_N22
\t80s:cpu|u0|SP~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~16_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|Save_Mux[2]~12_combout\)))) # (!\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|SP~13_combout\ & ((!\t80s:cpu|u0|SP~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~13_combout\,
	datab => \t80s:cpu|u0|Save_Mux[2]~12_combout\,
	datac => \t80s:cpu|u0|SP~7_combout\,
	datad => \t80s:cpu|u0|SP~15_combout\,
	combout => \t80s:cpu|u0|SP~16_combout\);

-- Location: FF_X41_Y24_N23
\t80s:cpu|u0|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~16_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(2));

-- Location: LCCOMB_X42_Y26_N6
\t80s:cpu|u0|Add6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add6~6_combout\ = (\t80s:cpu|u0|SP\(3) & ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~5\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Add6~5\) # (GND))))) # (!\t80s:cpu|u0|SP\(3) & 
-- ((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Add6~5\ & VCC)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Add6~5\))))
-- \t80s:cpu|u0|Add6~7\ = CARRY((\t80s:cpu|u0|SP\(3) & ((!\t80s:cpu|u0|Add6~5\) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\))) # (!\t80s:cpu|u0|SP\(3) & (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & !\t80s:cpu|u0|Add6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(3),
	datab => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add6~5\,
	combout => \t80s:cpu|u0|Add6~6_combout\,
	cout => \t80s:cpu|u0|Add6~7\);

-- Location: LCCOMB_X43_Y24_N6
\t80s:cpu|u0|SP~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~18_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux44~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux44~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|Regs|Mux44~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux44~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~18_combout\);

-- Location: LCCOMB_X43_Y26_N22
\t80s:cpu|u0|SP~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~19_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~18_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~5_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|Add6~6_combout\,
	datad => \t80s:cpu|u0|SP~18_combout\,
	combout => \t80s:cpu|u0|SP~19_combout\);

-- Location: LCCOMB_X44_Y26_N16
\t80s:cpu|u0|SP~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~17_combout\ = (!\t80s:cpu|u0|SP\(3) & ((\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|SP~2_combout\ & !\t80s:cpu|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(3),
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|SP~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~17_combout\);

-- Location: LCCOMB_X43_Y26_N0
\t80s:cpu|u0|SP~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~20_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|Save_Mux[3]~28_combout\)))) # (!\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|SP~19_combout\ & ((!\t80s:cpu|u0|SP~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~19_combout\,
	datab => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	datac => \t80s:cpu|u0|SP~7_combout\,
	datad => \t80s:cpu|u0|SP~17_combout\,
	combout => \t80s:cpu|u0|SP~20_combout\);

-- Location: FF_X43_Y26_N1
\t80s:cpu|u0|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~20_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(3));

-- Location: LCCOMB_X39_Y23_N18
\t80s:cpu|u0|Regs|Mux43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux43~0_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|Regs|RegsL[6][4]~q\) # (\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|Regs|RegsL[4][4]~q\ & ((!\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|Regs|RegsL[4][4]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][4]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux43~0_combout\);

-- Location: LCCOMB_X38_Y23_N6
\t80s:cpu|u0|Regs|Mux43~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux43~1_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|Mux43~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][4]~q\))) # (!\t80s:cpu|u0|Regs|Mux43~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][4]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (((\t80s:cpu|u0|Regs|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][4]~q\,
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsL[7][4]~q\,
	datad => \t80s:cpu|u0|Regs|Mux43~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux43~1_combout\);

-- Location: LCCOMB_X41_Y24_N16
\t80s:cpu|u0|SP~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~22_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux43~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux43~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux43~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux43~3_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	combout => \t80s:cpu|u0|SP~22_combout\);

-- Location: LCCOMB_X41_Y24_N28
\t80s:cpu|u0|SP~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~23_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~22_combout\) # ((\t80s:cpu|u0|Add6~8_combout\ & \t80s:cpu|u0|SP~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~4_combout\,
	datab => \t80s:cpu|u0|Add6~8_combout\,
	datac => \t80s:cpu|u0|SP~5_combout\,
	datad => \t80s:cpu|u0|SP~22_combout\,
	combout => \t80s:cpu|u0|SP~23_combout\);

-- Location: LCCOMB_X41_Y24_N26
\t80s:cpu|u0|SP~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~24_combout\ = (\t80s:cpu|u0|SP~7_combout\ & (((!\t80s:cpu|u0|Save_Mux[4]~33_combout\)))) # (!\t80s:cpu|u0|SP~7_combout\ & (!\t80s:cpu|u0|SP~21_combout\ & ((!\t80s:cpu|u0|SP~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~7_combout\,
	datab => \t80s:cpu|u0|SP~21_combout\,
	datac => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	datad => \t80s:cpu|u0|SP~23_combout\,
	combout => \t80s:cpu|u0|SP~24_combout\);

-- Location: FF_X41_Y24_N27
\t80s:cpu|u0|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~24_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(4));

-- Location: LCCOMB_X39_Y26_N18
\t80s:cpu|u0|Mux95~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux95~1_combout\ = (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (!\t80s:cpu|u0|SP\(4) & !\t80s:cpu|u0|mcode|Mux251~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datac => \t80s:cpu|u0|SP\(4),
	datad => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	combout => \t80s:cpu|u0|Mux95~1_combout\);

-- Location: LCCOMB_X39_Y26_N24
\t80s:cpu|u0|Mux95~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux95~3_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|mcode|Mux253~5_combout\) # (\t80s:cpu|u0|Mux95~1_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux95~2_combout\ & 
-- (!\t80s:cpu|u0|mcode|Mux253~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux95~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datad => \t80s:cpu|u0|Mux95~1_combout\,
	combout => \t80s:cpu|u0|Mux95~3_combout\);

-- Location: LCCOMB_X39_Y26_N28
\t80s:cpu|u0|Mux95~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux95~0_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|ACC\(4))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|Regs|Mux11~4_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (((\t80s:cpu|u0|Regs|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|ACC\(4),
	datad => \t80s:cpu|u0|Regs|Mux11~4_combout\,
	combout => \t80s:cpu|u0|Mux95~0_combout\);

-- Location: LCCOMB_X39_Y26_N8
\t80s:cpu|u0|Mux95~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux95~5_combout\ = (\t80s:cpu|u0|Mux95~3_combout\ & ((\t80s:cpu|u0|Mux95~4_combout\) # ((!\t80s:cpu|u0|mcode|Mux253~5_combout\)))) # (!\t80s:cpu|u0|Mux95~3_combout\ & (((\t80s:cpu|u0|mcode|Mux253~5_combout\ & \t80s:cpu|u0|Mux95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux95~4_combout\,
	datab => \t80s:cpu|u0|Mux95~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	datad => \t80s:cpu|u0|Mux95~0_combout\,
	combout => \t80s:cpu|u0|Mux95~5_combout\);

-- Location: LCCOMB_X39_Y26_N0
\t80s:cpu|u0|BusA[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[4]~2_combout\ = (\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|u0|BusA\(4))))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|BusA\(4)))) # (!\t80s:cpu|u0|Mux99~0_combout\ & (\t80s:cpu|u0|Mux95~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Mux95~5_combout\,
	datac => \t80s:cpu|u0|BusA\(4),
	datad => \t80s:cpu|u0|Mux99~0_combout\,
	combout => \t80s:cpu|u0|BusA[4]~2_combout\);

-- Location: FF_X39_Y26_N1
\t80s:cpu|u0|BusA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(4));

-- Location: LCCOMB_X37_Y29_N20
\t80s:cpu|u0|Save_Mux[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[4]~29_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux11~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_v[4]~8_combout\,
	datab => \t80s:cpu|u0|alu|Mux11~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(3),
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|Save_Mux[4]~29_combout\);

-- Location: LCCOMB_X37_Y28_N6
\t80s:cpu|u0|Save_Mux[4]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[4]~30_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|BusA\(4) & (!\t80s:cpu|u0|ALU_Op_r\(0)))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusA\(4))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & 
-- ((\t80s:cpu|u0|alu|DAA_Q[4]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(4),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|DAA_Q[4]~15_combout\,
	combout => \t80s:cpu|u0|Save_Mux[4]~30_combout\);

-- Location: LCCOMB_X37_Y31_N24
\t80s:cpu|u0|alu|Q_t~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~17_combout\ = (\t80s:cpu|u0|BusB\(4)) # ((!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|BusB\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~17_combout\);

-- Location: LCCOMB_X37_Y31_N0
\t80s:cpu|u0|alu|Mux34~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux34~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (((\t80s:cpu|u0|alu|Q_t~17_combout\) # (\t80s:cpu|u0|ALU_Op_r\(0))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Q_t~10_combout\ & ((!\t80s:cpu|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~10_combout\,
	datab => \t80s:cpu|u0|alu|Q_t~17_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux34~1_combout\);

-- Location: LCCOMB_X37_Y31_N20
\t80s:cpu|u0|alu|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~6_combout\ = (!\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Mux7~6_combout\);

-- Location: LCCOMB_X37_Y31_N14
\t80s:cpu|u0|alu|Mux34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux34~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(4) & (\t80s:cpu|u0|alu|Mux34~1_combout\ $ (\t80s:cpu|u0|alu|Mux7~6_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|Mux34~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|Mux34~1_combout\,
	datac => \t80s:cpu|u0|BusB\(4),
	datad => \t80s:cpu|u0|alu|Mux7~6_combout\,
	combout => \t80s:cpu|u0|alu|Mux34~2_combout\);

-- Location: LCCOMB_X37_Y28_N26
\t80s:cpu|u0|Save_Mux[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[4]~31_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|Save_Mux[4]~30_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux34~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[4]~30_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(3),
	datad => \t80s:cpu|u0|alu|Mux34~2_combout\,
	combout => \t80s:cpu|u0|Save_Mux[4]~31_combout\);

-- Location: LCCOMB_X38_Y28_N14
\t80s:cpu|u0|Save_Mux[4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[4]~32_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|Save_Mux[4]~29_combout\) # ((\t80s:cpu|u0|Save_Mux[4]~31_combout\)))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (((\t80s:cpu|DI_Reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[4]~29_combout\,
	datab => \t80s:cpu|u0|Save_ALU_r~q\,
	datac => \t80s:cpu|u0|Save_Mux[4]~31_combout\,
	datad => \t80s:cpu|DI_Reg\(4),
	combout => \t80s:cpu|u0|Save_Mux[4]~32_combout\);

-- Location: LCCOMB_X37_Y28_N24
\t80s:cpu|u0|Save_Mux[4]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[4]~33_combout\ = (\t80s:cpu|u0|mcode|Mux249~1_combout\ & (\t80s:cpu|u0|BusB\(4))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|Save_Mux[4]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	datab => \t80s:cpu|u0|BusB\(4),
	datac => \t80s:cpu|u0|Save_Mux[4]~32_combout\,
	combout => \t80s:cpu|u0|Save_Mux[4]~33_combout\);

-- Location: LCCOMB_X36_Y24_N30
\t80s:cpu|u0|Regs|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux27~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][4]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[1][4]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux27~2_combout\);

-- Location: LCCOMB_X36_Y24_N4
\t80s:cpu|u0|Regs|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux27~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux27~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][4]~q\))) # (!\t80s:cpu|u0|Regs|Mux27~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][4]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][4]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux27~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[3][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux27~3_combout\);

-- Location: LCCOMB_X39_Y23_N12
\t80s:cpu|u0|Regs|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux27~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\) # ((\t80s:cpu|u0|Regs|RegsL[6][4]~q\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsL[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[4][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[6][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux27~0_combout\);

-- Location: LCCOMB_X38_Y23_N2
\t80s:cpu|u0|Regs|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux27~1_combout\ = (\t80s:cpu|u0|Regs|Mux27~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][4]~q\) # ((!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux27~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[5][4]~q\ & 
-- \t80s:cpu|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[7][4]~q\,
	datab => \t80s:cpu|u0|Regs|Mux27~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[5][4]~q\,
	datad => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux27~1_combout\);

-- Location: LCCOMB_X38_Y24_N22
\t80s:cpu|u0|RegDIL[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[4]~17_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux27~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datac => \t80s:cpu|u0|Regs|Mux27~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux27~1_combout\,
	combout => \t80s:cpu|u0|RegDIL[4]~17_combout\);

-- Location: LCCOMB_X39_Y24_N6
\t80s:cpu|u0|RegDIL[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[4]~18_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIL[4]~17_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[4]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	datad => \t80s:cpu|u0|RegDIL[4]~17_combout\,
	combout => \t80s:cpu|u0|RegDIL[4]~18_combout\);

-- Location: FF_X39_Y25_N25
\t80s:cpu|u0|RegBusA_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux11~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(4));

-- Location: LCCOMB_X39_Y24_N8
\t80s:cpu|u0|RegDIL[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[4]~16_combout\ = (\t80s:cpu|u0|RegBusA_r\(4) & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|mcode|Mux275~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegBusA_r\(4),
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	combout => \t80s:cpu|u0|RegDIL[4]~16_combout\);

-- Location: LCCOMB_X39_Y24_N4
\t80s:cpu|u0|RegDIL[4]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[4]~19_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~8_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIL[4]~18_combout\) # ((\t80s:cpu|u0|RegDIL[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIL[4]~18_combout\,
	datab => \t80s:cpu|u0|process_3~2_combout\,
	datac => \t80s:cpu|u0|RegDIL[4]~16_combout\,
	datad => \t80s:cpu|u0|Add9~8_combout\,
	combout => \t80s:cpu|u0|RegDIL[4]~19_combout\);

-- Location: FF_X36_Y24_N29
\t80s:cpu|u0|Regs|RegsL[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[0][4]~q\);

-- Location: LCCOMB_X36_Y24_N14
\t80s:cpu|u0|Regs|Mux43~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux43~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[1][4]~q\))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|RegsL[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|Regs|RegsL[0][4]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][4]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux43~2_combout\);

-- Location: LCCOMB_X36_Y24_N6
\t80s:cpu|u0|Regs|Mux43~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux43~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux43~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][4]~q\))) # (!\t80s:cpu|u0|Regs|Mux43~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][4]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|Regs|Mux43~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[3][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux43~3_combout\);

-- Location: LCCOMB_X41_Y24_N30
\t80s:cpu|u0|Regs|Mux43~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux43~4_combout\ = (\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux43~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux43~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datac => \t80s:cpu|u0|Regs|Mux43~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux43~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux43~4_combout\);

-- Location: LCCOMB_X45_Y27_N4
\t80s:cpu|u0|TmpAddr[5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[5]~30_combout\ = (\t80s:cpu|DI_Reg\(5) & ((\t80s:cpu|u0|Add5~10_combout\) # ((\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|mcode|Mux264~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~10_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datad => \t80s:cpu|DI_Reg\(5),
	combout => \t80s:cpu|u0|TmpAddr[5]~30_combout\);

-- Location: LCCOMB_X45_Y27_N16
\t80s:cpu|u0|TmpAddr[5]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[5]~31_combout\ = (\t80s:cpu|u0|Add5~10_combout\ & ((\t80s:cpu|u0|TmpAddr[5]~30_combout\ & ((!\t80s:cpu|u0|TmpAddr[7]~23_combout\))) # (!\t80s:cpu|u0|TmpAddr[5]~30_combout\ & (!\t80s:cpu|u0|TmpAddr[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~10_combout\,
	datab => \t80s:cpu|u0|TmpAddr[7]~24_combout\,
	datac => \t80s:cpu|u0|TmpAddr[5]~30_combout\,
	datad => \t80s:cpu|u0|TmpAddr[7]~23_combout\,
	combout => \t80s:cpu|u0|TmpAddr[5]~31_combout\);

-- Location: LCCOMB_X45_Y27_N22
\t80s:cpu|u0|TmpAddr[5]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[5]~32_combout\ = (\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|TmpAddr~15_combout\) # ((\t80s:cpu|u0|TmpAddr[5]~30_combout\) # (\t80s:cpu|u0|TmpAddr[5]~31_combout\)))) # (!\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|TmpAddr[5]~30_combout\ $ 
-- (\t80s:cpu|u0|TmpAddr[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|TmpAddr~15_combout\,
	datac => \t80s:cpu|u0|TmpAddr[5]~30_combout\,
	datad => \t80s:cpu|u0|TmpAddr[5]~31_combout\,
	combout => \t80s:cpu|u0|TmpAddr[5]~32_combout\);

-- Location: LCCOMB_X46_Y27_N18
\t80s:cpu|u0|TmpAddr[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[5]~feeder_combout\ = \t80s:cpu|u0|TmpAddr[5]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|TmpAddr[5]~32_combout\,
	combout => \t80s:cpu|u0|TmpAddr[5]~feeder_combout\);

-- Location: FF_X46_Y27_N19
\t80s:cpu|u0|TmpAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[5]~feeder_combout\,
	asdata => \t80s:cpu|DI_Reg\(5),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(5));

-- Location: LCCOMB_X49_Y22_N30
\t80s:cpu|u0|PC~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~49_combout\ = (\t80s:cpu|u0|mcode|Mux287~1_combout\ & (((\t80s:cpu|u0|TmpAddr\(5))))) # (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|PC~48_combout\) # ((\t80s:cpu|u0|PC~15_combout\ & \t80s:cpu|u0|TmpAddr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC~48_combout\,
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|PC~15_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(5),
	combout => \t80s:cpu|u0|PC~49_combout\);

-- Location: LCCOMB_X49_Y25_N24
\t80s:cpu|u0|PC~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~50_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~49_combout\) # ((\t80s:cpu|u0|PC\(5) & \t80s:cpu|u0|PC~37_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datab => \t80s:cpu|u0|PC~49_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|PC~37_combout\,
	combout => \t80s:cpu|u0|PC~50_combout\);

-- Location: LCCOMB_X49_Y25_N14
\t80s:cpu|u0|Add4~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~23_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~10_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datac => \t80s:cpu|u0|Add3~10_combout\,
	datad => \t80s:cpu|u0|PC~50_combout\,
	combout => \t80s:cpu|u0|Add4~23_combout\);

-- Location: LCCOMB_X45_Y25_N4
\t80s:cpu|u0|Add4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~22_combout\ = (\t80s:cpu|u0|Add2~10_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add2~10_combout\,
	datac => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~22_combout\);

-- Location: LCCOMB_X49_Y25_N18
\t80s:cpu|u0|Add4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~24_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~20_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~23_combout\) # ((\t80s:cpu|u0|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BTR_r~q\,
	datab => \t80s:cpu|u0|Add4~23_combout\,
	datac => \t80s:cpu|u0|Add4~22_combout\,
	datad => \t80s:cpu|u0|Add4~20_combout\,
	combout => \t80s:cpu|u0|Add4~24_combout\);

-- Location: LCCOMB_X49_Y25_N22
\t80s:cpu|u0|PC[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[5]~4_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~24_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~50_combout\,
	datad => \t80s:cpu|u0|Add4~24_combout\,
	combout => \t80s:cpu|u0|PC[5]~4_combout\);

-- Location: FF_X49_Y25_N23
\t80s:cpu|u0|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[5]~4_combout\,
	asdata => \t80s:cpu|u0|Add3~10_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(5));

-- Location: LCCOMB_X41_Y25_N22
\t80s:cpu|u0|Mux86~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~1_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|PC\(5))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((!\t80s:cpu|u0|SP\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(5),
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datad => \t80s:cpu|u0|SP\(5),
	combout => \t80s:cpu|u0|Mux86~1_combout\);

-- Location: LCCOMB_X40_Y25_N12
\t80s:cpu|u0|Mux86~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~3_combout\ = (\t80s:cpu|u0|mcode|Mux245~12_combout\ & (((\t80s:cpu|u0|Mux86~1_combout\) # (\t80s:cpu|u0|mcode|Mux248~7_combout\)))) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\ & (\t80s:cpu|u0|Mux86~2_combout\ & 
-- ((!\t80s:cpu|u0|mcode|Mux248~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux86~2_combout\,
	datab => \t80s:cpu|u0|Mux86~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	combout => \t80s:cpu|u0|Mux86~3_combout\);

-- Location: LCCOMB_X39_Y23_N8
\t80s:cpu|u0|Regs|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux26~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][5]~q\) # ((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- \t80s:cpu|u0|Regs|RegsL[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[6][5]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[4][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux26~0_combout\);

-- Location: LCCOMB_X39_Y23_N14
\t80s:cpu|u0|Regs|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux26~1_combout\ = (\t80s:cpu|u0|Regs|Mux26~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][5]~q\) # ((!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|Regs|Mux26~0_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & 
-- \t80s:cpu|u0|Regs|RegsL[5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux26~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[7][5]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[5][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux26~1_combout\);

-- Location: LCCOMB_X39_Y24_N16
\t80s:cpu|u0|Regs|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux26~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[1][5]~q\) # ((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & 
-- \t80s:cpu|u0|Regs|RegsL[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[1][5]~q\,
	datab => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux26~2_combout\);

-- Location: LCCOMB_X39_Y24_N26
\t80s:cpu|u0|Regs|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux26~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux26~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][5]~q\)) # (!\t80s:cpu|u0|Regs|Mux26~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][5]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][5]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][5]~q\,
	datad => \t80s:cpu|u0|Regs|Mux26~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux26~3_combout\);

-- Location: LCCOMB_X39_Y24_N28
\t80s:cpu|u0|RegDIL[5]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[5]~21_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux26~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datab => \t80s:cpu|u0|Regs|Mux26~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux26~3_combout\,
	combout => \t80s:cpu|u0|RegDIL[5]~21_combout\);

-- Location: LCCOMB_X39_Y24_N0
\t80s:cpu|u0|Mux86~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~0_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|ACC\(5)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIL[5]~21_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIL[5]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|RegDIL[5]~21_combout\,
	datac => \t80s:cpu|u0|ACC\(5),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux86~0_combout\);

-- Location: LCCOMB_X39_Y29_N22
\t80s:cpu|u0|F~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~51_combout\ = (\t80s:cpu|u0|process_0~18_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux37~4_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|alu|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Mux14~2_combout\,
	datac => \t80s:cpu|u0|alu|Mux37~4_combout\,
	datad => \t80s:cpu|u0|process_0~18_combout\,
	combout => \t80s:cpu|u0|F~51_combout\);

-- Location: LCCOMB_X37_Y29_N30
\t80s:cpu|u0|alu|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux25~1_combout\ = (\t80s:cpu|u0|alu|DAA_Q[5]~17_combout\ & (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|ALU_Op_r\(0) $ (!\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux25~1_combout\);

-- Location: LCCOMB_X37_Y29_N26
\t80s:cpu|u0|alu|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux25~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(5) & (!\t80s:cpu|u0|mcode|Mux65~0_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|alu|Q_t~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|BusB\(5),
	datac => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~8_combout\,
	combout => \t80s:cpu|u0|alu|Mux25~2_combout\);

-- Location: LCCOMB_X37_Y29_N6
\t80s:cpu|u0|alu|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux25~3_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Mux25~1_combout\) # ((\t80s:cpu|u0|alu|Mux25~2_combout\ & !\t80s:cpu|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux25~1_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|alu|Mux25~2_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux25~3_combout\);

-- Location: LCCOMB_X39_Y29_N0
\t80s:cpu|u0|alu|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux25~0_combout\ = (\t80s:cpu|u0|alu|Equal0~0_combout\ & ((\t80s:cpu|u0|BusB\(5)))) # (!\t80s:cpu|u0|alu|Equal0~0_combout\ & (\t80s:cpu|u0|alu|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|alu|Mux10~0_combout\,
	datac => \t80s:cpu|u0|BusB\(5),
	datad => \t80s:cpu|u0|alu|Equal0~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux25~0_combout\);

-- Location: LCCOMB_X37_Y29_N22
\t80s:cpu|u0|alu|Mux24~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux24~22_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|ALU_Op_r\(0) $ (\t80s:cpu|u0|ALU_Op_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux24~22_combout\);

-- Location: LCCOMB_X37_Y29_N18
\t80s:cpu|u0|alu|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux25~4_combout\ = (\t80s:cpu|u0|alu|Mux24~22_combout\ & (((\t80s:cpu|u0|BusA\(5))))) # (!\t80s:cpu|u0|alu|Mux24~22_combout\ & (!\t80s:cpu|u0|F\(5) & ((\t80s:cpu|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux24~22_combout\,
	datab => \t80s:cpu|u0|F\(5),
	datac => \t80s:cpu|u0|BusA\(5),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux25~4_combout\);

-- Location: LCCOMB_X38_Y29_N4
\t80s:cpu|u0|alu|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux25~5_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux25~3_combout\) # ((\t80s:cpu|u0|alu|Mux25~4_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (((\t80s:cpu|u0|alu|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Mux25~3_combout\,
	datac => \t80s:cpu|u0|alu|Mux25~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux25~4_combout\,
	combout => \t80s:cpu|u0|alu|Mux25~5_combout\);

-- Location: LCCOMB_X41_Y28_N30
\t80s:cpu|u0|F~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~54_combout\ = (!\t80s:cpu|u0|mcode|Mux284~1_combout\ & ((\t80s:cpu|u0|ISet\(1)) # ((\t80s:cpu|u0|ISet\(0)) # (!\t80s:cpu|u0|F~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux284~1_combout\,
	datac => \t80s:cpu|u0|ISet\(0),
	datad => \t80s:cpu|u0|F~69_combout\,
	combout => \t80s:cpu|u0|F~54_combout\);

-- Location: LCCOMB_X41_Y28_N26
\t80s:cpu|u0|F~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~55_combout\ = (\t80s:cpu|u0|process_0~4_combout\) # ((!\t80s:cpu|u0|mcode|Mux276~1_combout\ & ((\t80s:cpu|u0|F~54_combout\) # (!\t80s:cpu|u0|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|F~54_combout\,
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~55_combout\);

-- Location: FF_X41_Y28_N17
\t80s:cpu|u0|Fp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(5),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(5));

-- Location: LCCOMB_X41_Y28_N10
\t80s:cpu|u0|F~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~52_combout\ = (\t80s:cpu|u0|ACC\(5) & (\t80s:cpu|u0|mcode|Mux284~1_combout\ & ((!\t80s:cpu|u0|F~69_combout\) # (!\t80s:cpu|u0|mcode|Mux279~0_combout\)))) # (!\t80s:cpu|u0|ACC\(5) & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & 
-- ((\t80s:cpu|u0|F~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|ACC\(5),
	datac => \t80s:cpu|u0|mcode|Mux284~1_combout\,
	datad => \t80s:cpu|u0|F~69_combout\,
	combout => \t80s:cpu|u0|F~52_combout\);

-- Location: LCCOMB_X41_Y28_N16
\t80s:cpu|u0|F~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~53_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Fp\(5))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|F~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	datac => \t80s:cpu|u0|Fp\(5),
	datad => \t80s:cpu|u0|F~52_combout\,
	combout => \t80s:cpu|u0|F~53_combout\);

-- Location: LCCOMB_X41_Y28_N8
\t80s:cpu|u0|F~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~56_combout\ = (\t80s:cpu|u0|F~55_combout\ & (((!\t80s:cpu|u0|process_0~4_combout\ & \t80s:cpu|u0|F~53_combout\)) # (!\t80s:cpu|u0|F\(5)))) # (!\t80s:cpu|u0|F~55_combout\ & (!\t80s:cpu|u0|process_0~4_combout\ & 
-- ((\t80s:cpu|u0|F~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~55_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|F\(5),
	datad => \t80s:cpu|u0|F~53_combout\,
	combout => \t80s:cpu|u0|F~56_combout\);

-- Location: LCCOMB_X41_Y29_N2
\t80s:cpu|u0|F~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~57_combout\ = (!\t80s:cpu|u0|process_0~18_combout\ & ((\t80s:cpu|u0|process_0~8_combout\ & (\t80s:cpu|u0|alu|Mux25~5_combout\)) # (!\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|F~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~18_combout\,
	datab => \t80s:cpu|u0|alu|Mux25~5_combout\,
	datac => \t80s:cpu|u0|process_0~8_combout\,
	datad => \t80s:cpu|u0|F~56_combout\,
	combout => \t80s:cpu|u0|F~57_combout\);

-- Location: LCCOMB_X41_Y29_N30
\t80s:cpu|u0|F~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~58_combout\ = (\t80s:cpu|u0|F~9_combout\ & (((!\t80s:cpu|u0|Save_Mux[5]~38_combout\)))) # (!\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|F~51_combout\ & ((!\t80s:cpu|u0|F~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~51_combout\,
	datab => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	datac => \t80s:cpu|u0|F~9_combout\,
	datad => \t80s:cpu|u0|F~57_combout\,
	combout => \t80s:cpu|u0|F~58_combout\);

-- Location: FF_X41_Y29_N31
\t80s:cpu|u0|F[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~58_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(5));

-- Location: LCCOMB_X40_Y25_N2
\t80s:cpu|u0|Mux86~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|F\(5))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|SP\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|F\(5),
	datad => \t80s:cpu|u0|SP\(13),
	combout => \t80s:cpu|u0|Mux86~4_combout\);

-- Location: LCCOMB_X41_Y25_N18
\t80s:cpu|u0|Mux86~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((!\t80s:cpu|u0|mcode|Mux247~7_combout\ & \t80s:cpu|u0|PC\(13))))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|Mux86~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux86~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datad => \t80s:cpu|u0|PC\(13),
	combout => \t80s:cpu|u0|Mux86~5_combout\);

-- Location: LCCOMB_X40_Y25_N8
\t80s:cpu|u0|Mux86~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux86~6_combout\ = (\t80s:cpu|u0|Mux86~3_combout\ & (((\t80s:cpu|u0|Mux86~5_combout\)) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\))) # (!\t80s:cpu|u0|Mux86~3_combout\ & (\t80s:cpu|u0|mcode|Mux248~7_combout\ & (\t80s:cpu|u0|Mux86~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux86~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datac => \t80s:cpu|u0|Mux86~0_combout\,
	datad => \t80s:cpu|u0|Mux86~5_combout\,
	combout => \t80s:cpu|u0|Mux86~6_combout\);

-- Location: FF_X40_Y25_N9
\t80s:cpu|u0|BusB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux86~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(5));

-- Location: LCCOMB_X38_Y28_N30
\t80s:cpu|u0|alu|Q_t~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~18_combout\ = (\t80s:cpu|u0|BusB\(5)) # ((!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(5),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~18_combout\);

-- Location: LCCOMB_X37_Y29_N10
\t80s:cpu|u0|alu|Mux33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux33~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Q_t~18_combout\) # ((\t80s:cpu|u0|ALU_Op_r\(0))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (((!\t80s:cpu|u0|ALU_Op_r\(0) & \t80s:cpu|u0|alu|Q_t~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_t~18_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(1),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|Q_t~8_combout\,
	combout => \t80s:cpu|u0|alu|Mux33~0_combout\);

-- Location: LCCOMB_X38_Y28_N0
\t80s:cpu|u0|alu|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~7_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(4) & \t80s:cpu|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Mux7~7_combout\);

-- Location: LCCOMB_X37_Y29_N12
\t80s:cpu|u0|alu|Mux33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux33~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(5) & (\t80s:cpu|u0|alu|Mux33~0_combout\ $ (\t80s:cpu|u0|alu|Mux7~7_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|alu|Mux33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux33~0_combout\,
	datab => \t80s:cpu|u0|BusB\(5),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|Mux7~7_combout\,
	combout => \t80s:cpu|u0|alu|Mux33~1_combout\);

-- Location: LCCOMB_X37_Y29_N28
\t80s:cpu|u0|Save_Mux[5]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[5]~35_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|BusA\(5) & !\t80s:cpu|u0|ALU_Op_r\(1))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|BusA\(5)))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & 
-- (\t80s:cpu|u0|alu|DAA_Q[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|DAA_Q[5]~17_combout\,
	datac => \t80s:cpu|u0|BusA\(5),
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|Save_Mux[5]~35_combout\);

-- Location: LCCOMB_X37_Y29_N14
\t80s:cpu|u0|Save_Mux[5]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[5]~36_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|Save_Mux[5]~35_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux33~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[5]~35_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(3),
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|Save_Mux[5]~36_combout\);

-- Location: LCCOMB_X38_Y29_N0
\t80s:cpu|u0|Save_Mux[5]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[5]~34_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux10~2_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|Q_v[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Q_v[5]~10_combout\,
	datab => \t80s:cpu|u0|alu|Mux10~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(2),
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|Save_Mux[5]~34_combout\);

-- Location: LCCOMB_X38_Y29_N12
\t80s:cpu|u0|Save_Mux[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[5]~37_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|Save_Mux[5]~36_combout\) # ((\t80s:cpu|u0|Save_Mux[5]~34_combout\)))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (((\t80s:cpu|DI_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[5]~36_combout\,
	datab => \t80s:cpu|DI_Reg\(5),
	datac => \t80s:cpu|u0|Save_ALU_r~q\,
	datad => \t80s:cpu|u0|Save_Mux[5]~34_combout\,
	combout => \t80s:cpu|u0|Save_Mux[5]~37_combout\);

-- Location: LCCOMB_X37_Y25_N22
\t80s:cpu|u0|Save_Mux[5]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[5]~38_combout\ = (\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|BusB\(5)))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & (\t80s:cpu|u0|Save_Mux[5]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Save_Mux[5]~37_combout\,
	datac => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	datad => \t80s:cpu|u0|BusB\(5),
	combout => \t80s:cpu|u0|Save_Mux[5]~38_combout\);

-- Location: LCCOMB_X39_Y24_N12
\t80s:cpu|u0|RegDIL[5]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[5]~22_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIL[5]~21_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[5]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|Save_Mux[5]~38_combout\,
	datad => \t80s:cpu|u0|RegDIL[5]~21_combout\,
	combout => \t80s:cpu|u0|RegDIL[5]~22_combout\);

-- Location: FF_X39_Y26_N5
\t80s:cpu|u0|RegBusA_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|Mux10~4_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(5));

-- Location: LCCOMB_X39_Y24_N20
\t80s:cpu|u0|RegDIL[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[5]~20_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(5),
	combout => \t80s:cpu|u0|RegDIL[5]~20_combout\);

-- Location: LCCOMB_X39_Y24_N18
\t80s:cpu|u0|RegDIL[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[5]~23_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~10_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIL[5]~22_combout\) # ((\t80s:cpu|u0|RegDIL[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIL[5]~22_combout\,
	datab => \t80s:cpu|u0|process_3~2_combout\,
	datac => \t80s:cpu|u0|Add9~10_combout\,
	datad => \t80s:cpu|u0|RegDIL[5]~20_combout\,
	combout => \t80s:cpu|u0|RegDIL[5]~23_combout\);

-- Location: FF_X39_Y24_N19
\t80s:cpu|u0|Regs|RegsL[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegDIL[5]~23_combout\,
	ena => \t80s:cpu|u0|Regs|RegsL[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[3][5]~q\);

-- Location: LCCOMB_X38_Y24_N2
\t80s:cpu|u0|Regs|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux10~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\)) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][5]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsL[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][5]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux10~2_combout\);

-- Location: LCCOMB_X39_Y24_N22
\t80s:cpu|u0|Regs|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux10~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|Mux10~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][5]~q\)) # (!\t80s:cpu|u0|Regs|Mux10~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][5]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][5]~q\,
	datac => \t80s:cpu|u0|Regs|Mux10~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][5]~q\,
	combout => \t80s:cpu|u0|Regs|Mux10~3_combout\);

-- Location: LCCOMB_X39_Y23_N28
\t80s:cpu|u0|Regs|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux10~0_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|RegsL[6][5]~q\) # (\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][5]~q\ & 
-- ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[4][5]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][5]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux10~0_combout\);

-- Location: LCCOMB_X38_Y23_N20
\t80s:cpu|u0|Regs|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux10~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux10~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[7][5]~q\)) # (!\t80s:cpu|u0|Regs|Mux10~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[5][5]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[7][5]~q\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[5][5]~q\,
	datad => \t80s:cpu|u0|Regs|Mux10~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux10~1_combout\);

-- Location: LCCOMB_X39_Y26_N4
\t80s:cpu|u0|Regs|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux10~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux10~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux10~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux10~3_combout\,
	datab => \t80s:cpu|u0|Regs|Mux10~1_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux10~4_combout\);

-- Location: LCCOMB_X36_Y26_N12
\t80s:cpu|u0|Add9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~12_combout\ = ((\t80s:cpu|u0|mcode|Mux271~1_combout\ $ (\t80s:cpu|u0|Regs|Mux9~4_combout\ $ (!\t80s:cpu|u0|Add9~11\)))) # (GND)
-- \t80s:cpu|u0|Add9~13\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux9~4_combout\) # (!\t80s:cpu|u0|Add9~11\))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & (\t80s:cpu|u0|Regs|Mux9~4_combout\ & !\t80s:cpu|u0|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux9~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~11\,
	combout => \t80s:cpu|u0|Add9~12_combout\,
	cout => \t80s:cpu|u0|Add9~13\);

-- Location: LCCOMB_X38_Y25_N0
\t80s:cpu|u0|RegDIL[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[6]~26_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIL[6]~25_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB~3_combout\,
	datab => \t80s:cpu|u0|RegDIL[6]~25_combout\,
	datac => \t80s:cpu|u0|Save_Mux[6]~4_combout\,
	datad => \t80s:cpu|u0|process_3~1_combout\,
	combout => \t80s:cpu|u0|RegDIL[6]~26_combout\);

-- Location: LCCOMB_X38_Y26_N18
\t80s:cpu|u0|RegDIL[6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[6]~27_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~12_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIL[6]~24_combout\) # ((\t80s:cpu|u0|RegDIL[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIL[6]~24_combout\,
	datab => \t80s:cpu|u0|Add9~12_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIL[6]~26_combout\,
	combout => \t80s:cpu|u0|RegDIL[6]~27_combout\);

-- Location: FF_X38_Y23_N15
\t80s:cpu|u0|Regs|RegsL[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[6]~27_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][6]~q\);

-- Location: LCCOMB_X37_Y23_N30
\t80s:cpu|u0|Regs|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux9~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\)) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsL[6][6]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsL[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[6][6]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[4][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux9~0_combout\);

-- Location: LCCOMB_X38_Y23_N16
\t80s:cpu|u0|Regs|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux9~1_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|Mux9~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[7][6]~q\)) # (!\t80s:cpu|u0|Regs|Mux9~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[5][6]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|Regs|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[7][6]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[5][6]~q\,
	datad => \t80s:cpu|u0|Regs|Mux9~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux9~1_combout\);

-- Location: LCCOMB_X40_Y26_N4
\t80s:cpu|u0|Regs|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux9~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|RegAddrA[0]~5_combout\)) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][6]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsL[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][6]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[0][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux9~2_combout\);

-- Location: LCCOMB_X38_Y26_N6
\t80s:cpu|u0|Regs|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux9~3_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|Mux9~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[3][6]~q\)) # (!\t80s:cpu|u0|Regs|Mux9~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[2][6]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|Mux9~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[3][6]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][6]~q\,
	combout => \t80s:cpu|u0|Regs|Mux9~3_combout\);

-- Location: LCCOMB_X38_Y27_N30
\t80s:cpu|u0|Regs|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux9~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux9~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|Mux9~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux9~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux9~4_combout\);

-- Location: LCCOMB_X36_Y26_N14
\t80s:cpu|u0|Add9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add9~14_combout\ = (\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((\t80s:cpu|u0|Regs|Mux8~4_combout\ & (\t80s:cpu|u0|Add9~13\ & VCC)) # (!\t80s:cpu|u0|Regs|Mux8~4_combout\ & (!\t80s:cpu|u0|Add9~13\)))) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & 
-- ((\t80s:cpu|u0|Regs|Mux8~4_combout\ & (!\t80s:cpu|u0|Add9~13\)) # (!\t80s:cpu|u0|Regs|Mux8~4_combout\ & ((\t80s:cpu|u0|Add9~13\) # (GND)))))
-- \t80s:cpu|u0|Add9~15\ = CARRY((\t80s:cpu|u0|mcode|Mux271~1_combout\ & (!\t80s:cpu|u0|Regs|Mux8~4_combout\ & !\t80s:cpu|u0|Add9~13\)) # (!\t80s:cpu|u0|mcode|Mux271~1_combout\ & ((!\t80s:cpu|u0|Add9~13\) # (!\t80s:cpu|u0|Regs|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux271~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux8~4_combout\,
	datad => VCC,
	cin => \t80s:cpu|u0|Add9~13\,
	combout => \t80s:cpu|u0|Add9~14_combout\,
	cout => \t80s:cpu|u0|Add9~15\);

-- Location: LCCOMB_X40_Y26_N8
\t80s:cpu|u0|RegDIL[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[7]~30_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIL[7]~29_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[7]~22_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|RegDIL[7]~29_combout\,
	datad => \t80s:cpu|u0|process_3~1_combout\,
	combout => \t80s:cpu|u0|RegDIL[7]~30_combout\);

-- Location: FF_X37_Y26_N25
\t80s:cpu|u0|RegBusA_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Regs|Mux8~4_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(7));

-- Location: LCCOMB_X38_Y26_N0
\t80s:cpu|u0|RegDIL[7]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[7]~28_combout\ = (\t80s:cpu|u0|mcode|Mux275~0_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|Equal57~3_combout\ & \t80s:cpu|u0|RegBusA_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|Equal57~3_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(7),
	combout => \t80s:cpu|u0|RegDIL[7]~28_combout\);

-- Location: LCCOMB_X38_Y26_N20
\t80s:cpu|u0|RegDIL[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[7]~31_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (\t80s:cpu|u0|Add9~14_combout\)) # (!\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|RegDIL[7]~30_combout\) # (\t80s:cpu|u0|RegDIL[7]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~14_combout\,
	datab => \t80s:cpu|u0|RegDIL[7]~30_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIL[7]~28_combout\,
	combout => \t80s:cpu|u0|RegDIL[7]~31_combout\);

-- Location: FF_X40_Y23_N27
\t80s:cpu|u0|Regs|RegsL[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[7]~31_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[7][7]~q\);

-- Location: LCCOMB_X39_Y23_N26
\t80s:cpu|u0|Regs|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux8~0_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][7]~q\) # ((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|RegsL[4][7]~q\ & 
-- !\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[6][7]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[4][7]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux8~0_combout\);

-- Location: LCCOMB_X40_Y23_N8
\t80s:cpu|u0|Regs|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux8~1_combout\ = (\t80s:cpu|u0|Regs|Mux8~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][7]~q\) # ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux8~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[5][7]~q\ & 
-- \t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[7][7]~q\,
	datab => \t80s:cpu|u0|Regs|RegsL[5][7]~q\,
	datac => \t80s:cpu|u0|Regs|Mux8~0_combout\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux8~1_combout\);

-- Location: LCCOMB_X40_Y26_N30
\t80s:cpu|u0|Regs|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux8~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsL[1][7]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsL[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[1][7]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][7]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux8~2_combout\);

-- Location: LCCOMB_X38_Y26_N2
\t80s:cpu|u0|Regs|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux8~3_combout\ = (\t80s:cpu|u0|Regs|Mux8~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][7]~q\) # ((!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux8~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[2][7]~q\ & 
-- \t80s:cpu|u0|RegAddrA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux8~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][7]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[2][7]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux8~3_combout\);

-- Location: LCCOMB_X37_Y26_N24
\t80s:cpu|u0|Regs|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux8~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux8~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|Mux8~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux8~3_combout\,
	combout => \t80s:cpu|u0|Regs|Mux8~4_combout\);

-- Location: LCCOMB_X39_Y22_N18
\t80s:cpu|u0|Regs|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux23~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][0]~q\) # ((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & 
-- \t80s:cpu|u0|Regs|RegsH[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[1][0]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[0][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux23~2_combout\);

-- Location: LCCOMB_X39_Y22_N4
\t80s:cpu|u0|Regs|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux23~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux23~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][0]~q\)) # (!\t80s:cpu|u0|Regs|Mux23~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][0]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[3][0]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[2][0]~q\,
	datad => \t80s:cpu|u0|Regs|Mux23~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux23~3_combout\);

-- Location: LCCOMB_X39_Y22_N26
\t80s:cpu|u0|Regs|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux23~0_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[6][0]~q\)) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|RegsH[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[6][0]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[4][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux23~0_combout\);

-- Location: LCCOMB_X38_Y22_N16
\t80s:cpu|u0|Regs|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux23~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux23~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[7][0]~q\)) # (!\t80s:cpu|u0|Regs|Mux23~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[5][0]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux23~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[7][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[5][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux23~1_combout\);

-- Location: LCCOMB_X38_Y22_N14
\t80s:cpu|u0|RegDIH[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[0]~1_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux23~1_combout\))) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux23~3_combout\,
	datab => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datad => \t80s:cpu|u0|Regs|Mux23~1_combout\,
	combout => \t80s:cpu|u0|RegDIH[0]~1_combout\);

-- Location: LCCOMB_X38_Y25_N8
\t80s:cpu|u0|RegDIH[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[0]~2_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIH[0]~1_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	datac => \t80s:cpu|u0|RegDIH[0]~1_combout\,
	datad => \t80s:cpu|u0|RegAddrB~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[0]~2_combout\);

-- Location: FF_X37_Y26_N9
\t80s:cpu|u0|RegBusA_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux7~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(8));

-- Location: LCCOMB_X38_Y26_N14
\t80s:cpu|u0|RegDIH[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[0]~0_combout\ = (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|RegBusA_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(8),
	combout => \t80s:cpu|u0|RegDIH[0]~0_combout\);

-- Location: LCCOMB_X36_Y22_N30
\t80s:cpu|u0|RegDIH[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[0]~3_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (\t80s:cpu|u0|Add9~16_combout\)) # (!\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|RegDIH[0]~2_combout\) # (\t80s:cpu|u0|RegDIH[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add9~16_combout\,
	datab => \t80s:cpu|u0|process_3~2_combout\,
	datac => \t80s:cpu|u0|RegDIH[0]~2_combout\,
	datad => \t80s:cpu|u0|RegDIH[0]~0_combout\,
	combout => \t80s:cpu|u0|RegDIH[0]~3_combout\);

-- Location: FF_X39_Y22_N31
\t80s:cpu|u0|Regs|RegsH[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[0][0]~q\);

-- Location: LCCOMB_X39_Y22_N30
\t80s:cpu|u0|Regs|Mux39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux39~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (\t80s:cpu|u0|RegAddrC\(0))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsH[1][0]~q\))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|RegsH[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|RegAddrC\(0),
	datac => \t80s:cpu|u0|Regs|RegsH[0][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[1][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux39~2_combout\);

-- Location: LCCOMB_X39_Y22_N20
\t80s:cpu|u0|Regs|Mux39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux39~3_combout\ = (\t80s:cpu|u0|Regs|Mux39~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][0]~q\) # (!\t80s:cpu|u0|RegAddrC\(1))))) # (!\t80s:cpu|u0|Regs|Mux39~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][0]~q\ & ((\t80s:cpu|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux39~2_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[2][0]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[3][0]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(1),
	combout => \t80s:cpu|u0|Regs|Mux39~3_combout\);

-- Location: LCCOMB_X42_Y22_N18
\t80s:cpu|u0|SP~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~38_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux39~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux39~3_combout\,
	datac => \t80s:cpu|u0|Regs|Mux39~1_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|SP~38_combout\);

-- Location: LCCOMB_X42_Y25_N18
\t80s:cpu|u0|SP~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~39_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~38_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~38_combout\,
	datab => \t80s:cpu|u0|SP~5_combout\,
	datac => \t80s:cpu|u0|Add6~16_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~39_combout\);

-- Location: LCCOMB_X42_Y25_N2
\t80s:cpu|u0|SP~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~41_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|Save_Mux[0]~17_combout\)) # (!\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|SP~37_combout\ & !\t80s:cpu|u0|SP~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~40_combout\,
	datab => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	datac => \t80s:cpu|u0|SP~37_combout\,
	datad => \t80s:cpu|u0|SP~39_combout\,
	combout => \t80s:cpu|u0|SP~41_combout\);

-- Location: FF_X42_Y25_N3
\t80s:cpu|u0|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~41_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(8));

-- Location: LCCOMB_X41_Y25_N30
\t80s:cpu|u0|Mux91~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|F\(0)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|SP\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(8),
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|F\(0),
	combout => \t80s:cpu|u0|Mux91~4_combout\);

-- Location: LCCOMB_X41_Y25_N4
\t80s:cpu|u0|Mux91~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|PC\(8))))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|Mux91~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|Mux91~4_combout\,
	datad => \t80s:cpu|u0|PC\(8),
	combout => \t80s:cpu|u0|Mux91~5_combout\);

-- Location: LCCOMB_X38_Y25_N10
\t80s:cpu|u0|Mux91~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~0_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|ACC\(0)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIL[0]~1_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIL[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|RegDIL[0]~1_combout\,
	datac => \t80s:cpu|u0|ACC\(0),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux91~0_combout\);

-- Location: LCCOMB_X41_Y25_N20
\t80s:cpu|u0|Mux91~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~1_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|PC\(0) & (!\t80s:cpu|u0|mcode|Mux247~7_combout\))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|mcode|Mux247~7_combout\) # (!\t80s:cpu|u0|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|PC\(0),
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|SP\(0),
	combout => \t80s:cpu|u0|Mux91~1_combout\);

-- Location: LCCOMB_X38_Y25_N6
\t80s:cpu|u0|Mux91~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~2_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|DI_Reg\(0))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|RegDIH[0]~1_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|RegDIH[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|DI_Reg\(0),
	datac => \t80s:cpu|u0|RegDIH[0]~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux91~2_combout\);

-- Location: LCCOMB_X40_Y25_N28
\t80s:cpu|u0|Mux91~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~3_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & (((\t80s:cpu|u0|mcode|Mux245~12_combout\)))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|mcode|Mux245~12_combout\ & (\t80s:cpu|u0|Mux91~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|Mux91~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux91~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|Mux91~2_combout\,
	combout => \t80s:cpu|u0|Mux91~3_combout\);

-- Location: LCCOMB_X40_Y25_N20
\t80s:cpu|u0|Mux91~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux91~6_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|Mux91~3_combout\ & (\t80s:cpu|u0|Mux91~5_combout\)) # (!\t80s:cpu|u0|Mux91~3_combout\ & ((\t80s:cpu|u0|Mux91~0_combout\))))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & 
-- (((\t80s:cpu|u0|Mux91~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux91~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datac => \t80s:cpu|u0|Mux91~0_combout\,
	datad => \t80s:cpu|u0|Mux91~3_combout\,
	combout => \t80s:cpu|u0|Mux91~6_combout\);

-- Location: FF_X40_Y25_N21
\t80s:cpu|u0|BusB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux91~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(0));

-- Location: LCCOMB_X39_Y30_N0
\t80s:cpu|u0|DO~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~17_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusA\(0)))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(0),
	datac => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	datad => \t80s:cpu|u0|BusA\(0),
	combout => \t80s:cpu|u0|DO~17_combout\);

-- Location: LCCOMB_X39_Y30_N22
\t80s:cpu|u0|DO~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~18_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|BusB\(4))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|DO~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(4),
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|DO~17_combout\,
	combout => \t80s:cpu|u0|DO~18_combout\);

-- Location: LCCOMB_X39_Y28_N10
\t80s:cpu|u0|DO[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[0]~0_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO~18_combout\))) # (!\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datac => \t80s:cpu|u0|DO\(0),
	datad => \t80s:cpu|u0|DO~18_combout\,
	combout => \t80s:cpu|u0|DO[0]~0_combout\);

-- Location: FF_X39_Y28_N11
\t80s:cpu|u0|DO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[0]~0_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(0));

-- Location: LCCOMB_X50_Y26_N24
\uart1|CtrlReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg~3_combout\ = (\t80s:cpu|u0|DO\(0)) # (!\nRST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(0),
	combout => \uart1|CtrlReg~3_combout\);

-- Location: LCCOMB_X50_Y26_N28
\uart1|CtrlReg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg[0]~feeder_combout\ = \uart1|CtrlReg~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg~3_combout\,
	combout => \uart1|CtrlReg[0]~feeder_combout\);

-- Location: FF_X50_Y26_N29
\uart1|CtrlReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|CtrlReg[0]~feeder_combout\,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(0));

-- Location: LCCOMB_X52_Y26_N6
\uart1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux3~0_combout\ = (\uart1|CtrlReg\(1) & ((!\uart1|CtrlReg\(0)))) # (!\uart1|CtrlReg\(1) & (\uart1|RxClkCnt\(3) & \uart1|CtrlReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|CtrlReg\(1),
	datac => \uart1|RxClkCnt\(3),
	datad => \uart1|CtrlReg\(0),
	combout => \uart1|Mux3~0_combout\);

-- Location: LCCOMB_X52_Y26_N4
\uart1|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux3~1_combout\ = (\uart1|Mux3~0_combout\ & ((\uart1|RxClkCnt\(5)) # ((\uart1|CtrlReg\(0))))) # (!\uart1|Mux3~0_combout\ & (((!\uart1|CtrlReg\(0) & GLOBAL(\c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Mux3~0_combout\,
	datab => \uart1|RxClkCnt\(5),
	datac => \uart1|CtrlReg\(0),
	datad => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \uart1|Mux3~1_combout\);

-- Location: LCCOMB_X52_Y26_N22
\uart1|RxBdDel~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBdDel~feeder_combout\ = \uart1|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxBdDel~feeder_combout\);

-- Location: FF_X52_Y26_N23
\uart1|RxBdDel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxBdDel~feeder_combout\,
	ena => \uart1|ALT_INV_ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxBdDel~q\);

-- Location: LCCOMB_X51_Y25_N2
\uart1|acia_rx_receive~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|acia_rx_receive~1_combout\ = (\uart1|RxBdDel~q\) # ((!\uart1|Mux3~2_combout\ & !\uart1|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxBdDel~q\,
	datac => \uart1|Mux3~2_combout\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|acia_rx_receive~1_combout\);

-- Location: FF_X50_Y25_N5
\uart1|RxBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxBitCount[0]~0_combout\,
	asdata => \uart1|RxBitCount\(0),
	sclr => \uart1|ac_rst~q\,
	sload => \uart1|acia_rx_receive~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxBitCount\(0));

-- Location: LCCOMB_X51_Y25_N18
\uart1|RxBitCount~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~4_combout\ = (\uart1|RxBitCount\(1) & (((\uart1|RxBitCount\(0))) # (!\uart1|RxState.RxState_Data~q\))) # (!\uart1|RxBitCount\(1) & (!\uart1|RxState.RxState_Stop~q\ & ((!\uart1|RxBitCount\(0)) # (!\uart1|RxState.RxState_Data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datab => \uart1|RxBitCount\(0),
	datac => \uart1|RxBitCount\(1),
	datad => \uart1|RxState.RxState_Stop~q\,
	combout => \uart1|RxBitCount~4_combout\);

-- Location: LCCOMB_X51_Y25_N16
\uart1|RxBitCount~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~5_combout\ = (\uart1|RxBitCount~4_combout\ & ((\uart1|RxBitCount\(1)) # ((!\uart1|RxState.RxState_Parity~q\ & !\uart1|RxBdDel~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Parity~q\,
	datab => \uart1|RxBitCount~4_combout\,
	datac => \uart1|RxBitCount\(1),
	datad => \uart1|RxBdDel~q\,
	combout => \uart1|RxBitCount~5_combout\);

-- Location: LCCOMB_X51_Y25_N26
\uart1|RxBitCount~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~6_combout\ = (\uart1|RxBitCount~5_combout\ & ((\uart1|Mux3~2_combout\) # ((\uart1|RxBitCount\(1)) # (\uart1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Mux3~2_combout\,
	datab => \uart1|RxBitCount~5_combout\,
	datac => \uart1|RxBitCount\(1),
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxBitCount~6_combout\);

-- Location: LCCOMB_X51_Y25_N22
\uart1|RxBitCount~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~7_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxBitCount~6_combout\) # ((\uart1|RxBitCount\(1) & \uart1|acia_rx_receive~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBitCount\(1),
	datab => \uart1|acia_rx_receive~1_combout\,
	datac => \uart1|RxBitCount~6_combout\,
	datad => \uart1|ac_rst~q\,
	combout => \uart1|RxBitCount~7_combout\);

-- Location: FF_X51_Y25_N27
\uart1|RxBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxBitCount~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxBitCount\(1));

-- Location: LCCOMB_X51_Y25_N6
\uart1|RxBitCount~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~1_combout\ = (\uart1|RxBitCount\(2) $ (((!\uart1|RxBitCount\(0) & !\uart1|RxBitCount\(1))))) # (!\uart1|RxState.RxState_Data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datab => \uart1|RxBitCount\(0),
	datac => \uart1|RxBitCount\(2),
	datad => \uart1|RxBitCount\(1),
	combout => \uart1|RxBitCount~1_combout\);

-- Location: LCCOMB_X51_Y25_N12
\uart1|RxShiftReg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~19_combout\ = (!\uart1|RxState.RxState_Stop~q\ & (!\uart1|RxBdDel~q\ & ((\uart1|Mux3~2_combout\) # (\uart1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Stop~q\,
	datab => \uart1|RxBdDel~q\,
	datac => \uart1|Mux3~2_combout\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxShiftReg~19_combout\);

-- Location: LCCOMB_X51_Y25_N0
\uart1|RxBitCount~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~2_combout\ = (\uart1|RxBitCount~1_combout\ & ((\uart1|RxBitCount\(2)) # ((!\uart1|RxState.RxState_Parity~q\ & \uart1|RxShiftReg~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Parity~q\,
	datab => \uart1|RxBitCount~1_combout\,
	datac => \uart1|RxShiftReg~19_combout\,
	datad => \uart1|RxBitCount\(2),
	combout => \uart1|RxBitCount~2_combout\);

-- Location: LCCOMB_X51_Y25_N30
\uart1|RxBitCount~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxBitCount~3_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxBitCount~2_combout\) # ((\uart1|RxBitCount\(2) & \uart1|acia_rx_receive~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBitCount\(2),
	datab => \uart1|ac_rst~q\,
	datac => \uart1|RxBitCount~2_combout\,
	datad => \uart1|acia_rx_receive~1_combout\,
	combout => \uart1|RxBitCount~3_combout\);

-- Location: FF_X51_Y25_N7
\uart1|RxBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxBitCount~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxBitCount\(2));

-- Location: LCCOMB_X51_Y25_N8
\uart1|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Equal0~0_combout\ = (!\uart1|RxBitCount\(2) & (!\uart1|RxBitCount\(0) & !\uart1|RxBitCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBitCount\(2),
	datab => \uart1|RxBitCount\(0),
	datac => \uart1|RxBitCount\(1),
	combout => \uart1|Equal0~0_combout\);

-- Location: LCCOMB_X51_Y26_N22
\uart1|Selector18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector18~1_combout\ = (\uart1|RxState.RxState_Data~q\ & (\uart1|Equal0~0_combout\ & ((\uart1|CtrlReg\(3)) # (!\uart1|CtrlReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datab => \uart1|Equal0~0_combout\,
	datac => \uart1|CtrlReg\(3),
	datad => \uart1|CtrlReg\(4),
	combout => \uart1|Selector18~1_combout\);

-- Location: FF_X51_Y26_N23
\uart1|RxState.RxState_Parity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector18~1_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|RxAck~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxState.RxState_Parity~q\);

-- Location: LCCOMB_X51_Y25_N20
\uart1|RxShiftReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~2_combout\ = (\uart1|RxBdDel~q\) # ((\uart1|RxState.RxState_Parity~q\ & \uart1|CtrlReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxState.RxState_Parity~q\,
	datac => \uart1|CtrlReg\(4),
	datad => \uart1|RxBdDel~q\,
	combout => \uart1|RxShiftReg~2_combout\);

-- Location: LCCOMB_X52_Y25_N6
\uart1|RxShiftReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~3_combout\ = (\uart1|RxState.RxState_Stop~q\) # ((\uart1|RxShiftReg~2_combout\) # ((!\uart1|Mux3~2_combout\ & !\uart1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Stop~q\,
	datab => \uart1|RxShiftReg~2_combout\,
	datac => \uart1|Mux3~2_combout\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxShiftReg~3_combout\);

-- Location: LCCOMB_X52_Y24_N30
\uart1|RxShiftReg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~9_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg~0_combout\ & (\uart1|RxShiftReg\(4) & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg~0_combout\,
	datac => \uart1|RxShiftReg\(4),
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~9_combout\);

-- Location: LCCOMB_X52_Y24_N26
\uart1|RxShiftReg~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~10_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~9_combout\) # ((\uart1|RxShiftReg~3_combout\ & \uart1|RxShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxShiftReg~3_combout\,
	datac => \uart1|RxShiftReg\(3),
	datad => \uart1|RxShiftReg~9_combout\,
	combout => \uart1|RxShiftReg~10_combout\);

-- Location: FF_X52_Y24_N29
\uart1|RxShiftReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxShiftReg~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(3));

-- Location: LCCOMB_X52_Y21_N0
\uart1|RxReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~4_combout\ = (\uart1|RxShiftReg\(3) & !\uart1|ac_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxShiftReg\(3),
	datad => \uart1|ac_rst~q\,
	combout => \uart1|RxReg~4_combout\);

-- Location: FF_X52_Y21_N1
\uart1|RxReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~4_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(3));

-- Location: LCCOMB_X52_Y21_N20
\D[3]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~67_combout\ = (\D[3]~66_combout\) # ((\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(3) & \UART_nCS~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \uart1|RxReg\(3),
	datac => \UART_nCS~1_combout\,
	datad => \D[3]~66_combout\,
	combout => \D[3]~67_combout\);

-- Location: FF_X52_Y21_N21
\t80s:cpu|DI_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \D[3]~67_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|DI_Reg\(3));

-- Location: LCCOMB_X45_Y27_N14
\t80s:cpu|u0|TmpAddr[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[3]~22_combout\ = (\t80s:cpu|DI_Reg\(3) & ((\t80s:cpu|u0|Add5~6_combout\) # ((\t80s:cpu|u0|Equal57~1_combout\ & \t80s:cpu|u0|mcode|Mux264~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add5~6_combout\,
	datab => \t80s:cpu|u0|Equal57~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux264~8_combout\,
	datad => \t80s:cpu|DI_Reg\(3),
	combout => \t80s:cpu|u0|TmpAddr[3]~22_combout\);

-- Location: LCCOMB_X45_Y27_N0
\t80s:cpu|u0|TmpAddr[3]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[3]~25_combout\ = (\t80s:cpu|u0|Add5~6_combout\ & ((\t80s:cpu|u0|TmpAddr[3]~22_combout\ & (!\t80s:cpu|u0|TmpAddr[7]~23_combout\)) # (!\t80s:cpu|u0|TmpAddr[3]~22_combout\ & ((!\t80s:cpu|u0|TmpAddr[7]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr[7]~23_combout\,
	datab => \t80s:cpu|u0|TmpAddr[7]~24_combout\,
	datac => \t80s:cpu|u0|TmpAddr[3]~22_combout\,
	datad => \t80s:cpu|u0|Add5~6_combout\,
	combout => \t80s:cpu|u0|TmpAddr[3]~25_combout\);

-- Location: LCCOMB_X45_Y27_N18
\t80s:cpu|u0|TmpAddr[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[3]~26_combout\ = (\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|TmpAddr[3]~22_combout\) # ((\t80s:cpu|u0|TmpAddr~15_combout\) # (\t80s:cpu|u0|TmpAddr[3]~25_combout\)))) # (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|TmpAddr[3]~22_combout\ $ 
-- (((\t80s:cpu|u0|TmpAddr[3]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|TmpAddr[3]~22_combout\,
	datac => \t80s:cpu|u0|TmpAddr~15_combout\,
	datad => \t80s:cpu|u0|TmpAddr[3]~25_combout\,
	combout => \t80s:cpu|u0|TmpAddr[3]~26_combout\);

-- Location: LCCOMB_X46_Y27_N12
\t80s:cpu|u0|TmpAddr[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|TmpAddr[3]~feeder_combout\ = \t80s:cpu|u0|TmpAddr[3]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|TmpAddr[3]~26_combout\,
	combout => \t80s:cpu|u0|TmpAddr[3]~feeder_combout\);

-- Location: FF_X46_Y27_N13
\t80s:cpu|u0|TmpAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|TmpAddr[3]~feeder_combout\,
	asdata => \t80s:cpu|DI_Reg\(3),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|TmpAddr[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|TmpAddr\(3));

-- Location: LCCOMB_X49_Y24_N18
\t80s:cpu|u0|PC~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~19_combout\ = (\t80s:cpu|u0|TmpAddr\(3) & ((\t80s:cpu|u0|mcode|Mux287~1_combout\) # ((\t80s:cpu|u0|Add1~2_combout\ & !\t80s:cpu|u0|mcode|Mux294~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~2_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(3),
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~19_combout\);

-- Location: LCCOMB_X49_Y24_N24
\t80s:cpu|u0|PC~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~43_combout\ = (\t80s:cpu|u0|PC~19_combout\) # ((\t80s:cpu|u0|Regs|Mux44~4_combout\ & (!\t80s:cpu|u0|mcode|Mux287~1_combout\ & \t80s:cpu|u0|mcode|Mux294~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux44~4_combout\,
	datab => \t80s:cpu|u0|PC~19_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	combout => \t80s:cpu|u0|PC~43_combout\);

-- Location: LCCOMB_X47_Y24_N24
\t80s:cpu|u0|PC~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC~45_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|PC~43_combout\) # ((\t80s:cpu|u0|PC\(3) & \t80s:cpu|u0|PC~44_combout\)))) # (!\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|PC\(3),
	datac => \t80s:cpu|u0|PC~44_combout\,
	datad => \t80s:cpu|u0|PC~43_combout\,
	combout => \t80s:cpu|u0|PC~45_combout\);

-- Location: LCCOMB_X47_Y24_N12
\t80s:cpu|u0|Add4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~13_combout\ = (!\t80s:cpu|u0|mcode|Mux293~0_combout\ & ((\t80s:cpu|u0|mcode|Mux258~3_combout\ & (\t80s:cpu|u0|Add3~6_combout\)) # (!\t80s:cpu|u0|mcode|Mux258~3_combout\ & ((\t80s:cpu|u0|PC~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	datab => \t80s:cpu|u0|Add3~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux258~3_combout\,
	datad => \t80s:cpu|u0|PC~45_combout\,
	combout => \t80s:cpu|u0|Add4~13_combout\);

-- Location: LCCOMB_X47_Y24_N2
\t80s:cpu|u0|Add4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~12_combout\ = (\t80s:cpu|u0|Add2~6_combout\ & \t80s:cpu|u0|mcode|Mux293~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|Add2~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux293~0_combout\,
	combout => \t80s:cpu|u0|Add4~12_combout\);

-- Location: LCCOMB_X47_Y24_N28
\t80s:cpu|u0|Add4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add4~14_combout\ = (\t80s:cpu|u0|BTR_r~q\ & (((\t80s:cpu|u0|Add4~10_combout\)))) # (!\t80s:cpu|u0|BTR_r~q\ & ((\t80s:cpu|u0|Add4~13_combout\) # ((\t80s:cpu|u0|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add4~13_combout\,
	datab => \t80s:cpu|u0|BTR_r~q\,
	datac => \t80s:cpu|u0|Add4~10_combout\,
	datad => \t80s:cpu|u0|Add4~12_combout\,
	combout => \t80s:cpu|u0|Add4~14_combout\);

-- Location: LCCOMB_X47_Y24_N16
\t80s:cpu|u0|PC[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|PC[3]~2_combout\ = (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|Add4~14_combout\))) # (!\t80s:cpu|process_0~0_combout\ & (\t80s:cpu|u0|PC~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|process_0~0_combout\,
	datab => \t80s:cpu|u0|PC~45_combout\,
	datad => \t80s:cpu|u0|Add4~14_combout\,
	combout => \t80s:cpu|u0|PC[3]~2_combout\);

-- Location: FF_X47_Y24_N17
\t80s:cpu|u0|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|PC[3]~2_combout\,
	asdata => \t80s:cpu|u0|Add3~6_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|PC[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PC\(3));

-- Location: LCCOMB_X41_Y25_N6
\t80s:cpu|u0|Mux88~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~0_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|PC\(3))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((!\t80s:cpu|u0|SP\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|PC\(3),
	datad => \t80s:cpu|u0|SP\(3),
	combout => \t80s:cpu|u0|Mux88~0_combout\);

-- Location: LCCOMB_X40_Y29_N30
\t80s:cpu|u0|F~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~59_combout\ = (\t80s:cpu|u0|process_0~18_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|alu|Mux35~5_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux35~5_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|alu|Mux12~1_combout\,
	datad => \t80s:cpu|u0|process_0~18_combout\,
	combout => \t80s:cpu|u0|F~59_combout\);

-- Location: LCCOMB_X40_Y29_N8
\t80s:cpu|u0|alu|F_Out~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|F_Out~12_combout\ = (\t80s:cpu|u0|BusB\(3) & (((\t80s:cpu|u0|IR\(0)) # (!\t80s:cpu|u0|IR\(2))) # (!\t80s:cpu|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(3),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|alu|F_Out~12_combout\);

-- Location: LCCOMB_X40_Y29_N10
\t80s:cpu|u0|alu|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux27~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(2)) # ((\t80s:cpu|u0|alu|F_Out~12_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Q_t~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|F_Out~12_combout\,
	datad => \t80s:cpu|u0|alu|Q_t~12_combout\,
	combout => \t80s:cpu|u0|alu|Mux27~0_combout\);

-- Location: LCCOMB_X40_Y29_N6
\t80s:cpu|u0|alu|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux27~1_combout\ = (\t80s:cpu|u0|alu|Mux27~0_combout\ & (((\t80s:cpu|u0|BusB\(7)) # (!\t80s:cpu|u0|ALU_Op_r\(2))))) # (!\t80s:cpu|u0|alu|Mux27~0_combout\ & (\t80s:cpu|u0|alu|DAA_Q[3]~13_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux27~0_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\,
	datac => \t80s:cpu|u0|BusB\(7),
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux27~1_combout\);

-- Location: LCCOMB_X40_Y29_N18
\t80s:cpu|u0|F~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~60_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|F\(3))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusB\(3)))))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & (!\t80s:cpu|u0|F\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(3),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|BusB\(3),
	combout => \t80s:cpu|u0|F~60_combout\);

-- Location: LCCOMB_X40_Y29_N4
\t80s:cpu|u0|F~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~61_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|F~60_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux27~1_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|F~60_combout\,
	combout => \t80s:cpu|u0|F~61_combout\);

-- Location: LCCOMB_X40_Y29_N14
\t80s:cpu|u0|F~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~62_combout\ = (\t80s:cpu|u0|alu|Equal0~0_combout\ & (\t80s:cpu|u0|BusB\(3))) # (!\t80s:cpu|u0|alu|Equal0~0_combout\ & ((\t80s:cpu|u0|alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(3),
	datab => \t80s:cpu|u0|alu|Equal0~0_combout\,
	datac => \t80s:cpu|u0|alu|Mux12~1_combout\,
	combout => \t80s:cpu|u0|F~62_combout\);

-- Location: LCCOMB_X41_Y29_N24
\t80s:cpu|u0|F~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~63_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|F~61_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|F~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|F~61_combout\,
	datad => \t80s:cpu|u0|F~62_combout\,
	combout => \t80s:cpu|u0|F~63_combout\);

-- Location: LCCOMB_X41_Y28_N18
\t80s:cpu|u0|F~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~64_combout\ = (\t80s:cpu|u0|ACC\(3) & (\t80s:cpu|u0|mcode|Mux284~1_combout\ & ((!\t80s:cpu|u0|F~69_combout\) # (!\t80s:cpu|u0|mcode|Mux279~0_combout\)))) # (!\t80s:cpu|u0|ACC\(3) & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & 
-- ((\t80s:cpu|u0|F~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|ACC\(3),
	datac => \t80s:cpu|u0|mcode|Mux284~1_combout\,
	datad => \t80s:cpu|u0|F~69_combout\,
	combout => \t80s:cpu|u0|F~64_combout\);

-- Location: FF_X41_Y28_N21
\t80s:cpu|u0|Fp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(3),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(3));

-- Location: LCCOMB_X41_Y28_N20
\t80s:cpu|u0|F~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~65_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & (((!\t80s:cpu|u0|Fp\(3))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|Equal0~2_combout\ & (\t80s:cpu|u0|F~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|F~64_combout\,
	datac => \t80s:cpu|u0|Fp\(3),
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~65_combout\);

-- Location: LCCOMB_X41_Y28_N0
\t80s:cpu|u0|F~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~66_combout\ = (\t80s:cpu|u0|F~55_combout\ & (((!\t80s:cpu|u0|process_0~4_combout\ & \t80s:cpu|u0|F~65_combout\)) # (!\t80s:cpu|u0|F\(3)))) # (!\t80s:cpu|u0|F~55_combout\ & (!\t80s:cpu|u0|process_0~4_combout\ & 
-- ((\t80s:cpu|u0|F~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~55_combout\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|u0|F\(3),
	datad => \t80s:cpu|u0|F~65_combout\,
	combout => \t80s:cpu|u0|F~66_combout\);

-- Location: LCCOMB_X41_Y29_N6
\t80s:cpu|u0|F~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~67_combout\ = (!\t80s:cpu|u0|process_0~18_combout\ & ((\t80s:cpu|u0|process_0~8_combout\ & (\t80s:cpu|u0|F~63_combout\)) # (!\t80s:cpu|u0|process_0~8_combout\ & ((\t80s:cpu|u0|F~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~18_combout\,
	datab => \t80s:cpu|u0|F~63_combout\,
	datac => \t80s:cpu|u0|process_0~8_combout\,
	datad => \t80s:cpu|u0|F~66_combout\,
	combout => \t80s:cpu|u0|F~67_combout\);

-- Location: LCCOMB_X40_Y29_N26
\t80s:cpu|u0|F~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~68_combout\ = (\t80s:cpu|u0|F~9_combout\ & (((!\t80s:cpu|u0|Save_Mux[3]~28_combout\)))) # (!\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|F~59_combout\ & ((!\t80s:cpu|u0|F~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~59_combout\,
	datab => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	datac => \t80s:cpu|u0|F~9_combout\,
	datad => \t80s:cpu|u0|F~67_combout\,
	combout => \t80s:cpu|u0|F~68_combout\);

-- Location: FF_X40_Y29_N27
\t80s:cpu|u0|F[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~68_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(3));

-- Location: LCCOMB_X41_Y25_N24
\t80s:cpu|u0|Mux88~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|F\(3))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|SP\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(3),
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|SP\(11),
	combout => \t80s:cpu|u0|Mux88~4_combout\);

-- Location: LCCOMB_X41_Y25_N12
\t80s:cpu|u0|Mux88~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|PC\(11) & (!\t80s:cpu|u0|mcode|Mux247~7_combout\))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|Mux88~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(11),
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datad => \t80s:cpu|u0|Mux88~4_combout\,
	combout => \t80s:cpu|u0|Mux88~5_combout\);

-- Location: LCCOMB_X39_Y23_N22
\t80s:cpu|u0|Regs|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux28~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\) # (\t80s:cpu|u0|Regs|RegsL[6][3]~q\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsL[4][3]~q\ & 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[4][3]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[6][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux28~0_combout\);

-- Location: LCCOMB_X38_Y23_N8
\t80s:cpu|u0|Regs|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux28~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux28~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[7][3]~q\))) # (!\t80s:cpu|u0|Regs|Mux28~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][3]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][3]~q\,
	datab => \t80s:cpu|u0|Regs|RegsL[7][3]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux28~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux28~1_combout\);

-- Location: LCCOMB_X36_Y24_N20
\t80s:cpu|u0|Regs|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux28~2_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|RegsL[1][3]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[0][3]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux28~2_combout\);

-- Location: LCCOMB_X37_Y24_N8
\t80s:cpu|u0|Regs|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux28~3_combout\ = (\t80s:cpu|u0|Regs|Mux28~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[3][3]~q\) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\)))) # (!\t80s:cpu|u0|Regs|Mux28~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][3]~q\ & 
-- ((\t80s:cpu|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][3]~q\,
	datab => \t80s:cpu|u0|Regs|Mux28~2_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[3][3]~q\,
	datad => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux28~3_combout\);

-- Location: LCCOMB_X37_Y25_N26
\t80s:cpu|u0|RegDIL[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[3]~13_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux28~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datac => \t80s:cpu|u0|Regs|Mux28~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux28~3_combout\,
	combout => \t80s:cpu|u0|RegDIL[3]~13_combout\);

-- Location: LCCOMB_X40_Y25_N22
\t80s:cpu|u0|Mux88~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~1_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|ACC\(3))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|RegDIL[3]~13_combout\))))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|RegDIL[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|ACC\(3),
	datac => \t80s:cpu|u0|RegDIL[3]~13_combout\,
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux88~1_combout\);

-- Location: LCCOMB_X40_Y25_N24
\t80s:cpu|u0|Mux88~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~2_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|DI_Reg\(3)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIH[3]~13_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIH[3]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datab => \t80s:cpu|u0|RegDIH[3]~13_combout\,
	datac => \t80s:cpu|DI_Reg\(3),
	datad => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	combout => \t80s:cpu|u0|Mux88~2_combout\);

-- Location: LCCOMB_X40_Y25_N10
\t80s:cpu|u0|Mux88~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~3_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & ((\t80s:cpu|u0|Mux88~1_combout\) # ((\t80s:cpu|u0|mcode|Mux245~12_combout\)))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & (((!\t80s:cpu|u0|mcode|Mux245~12_combout\ & 
-- \t80s:cpu|u0|Mux88~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux88~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|Mux88~2_combout\,
	combout => \t80s:cpu|u0|Mux88~3_combout\);

-- Location: LCCOMB_X40_Y25_N0
\t80s:cpu|u0|Mux88~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux88~6_combout\ = (\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|Mux88~3_combout\ & ((\t80s:cpu|u0|Mux88~5_combout\))) # (!\t80s:cpu|u0|Mux88~3_combout\ & (\t80s:cpu|u0|Mux88~0_combout\)))) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\ 
-- & (((\t80s:cpu|u0|Mux88~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux88~0_combout\,
	datab => \t80s:cpu|u0|Mux88~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datad => \t80s:cpu|u0|Mux88~3_combout\,
	combout => \t80s:cpu|u0|Mux88~6_combout\);

-- Location: FF_X40_Y25_N1
\t80s:cpu|u0|BusB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux88~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(3));

-- Location: LCCOMB_X40_Y30_N24
\t80s:cpu|u0|alu|Mux35~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux35~1_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Mux35~1_combout\);

-- Location: LCCOMB_X40_Y29_N24
\t80s:cpu|u0|alu|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux35~2_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|alu|DAA_Q[3]~13_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|DAA_Q[3]~13_combout\,
	datad => \t80s:cpu|u0|alu|Mux35~1_combout\,
	combout => \t80s:cpu|u0|alu|Mux35~2_combout\);

-- Location: LCCOMB_X40_Y29_N2
\t80s:cpu|u0|alu|Mux35~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux35~3_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (((!\t80s:cpu|u0|ALU_Op_r\(2) & !\t80s:cpu|u0|alu|Mux35~2_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(0)))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|alu|Mux35~2_combout\ & 
-- (\t80s:cpu|u0|ALU_Op_r\(2) $ (\t80s:cpu|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|Mux35~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux35~3_combout\);

-- Location: LCCOMB_X40_Y29_N22
\t80s:cpu|u0|alu|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux35~4_combout\ = (\t80s:cpu|u0|ALU_Op_r\(2) & (\t80s:cpu|u0|ALU_Op_r\(1) $ ((!\t80s:cpu|u0|ALU_Op_r\(0))))) # (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Mux35~2_combout\))) # 
-- (!\t80s:cpu|u0|ALU_Op_r\(1) & (\t80s:cpu|u0|ALU_Op_r\(0) & !\t80s:cpu|u0|alu|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|ALU_Op_r\(0),
	datad => \t80s:cpu|u0|alu|Mux35~2_combout\,
	combout => \t80s:cpu|u0|alu|Mux35~4_combout\);

-- Location: LCCOMB_X40_Y29_N20
\t80s:cpu|u0|alu|Mux35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux35~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(7))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|alu|Q_t~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|BusB\(7),
	datad => \t80s:cpu|u0|alu|Q_t~12_combout\,
	combout => \t80s:cpu|u0|alu|Mux35~0_combout\);

-- Location: LCCOMB_X40_Y29_N12
\t80s:cpu|u0|alu|Mux35~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux35~5_combout\ = (\t80s:cpu|u0|alu|Mux35~3_combout\ & ((\t80s:cpu|u0|BusB\(3)) # ((\t80s:cpu|u0|alu|Mux35~4_combout\)))) # (!\t80s:cpu|u0|alu|Mux35~3_combout\ & (((!\t80s:cpu|u0|alu|Mux35~4_combout\ & 
-- \t80s:cpu|u0|alu|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(3),
	datab => \t80s:cpu|u0|alu|Mux35~3_combout\,
	datac => \t80s:cpu|u0|alu|Mux35~4_combout\,
	datad => \t80s:cpu|u0|alu|Mux35~0_combout\,
	combout => \t80s:cpu|u0|alu|Mux35~5_combout\);

-- Location: LCCOMB_X40_Y29_N28
\t80s:cpu|u0|Save_Mux[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[3]~26_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|alu|Mux35~5_combout\)) # (!\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux35~5_combout\,
	datab => \t80s:cpu|u0|ALU_Op_r\(3),
	datac => \t80s:cpu|u0|alu|Mux12~1_combout\,
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|Save_Mux[3]~26_combout\);

-- Location: LCCOMB_X39_Y27_N16
\t80s:cpu|u0|Save_Mux[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[3]~27_combout\ = (!\t80s:cpu|u0|Save_ALU_r~q\ & \t80s:cpu|DI_Reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_ALU_r~q\,
	datad => \t80s:cpu|DI_Reg\(3),
	combout => \t80s:cpu|u0|Save_Mux[3]~27_combout\);

-- Location: LCCOMB_X39_Y29_N30
\t80s:cpu|u0|Save_Mux[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[3]~28_combout\ = (\t80s:cpu|u0|mcode|Mux249~1_combout\ & (((\t80s:cpu|u0|BusB\(3))))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|Save_Mux[3]~26_combout\) # ((\t80s:cpu|u0|Save_Mux[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[3]~26_combout\,
	datac => \t80s:cpu|u0|Save_Mux[3]~27_combout\,
	datad => \t80s:cpu|u0|BusB\(3),
	combout => \t80s:cpu|u0|Save_Mux[3]~28_combout\);

-- Location: LCCOMB_X37_Y25_N16
\t80s:cpu|u0|RegDIH[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[3]~14_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIH[3]~13_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[3]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[3]~13_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|process_3~1_combout\,
	datad => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	combout => \t80s:cpu|u0|RegDIH[3]~14_combout\);

-- Location: LCCOMB_X36_Y22_N4
\t80s:cpu|u0|RegDIH[3]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[3]~15_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~22_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIH[3]~12_combout\) # ((\t80s:cpu|u0|RegDIH[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[3]~12_combout\,
	datab => \t80s:cpu|u0|RegDIH[3]~14_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|Add9~22_combout\,
	combout => \t80s:cpu|u0|RegDIH[3]~15_combout\);

-- Location: FF_X38_Y21_N23
\t80s:cpu|u0|Regs|RegsH[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[7][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[7][3]~q\);

-- Location: LCCOMB_X39_Y21_N12
\t80s:cpu|u0|Regs|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux4~0_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (((\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsH[6][3]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[4][3]~q\,
	datac => \t80s:cpu|u0|Regs|RegsH[6][3]~q\,
	datad => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	combout => \t80s:cpu|u0|Regs|Mux4~0_combout\);

-- Location: LCCOMB_X38_Y21_N16
\t80s:cpu|u0|Regs|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux4~1_combout\ = (\t80s:cpu|u0|Regs|Mux4~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][3]~q\) # ((!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux4~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[5][3]~q\ & 
-- \t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[7][3]~q\,
	datab => \t80s:cpu|u0|Regs|Mux4~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[5][3]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux4~1_combout\);

-- Location: LCCOMB_X37_Y22_N28
\t80s:cpu|u0|Regs|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux4~2_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|Regs|RegsH[1][3]~q\))) # 
-- (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[0][3]~q\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsH[1][3]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux4~2_combout\);

-- Location: LCCOMB_X36_Y22_N2
\t80s:cpu|u0|Regs|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux4~3_combout\ = (\t80s:cpu|u0|Regs|Mux4~2_combout\ & (((\t80s:cpu|u0|Regs|RegsH[3][3]~q\) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\)))) # (!\t80s:cpu|u0|Regs|Mux4~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[2][3]~q\ & 
-- (\t80s:cpu|u0|RegAddrA[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[2][3]~q\,
	datab => \t80s:cpu|u0|Regs|Mux4~2_combout\,
	datac => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[3][3]~q\,
	combout => \t80s:cpu|u0|Regs|Mux4~3_combout\);

-- Location: LCCOMB_X38_Y22_N6
\t80s:cpu|u0|Regs|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux4~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux4~1_combout\)) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux4~1_combout\,
	datab => \t80s:cpu|u0|Regs|Mux4~3_combout\,
	datad => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	combout => \t80s:cpu|u0|Regs|Mux4~4_combout\);

-- Location: LCCOMB_X39_Y21_N22
\t80s:cpu|u0|Regs|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux19~0_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|RegAddrB[0]~0_combout\) # (\t80s:cpu|u0|Regs|RegsH[6][4]~q\)))) # (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (\t80s:cpu|u0|Regs|RegsH[4][4]~q\ & 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[4][4]~q\,
	datab => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux19~0_combout\);

-- Location: LCCOMB_X38_Y21_N28
\t80s:cpu|u0|Regs|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux19~1_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & ((\t80s:cpu|u0|Regs|Mux19~0_combout\ & ((\t80s:cpu|u0|Regs|RegsH[7][4]~q\))) # (!\t80s:cpu|u0|Regs|Mux19~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][4]~q\)))) # 
-- (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|Regs|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[5][4]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[7][4]~q\,
	datac => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datad => \t80s:cpu|u0|Regs|Mux19~0_combout\,
	combout => \t80s:cpu|u0|Regs|Mux19~1_combout\);

-- Location: LCCOMB_X38_Y22_N4
\t80s:cpu|u0|Regs|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux19~2_combout\ = (\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (((\t80s:cpu|u0|RegAddrB[1]~1_combout\) # (\t80s:cpu|u0|Regs|RegsH[1][4]~q\)))) # (!\t80s:cpu|u0|RegAddrB[0]~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[0][4]~q\ & 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[0]~0_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[0][4]~q\,
	datac => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[1][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux19~2_combout\);

-- Location: LCCOMB_X38_Y22_N2
\t80s:cpu|u0|Regs|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux19~3_combout\ = (\t80s:cpu|u0|RegAddrB[1]~1_combout\ & ((\t80s:cpu|u0|Regs|Mux19~2_combout\ & (\t80s:cpu|u0|Regs|RegsH[3][4]~q\)) # (!\t80s:cpu|u0|Regs|Mux19~2_combout\ & ((\t80s:cpu|u0|Regs|RegsH[2][4]~q\))))) # 
-- (!\t80s:cpu|u0|RegAddrB[1]~1_combout\ & (((\t80s:cpu|u0|Regs|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrB[1]~1_combout\,
	datab => \t80s:cpu|u0|Regs|RegsH[3][4]~q\,
	datac => \t80s:cpu|u0|Regs|Mux19~2_combout\,
	datad => \t80s:cpu|u0|Regs|RegsH[2][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux19~3_combout\);

-- Location: LCCOMB_X38_Y25_N22
\t80s:cpu|u0|RegDIH[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[4]~17_combout\ = (\t80s:cpu|u0|RegAddrB[2]~2_combout\ & (\t80s:cpu|u0|Regs|Mux19~1_combout\)) # (!\t80s:cpu|u0|RegAddrB[2]~2_combout\ & ((\t80s:cpu|u0|Regs|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|RegAddrB[2]~2_combout\,
	datac => \t80s:cpu|u0|Regs|Mux19~1_combout\,
	datad => \t80s:cpu|u0|Regs|Mux19~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[4]~17_combout\);

-- Location: LCCOMB_X38_Y25_N14
\t80s:cpu|u0|RegDIH[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[4]~18_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|RegDIH[4]~17_combout\))) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|Save_Mux[4]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~1_combout\,
	datab => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	datac => \t80s:cpu|u0|RegDIH[4]~17_combout\,
	datad => \t80s:cpu|u0|RegAddrB~3_combout\,
	combout => \t80s:cpu|u0|RegDIH[4]~18_combout\);

-- Location: LCCOMB_X38_Y22_N20
\t80s:cpu|u0|RegDIH[4]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIH[4]~19_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~24_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIH[4]~16_combout\) # ((\t80s:cpu|u0|RegDIH[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIH[4]~16_combout\,
	datab => \t80s:cpu|u0|Add9~24_combout\,
	datac => \t80s:cpu|u0|process_3~2_combout\,
	datad => \t80s:cpu|u0|RegDIH[4]~18_combout\,
	combout => \t80s:cpu|u0|RegDIH[4]~19_combout\);

-- Location: FF_X38_Y21_N7
\t80s:cpu|u0|Regs|RegsH[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIH[4]~19_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsH[5][4]~q\);

-- Location: LCCOMB_X39_Y21_N6
\t80s:cpu|u0|Regs|Mux35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux35~0_combout\ = (\t80s:cpu|u0|RegAddrC\(0) & (\t80s:cpu|u0|RegAddrC\(1))) # (!\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|RegsH[6][4]~q\))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (\t80s:cpu|u0|Regs|RegsH[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(0),
	datab => \t80s:cpu|u0|RegAddrC\(1),
	datac => \t80s:cpu|u0|Regs|RegsH[4][4]~q\,
	datad => \t80s:cpu|u0|Regs|RegsH[6][4]~q\,
	combout => \t80s:cpu|u0|Regs|Mux35~0_combout\);

-- Location: LCCOMB_X40_Y21_N16
\t80s:cpu|u0|Regs|Mux35~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux35~1_combout\ = (\t80s:cpu|u0|Regs|Mux35~0_combout\ & (((\t80s:cpu|u0|Regs|RegsH[7][4]~q\) # (!\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|Regs|Mux35~0_combout\ & (\t80s:cpu|u0|Regs|RegsH[5][4]~q\ & ((\t80s:cpu|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsH[5][4]~q\,
	datab => \t80s:cpu|u0|Regs|RegsH[7][4]~q\,
	datac => \t80s:cpu|u0|Regs|Mux35~0_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux35~1_combout\);

-- Location: LCCOMB_X41_Y23_N0
\t80s:cpu|u0|SP~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~55_combout\ = (\t80s:cpu|u0|mcode|Mux270~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux35~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux35~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux35~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux270~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux35~3_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|SP~55_combout\);

-- Location: LCCOMB_X42_Y24_N18
\t80s:cpu|u0|SP~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~56_combout\ = (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|u0|SP~55_combout\) # ((\t80s:cpu|u0|SP~5_combout\ & \t80s:cpu|u0|Add6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~5_combout\,
	datab => \t80s:cpu|u0|SP~55_combout\,
	datac => \t80s:cpu|u0|Add6~24_combout\,
	datad => \t80s:cpu|u0|process_0~4_combout\,
	combout => \t80s:cpu|u0|SP~56_combout\);

-- Location: LCCOMB_X42_Y24_N16
\t80s:cpu|u0|SP~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|SP~57_combout\ = (\t80s:cpu|u0|SP~40_combout\ & (((!\t80s:cpu|u0|Save_Mux[4]~33_combout\)))) # (!\t80s:cpu|u0|SP~40_combout\ & (!\t80s:cpu|u0|SP~54_combout\ & (!\t80s:cpu|u0|SP~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP~54_combout\,
	datab => \t80s:cpu|u0|SP~56_combout\,
	datac => \t80s:cpu|u0|SP~40_combout\,
	datad => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	combout => \t80s:cpu|u0|SP~57_combout\);

-- Location: FF_X42_Y24_N17
\t80s:cpu|u0|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|SP~57_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|SP\(12));

-- Location: LCCOMB_X41_Y25_N14
\t80s:cpu|u0|Mux87~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~4_combout\ = (\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|F\(4)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (!\t80s:cpu|u0|SP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(12),
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|u0|F\(4),
	combout => \t80s:cpu|u0|Mux87~4_combout\);

-- Location: LCCOMB_X41_Y25_N8
\t80s:cpu|u0|Mux87~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~5_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|PC\(12))))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (((\t80s:cpu|u0|Mux87~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|Mux87~4_combout\,
	datad => \t80s:cpu|u0|PC\(12),
	combout => \t80s:cpu|u0|Mux87~5_combout\);

-- Location: LCCOMB_X41_Y25_N10
\t80s:cpu|u0|Mux87~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~0_combout\ = (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|PC\(4)))) # (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (!\t80s:cpu|u0|SP\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datac => \t80s:cpu|u0|SP\(4),
	datad => \t80s:cpu|u0|PC\(4),
	combout => \t80s:cpu|u0|Mux87~0_combout\);

-- Location: LCCOMB_X39_Y25_N22
\t80s:cpu|u0|Mux87~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~2_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((\t80s:cpu|DI_Reg\(4)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIH[4]~17_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIH[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|RegDIH[4]~17_combout\,
	datac => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	datad => \t80s:cpu|DI_Reg\(4),
	combout => \t80s:cpu|u0|Mux87~2_combout\);

-- Location: LCCOMB_X39_Y24_N30
\t80s:cpu|u0|Mux87~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~1_combout\ = (\t80s:cpu|u0|mcode|Mux246~1_combout\ & ((\t80s:cpu|u0|mcode|Mux247~7_combout\ & ((!\t80s:cpu|u0|ACC\(4)))) # (!\t80s:cpu|u0|mcode|Mux247~7_combout\ & (\t80s:cpu|u0|RegDIL[4]~17_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux246~1_combout\ & (\t80s:cpu|u0|RegDIL[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux246~1_combout\,
	datab => \t80s:cpu|u0|RegDIL[4]~17_combout\,
	datac => \t80s:cpu|u0|ACC\(4),
	datad => \t80s:cpu|u0|mcode|Mux247~7_combout\,
	combout => \t80s:cpu|u0|Mux87~1_combout\);

-- Location: LCCOMB_X39_Y25_N14
\t80s:cpu|u0|Mux87~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~3_combout\ = (\t80s:cpu|u0|mcode|Mux248~7_combout\ & (((\t80s:cpu|u0|Mux87~1_combout\) # (\t80s:cpu|u0|mcode|Mux245~12_combout\)))) # (!\t80s:cpu|u0|mcode|Mux248~7_combout\ & (\t80s:cpu|u0|Mux87~2_combout\ & 
-- ((!\t80s:cpu|u0|mcode|Mux245~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux87~2_combout\,
	datab => \t80s:cpu|u0|Mux87~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux248~7_combout\,
	datad => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	combout => \t80s:cpu|u0|Mux87~3_combout\);

-- Location: LCCOMB_X40_Y25_N14
\t80s:cpu|u0|Mux87~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux87~6_combout\ = (\t80s:cpu|u0|mcode|Mux245~12_combout\ & ((\t80s:cpu|u0|Mux87~3_combout\ & (\t80s:cpu|u0|Mux87~5_combout\)) # (!\t80s:cpu|u0|Mux87~3_combout\ & ((\t80s:cpu|u0|Mux87~0_combout\))))) # (!\t80s:cpu|u0|mcode|Mux245~12_combout\ 
-- & (((\t80s:cpu|u0|Mux87~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux87~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux245~12_combout\,
	datac => \t80s:cpu|u0|Mux87~0_combout\,
	datad => \t80s:cpu|u0|Mux87~3_combout\,
	combout => \t80s:cpu|u0|Mux87~6_combout\);

-- Location: FF_X40_Y25_N15
\t80s:cpu|u0|BusB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Mux87~6_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusB\(4));

-- Location: LCCOMB_X39_Y30_N10
\t80s:cpu|u0|Save_Mux[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~13_combout\ = (\t80s:cpu|u0|Save_Mux[0]~6_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(4))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|BusA\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(4),
	datab => \t80s:cpu|u0|ALU_Op_r\(0),
	datac => \t80s:cpu|u0|BusA\(0),
	datad => \t80s:cpu|u0|Save_Mux[0]~6_combout\,
	combout => \t80s:cpu|u0|Save_Mux[0]~13_combout\);

-- Location: LCCOMB_X39_Y30_N30
\t80s:cpu|u0|Save_Mux[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~14_combout\ = (\t80s:cpu|u0|Save_Mux[0]~5_combout\ & ((\t80s:cpu|u0|Save_Mux[0]~13_combout\) # ((\t80s:cpu|u0|Save_Mux[0]~8_combout\ & \t80s:cpu|u0|BusB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[0]~13_combout\,
	datab => \t80s:cpu|u0|Save_Mux[0]~8_combout\,
	datac => \t80s:cpu|u0|BusB\(0),
	datad => \t80s:cpu|u0|Save_Mux[0]~5_combout\,
	combout => \t80s:cpu|u0|Save_Mux[0]~14_combout\);

-- Location: LCCOMB_X38_Y31_N22
\t80s:cpu|u0|alu|Q_t~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Q_t~14_combout\ = (\t80s:cpu|u0|BusB\(0)) # ((!\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|IR\(4) & !\t80s:cpu|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(4),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Q_t~14_combout\);

-- Location: LCCOMB_X38_Y31_N14
\t80s:cpu|u0|alu|Mux38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux38~0_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|ALU_Op_r\(1))))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|alu|Q_t~14_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & 
-- (\t80s:cpu|u0|alu|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|alu|Mux22~1_combout\,
	datac => \t80s:cpu|u0|alu|Q_t~14_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(1),
	combout => \t80s:cpu|u0|alu|Mux38~0_combout\);

-- Location: LCCOMB_X38_Y31_N10
\t80s:cpu|u0|alu|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux7~3_combout\ = (!\t80s:cpu|u0|IR\(4) & (!\t80s:cpu|u0|IR\(3) & !\t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|alu|Mux7~3_combout\);

-- Location: LCCOMB_X38_Y31_N30
\t80s:cpu|u0|alu|Mux38~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux38~1_combout\ = (\t80s:cpu|u0|ALU_Op_r\(0) & (\t80s:cpu|u0|BusB\(0) & (\t80s:cpu|u0|alu|Mux38~0_combout\ $ (\t80s:cpu|u0|alu|Mux7~3_combout\)))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & (((\t80s:cpu|u0|alu|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(0),
	datab => \t80s:cpu|u0|BusB\(0),
	datac => \t80s:cpu|u0|alu|Mux38~0_combout\,
	datad => \t80s:cpu|u0|alu|Mux7~3_combout\,
	combout => \t80s:cpu|u0|alu|Mux38~1_combout\);

-- Location: LCCOMB_X40_Y30_N26
\t80s:cpu|u0|Save_Mux[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~15_combout\ = (\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|alu|Mux38~1_combout\ & ((!\t80s:cpu|u0|ALU_Op_r\(2))))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (((\t80s:cpu|u0|alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(3),
	datab => \t80s:cpu|u0|alu|Mux38~1_combout\,
	datac => \t80s:cpu|u0|alu|Mux15~0_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|Save_Mux[0]~15_combout\);

-- Location: LCCOMB_X40_Y30_N28
\t80s:cpu|u0|Save_Mux[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~16_combout\ = (\t80s:cpu|u0|Save_ALU_r~q\ & ((\t80s:cpu|u0|Save_Mux[0]~15_combout\))) # (!\t80s:cpu|u0|Save_ALU_r~q\ & (\t80s:cpu|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|DI_Reg\(0),
	datac => \t80s:cpu|u0|Save_Mux[0]~15_combout\,
	datad => \t80s:cpu|u0|Save_ALU_r~q\,
	combout => \t80s:cpu|u0|Save_Mux[0]~16_combout\);

-- Location: LCCOMB_X39_Y30_N8
\t80s:cpu|u0|Save_Mux[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Save_Mux[0]~17_combout\ = (\t80s:cpu|u0|Save_Mux[0]~14_combout\) # ((\t80s:cpu|u0|mcode|Mux249~1_combout\ & ((\t80s:cpu|u0|BusB\(0)))) # (!\t80s:cpu|u0|mcode|Mux249~1_combout\ & (\t80s:cpu|u0|Save_Mux[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[0]~14_combout\,
	datab => \t80s:cpu|u0|Save_Mux[0]~16_combout\,
	datac => \t80s:cpu|u0|BusB\(0),
	datad => \t80s:cpu|u0|mcode|Mux249~1_combout\,
	combout => \t80s:cpu|u0|Save_Mux[0]~17_combout\);

-- Location: LCCOMB_X41_Y32_N28
\t80s:cpu|u0|mcode|Mux279~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux279~2_combout\ = (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|Equal0~2_combout\) # ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|Equal4~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux279~2_combout\);

-- Location: LCCOMB_X41_Y32_N14
\t80s:cpu|u0|mcode|Mux279~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux279~1_combout\ = (\t80s:cpu|u0|mcode|Mux231~1_combout\ & (\t80s:cpu|u0|mcode|Mux110~0_combout\ & (\t80s:cpu|Equal0~2_combout\ & \t80s:cpu|u0|ISet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux231~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux110~0_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|ISet\(1),
	combout => \t80s:cpu|u0|mcode|Mux279~1_combout\);

-- Location: LCCOMB_X41_Y32_N24
\t80s:cpu|u0|mcode|Mux279~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux279~3_combout\ = (\t80s:cpu|u0|mcode|Mux279~1_combout\) # ((\t80s:cpu|u0|mcode|Mux279~0_combout\ & (\t80s:cpu|u0|mcode|Mux279~2_combout\ & \t80s:cpu|u0|mcode|Mux101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux279~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux279~1_combout\,
	datad => \t80s:cpu|u0|mcode|Mux101~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux279~3_combout\);

-- Location: FF_X41_Y32_N25
\t80s:cpu|u0|PreserveC_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|mcode|Mux279~3_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|PreserveC_r~q\);

-- Location: LCCOMB_X40_Y30_N14
\t80s:cpu|u0|F~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~21_combout\ = (!\t80s:cpu|u0|PreserveC_r~q\ & ((\t80s:cpu|u0|Equal15~0_combout\) # ((\t80s:cpu|u0|Save_ALU_r~q\ & !\t80s:cpu|u0|mcode|Mux295~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_ALU_r~q\,
	datab => \t80s:cpu|u0|Equal15~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux295~0_combout\,
	datad => \t80s:cpu|u0|PreserveC_r~q\,
	combout => \t80s:cpu|u0|F~21_combout\);

-- Location: LCCOMB_X41_Y30_N26
\t80s:cpu|u0|F~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~23_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & ((\t80s:cpu|u0|mcode|Mux286~0_combout\ & ((\t80s:cpu|u0|F\(0)))) # (!\t80s:cpu|u0|mcode|Mux286~0_combout\ & (\t80s:cpu|u0|mcode|Mux285~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal0~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux285~0_combout\,
	datac => \t80s:cpu|u0|F\(0),
	datad => \t80s:cpu|u0|mcode|Mux286~0_combout\,
	combout => \t80s:cpu|u0|F~23_combout\);

-- Location: FF_X41_Y30_N25
\t80s:cpu|u0|Fp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|F\(0),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Fp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Fp\(0));

-- Location: LCCOMB_X41_Y30_N24
\t80s:cpu|u0|F~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~24_combout\ = (\t80s:cpu|u0|mcode|Mux276~1_combout\ & ((\t80s:cpu|u0|F\(0) $ (\t80s:cpu|u0|Fp\(0))))) # (!\t80s:cpu|u0|mcode|Mux276~1_combout\ & (\t80s:cpu|u0|F~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~23_combout\,
	datab => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|Fp\(0),
	datad => \t80s:cpu|u0|mcode|Mux276~1_combout\,
	combout => \t80s:cpu|u0|F~24_combout\);

-- Location: LCCOMB_X41_Y30_N4
\t80s:cpu|u0|F~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~25_combout\ = (!\t80s:cpu|u0|F~21_combout\ & (\t80s:cpu|u0|F\(0) $ (((\t80s:cpu|u0|process_0~4_combout\) # (!\t80s:cpu|u0|F~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~21_combout\,
	datab => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|F~24_combout\,
	combout => \t80s:cpu|u0|F~25_combout\);

-- Location: LCCOMB_X37_Y30_N14
\t80s:cpu|u0|alu|Add2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Add2~1_combout\ = (\t80s:cpu|u0|BusA\(7) & ((\t80s:cpu|u0|alu|Add1~2_combout\) # (\t80s:cpu|u0|ALU_Op_r\(1) $ (\t80s:cpu|u0|BusB\(7))))) # (!\t80s:cpu|u0|BusA\(7) & (\t80s:cpu|u0|alu|Add1~2_combout\ & (\t80s:cpu|u0|ALU_Op_r\(1) $ 
-- (\t80s:cpu|u0|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datab => \t80s:cpu|u0|alu|Add1~2_combout\,
	datac => \t80s:cpu|u0|ALU_Op_r\(1),
	datad => \t80s:cpu|u0|BusB\(7),
	combout => \t80s:cpu|u0|alu|Add2~1_combout\);

-- Location: LCCOMB_X41_Y30_N16
\t80s:cpu|u0|alu|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux30~5_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (!\t80s:cpu|u0|alu|Add2~1_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(0)) # (!\t80s:cpu|u0|ALU_Op_r\(2))))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & (!\t80s:cpu|u0|ALU_Op_r\(2) & 
-- (\t80s:cpu|u0|alu|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|alu|Add2~1_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux30~5_combout\);

-- Location: LCCOMB_X40_Y30_N10
\t80s:cpu|u0|alu|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux30~0_combout\ = (!\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|IR\(3) & ((\t80s:cpu|u0|BusA\(0)))) # (!\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|BusA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(7),
	datab => \t80s:cpu|u0|ALU_Op_r\(2),
	datac => \t80s:cpu|u0|BusA\(0),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|alu|Mux30~0_combout\);

-- Location: LCCOMB_X35_Y28_N10
\t80s:cpu|u0|alu|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux30~1_combout\ = (\t80s:cpu|u0|alu|process_0~2_combout\ & ((\t80s:cpu|u0|alu|DAA_Q~19_combout\) # ((\t80s:cpu|u0|alu|DAA_Q~4_combout\ & \t80s:cpu|u0|alu|DAA_Q~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|DAA_Q~4_combout\,
	datab => \t80s:cpu|u0|alu|DAA_Q~5_combout\,
	datac => \t80s:cpu|u0|alu|process_0~2_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~19_combout\,
	combout => \t80s:cpu|u0|alu|Mux30~1_combout\);

-- Location: LCCOMB_X35_Y28_N18
\t80s:cpu|u0|alu|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|LessThan0~0_combout\ = (\t80s:cpu|u0|alu|DAA_Q~2_combout\ & ((\t80s:cpu|u0|alu|DAA_Q~0_combout\) # (\t80s:cpu|u0|alu|DAA_Q~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|alu|DAA_Q~0_combout\,
	datac => \t80s:cpu|u0|alu|DAA_Q~2_combout\,
	datad => \t80s:cpu|u0|alu|DAA_Q~1_combout\,
	combout => \t80s:cpu|u0|alu|LessThan0~0_combout\);

-- Location: LCCOMB_X34_Y28_N28
\t80s:cpu|u0|alu|DAA_Q~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|DAA_Q~22_combout\ = (\t80s:cpu|u0|alu|Add3~14_combout\ & ((\t80s:cpu|u0|alu|LessThan1~0_combout\) # (!\t80s:cpu|u0|F\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(4),
	datac => \t80s:cpu|u0|alu|Add3~14_combout\,
	datad => \t80s:cpu|u0|alu|LessThan1~0_combout\,
	combout => \t80s:cpu|u0|alu|DAA_Q~22_combout\);

-- Location: LCCOMB_X35_Y28_N16
\t80s:cpu|u0|alu|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux30~2_combout\ = (\t80s:cpu|u0|F\(1) & ((\t80s:cpu|u0|alu|LessThan0~0_combout\ $ (\t80s:cpu|u0|alu|DAA_Q~22_combout\)))) # (!\t80s:cpu|u0|F\(1) & (\t80s:cpu|u0|alu|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux30~1_combout\,
	datab => \t80s:cpu|u0|alu|LessThan0~0_combout\,
	datac => \t80s:cpu|u0|F\(1),
	datad => \t80s:cpu|u0|alu|DAA_Q~22_combout\,
	combout => \t80s:cpu|u0|alu|Mux30~2_combout\);

-- Location: LCCOMB_X40_Y30_N0
\t80s:cpu|u0|alu|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux30~3_combout\ = (\t80s:cpu|u0|alu|Mux30~0_combout\) # ((\t80s:cpu|u0|ALU_Op_r\(2) & ((\t80s:cpu|u0|alu|Mux30~2_combout\) # (!\t80s:cpu|u0|F\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux30~0_combout\,
	datab => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|alu|Mux30~2_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(2),
	combout => \t80s:cpu|u0|alu|Mux30~3_combout\);

-- Location: LCCOMB_X41_Y30_N30
\t80s:cpu|u0|alu|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|alu|Mux30~4_combout\ = (\t80s:cpu|u0|ALU_Op_r\(1) & (!\t80s:cpu|u0|F\(0))) # (!\t80s:cpu|u0|ALU_Op_r\(1) & ((\t80s:cpu|u0|ALU_Op_r\(0) & (!\t80s:cpu|u0|F\(0))) # (!\t80s:cpu|u0|ALU_Op_r\(0) & ((\t80s:cpu|u0|alu|Mux30~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ALU_Op_r\(1),
	datab => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|alu|Mux30~3_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(0),
	combout => \t80s:cpu|u0|alu|Mux30~4_combout\);

-- Location: LCCOMB_X41_Y30_N0
\t80s:cpu|u0|F~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~22_combout\ = (\t80s:cpu|u0|F~21_combout\ & ((\t80s:cpu|u0|ALU_Op_r\(3) & ((\t80s:cpu|u0|alu|Mux30~4_combout\))) # (!\t80s:cpu|u0|ALU_Op_r\(3) & (\t80s:cpu|u0|alu|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F~21_combout\,
	datab => \t80s:cpu|u0|alu|Mux30~5_combout\,
	datac => \t80s:cpu|u0|alu|Mux30~4_combout\,
	datad => \t80s:cpu|u0|ALU_Op_r\(3),
	combout => \t80s:cpu|u0|F~22_combout\);

-- Location: LCCOMB_X41_Y30_N14
\t80s:cpu|u0|F~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|F~26_combout\ = (\t80s:cpu|u0|F~9_combout\ & (!\t80s:cpu|u0|Save_Mux[0]~17_combout\)) # (!\t80s:cpu|u0|F~9_combout\ & (((!\t80s:cpu|u0|F~25_combout\ & !\t80s:cpu|u0|F~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Save_Mux[0]~17_combout\,
	datab => \t80s:cpu|u0|F~25_combout\,
	datac => \t80s:cpu|u0|F~9_combout\,
	datad => \t80s:cpu|u0|F~22_combout\,
	combout => \t80s:cpu|u0|F~26_combout\);

-- Location: FF_X41_Y30_N15
\t80s:cpu|u0|F[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|F~26_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|F\(0));

-- Location: LCCOMB_X40_Y31_N6
\t80s:cpu|u0|mcode|Mux45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux45~0_combout\ = (\t80s:cpu|u0|IR\(4) & (((\t80s:cpu|u0|IR\(5))))) # (!\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|F\(2))) # (!\t80s:cpu|u0|IR\(5) & ((\t80s:cpu|u0|F\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(2),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|F\(6),
	combout => \t80s:cpu|u0|mcode|Mux45~0_combout\);

-- Location: LCCOMB_X40_Y31_N26
\t80s:cpu|u0|mcode|Mux45~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux45~1_combout\ = (\t80s:cpu|u0|mcode|Mux45~0_combout\ & ((\t80s:cpu|u0|F\(7)))) # (!\t80s:cpu|u0|mcode|Mux45~0_combout\ & (\t80s:cpu|u0|F\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(0),
	datac => \t80s:cpu|u0|F\(7),
	datad => \t80s:cpu|u0|mcode|Mux45~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux45~1_combout\);

-- Location: LCCOMB_X40_Y31_N30
\t80s:cpu|u0|mcode|Mux45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux45~2_combout\ = \t80s:cpu|u0|IR\(3) $ (((\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|mcode|Mux45~1_combout\)) # (!\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|mcode|Mux45~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux45~1_combout\,
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|mcode|Mux45~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux45~2_combout\);

-- Location: LCCOMB_X46_Y30_N16
\t80s:cpu|u0|mcode|Mux47~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux47~1_combout\ = (\t80s:cpu|u0|MCycle\(0) & (((\t80s:cpu|u0|MCycle\(1)) # (!\t80s:cpu|u0|MCycle\(2))))) # (!\t80s:cpu|u0|MCycle\(0) & (((\t80s:cpu|u0|MCycle\(2)) # (!\t80s:cpu|u0|MCycle\(1))) # (!\t80s:cpu|u0|mcode|Mux45~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux47~1_combout\);

-- Location: LCCOMB_X46_Y30_N28
\t80s:cpu|u0|mcode|Mux88~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~3_combout\ = (\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux61~0_combout\) # ((\t80s:cpu|u0|mcode|Mux88~2_combout\)))) # (!\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|mcode|Mux47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux61~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux47~1_combout\,
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux88~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux88~3_combout\);

-- Location: LCCOMB_X46_Y30_N6
\t80s:cpu|u0|mcode|Mux88~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux88~8_combout\ = (\t80s:cpu|u0|mcode|Mux88~7_combout\ & ((\t80s:cpu|u0|mcode|Mux88~0_combout\) # ((!\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux88~7_combout\ & (((\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|mcode|Mux88~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux88~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux88~7_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux88~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux88~8_combout\);

-- Location: LCCOMB_X42_Y30_N18
\t80s:cpu|u0|mcode|Mux272~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~3_combout\ = (\t80s:cpu|u0|IR\(6) & (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (\t80s:cpu|u0|mcode|Mux88~8_combout\ & \t80s:cpu|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux88~8_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux272~3_combout\);

-- Location: LCCOMB_X42_Y30_N30
\t80s:cpu|u0|mcode|Mux272~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux272~7_combout\ = (\t80s:cpu|u0|mcode|Mux272~2_combout\) # ((\t80s:cpu|u0|mcode|Mux272~3_combout\) # ((\t80s:cpu|u0|mcode|Mux274~3_combout\ & \t80s:cpu|u0|mcode|Mux272~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux274~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux272~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux272~6_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux272~7_combout\);

-- Location: LCCOMB_X41_Y27_N10
\t80s:cpu|u0|RegAddrA~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA~4_combout\ = (\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Equal57~2_combout\) # ((\t80s:cpu|u0|process_3~0_combout\ & \t80s:cpu|u0|mcode|Mux272~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~0_combout\,
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|Equal57~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	combout => \t80s:cpu|u0|RegAddrA~4_combout\);

-- Location: LCCOMB_X42_Y27_N10
\t80s:cpu|u0|process_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_1~7_combout\ = (\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|XY_Ind~q\ & ((\t80s:cpu|u0|XY_State\(1)) # (\t80s:cpu|u0|XY_State\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_State\(1),
	datab => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datac => \t80s:cpu|u0|XY_Ind~q\,
	datad => \t80s:cpu|u0|XY_State\(0),
	combout => \t80s:cpu|u0|process_1~7_combout\);

-- Location: LCCOMB_X42_Y27_N18
\t80s:cpu|u0|RegAddrA_r~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA_r~1_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Alternate~q\)) # (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|process_1~7_combout\ & ((\t80s:cpu|u0|XY_State\(1)))) # (!\t80s:cpu|u0|process_1~7_combout\ 
-- & (\t80s:cpu|u0|Alternate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|Alternate~q\,
	datac => \t80s:cpu|u0|XY_State\(1),
	datad => \t80s:cpu|u0|process_1~7_combout\,
	combout => \t80s:cpu|u0|RegAddrA_r~1_combout\);

-- Location: FF_X42_Y27_N19
\t80s:cpu|u0|RegAddrA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrA_r~1_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrA_r\(2));

-- Location: LCCOMB_X42_Y27_N4
\t80s:cpu|u0|RegAddrA[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[2]~9_combout\ = (\t80s:cpu|u0|RegAddrA~8_combout\ & (((\t80s:cpu|u0|Alternate~q\)))) # (!\t80s:cpu|u0|RegAddrA~8_combout\ & ((\t80s:cpu|u0|RegAddrA~4_combout\ & ((\t80s:cpu|u0|Alternate~q\))) # (!\t80s:cpu|u0|RegAddrA~4_combout\ & 
-- (\t80s:cpu|u0|RegAddrA_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~8_combout\,
	datab => \t80s:cpu|u0|RegAddrA_r\(2),
	datac => \t80s:cpu|u0|Alternate~q\,
	datad => \t80s:cpu|u0|RegAddrA~4_combout\,
	combout => \t80s:cpu|u0|RegAddrA[2]~9_combout\);

-- Location: LCCOMB_X42_Y27_N28
\t80s:cpu|u0|RegAddrA[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrA[2]~10_combout\ = (\t80s:cpu|u0|RegAddrA~4_combout\ & (\t80s:cpu|u0|RegAddrA[2]~9_combout\)) # (!\t80s:cpu|u0|RegAddrA~4_combout\ & ((\t80s:cpu|u0|RegAddrA~2_combout\ & ((\t80s:cpu|u0|XY_State\(1)))) # 
-- (!\t80s:cpu|u0|RegAddrA~2_combout\ & (\t80s:cpu|u0|RegAddrA[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~4_combout\,
	datab => \t80s:cpu|u0|RegAddrA[2]~9_combout\,
	datac => \t80s:cpu|u0|XY_State\(1),
	datad => \t80s:cpu|u0|RegAddrA~2_combout\,
	combout => \t80s:cpu|u0|RegAddrA[2]~10_combout\);

-- Location: LCCOMB_X36_Y24_N8
\t80s:cpu|u0|Regs|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux15~2_combout\ = (\t80s:cpu|u0|RegAddrA[0]~5_combout\ & ((\t80s:cpu|u0|RegAddrA[1]~7_combout\) # ((\t80s:cpu|u0|Regs|RegsL[1][0]~q\)))) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\ & (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- (\t80s:cpu|u0|Regs|RegsL[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[0][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[1][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux15~2_combout\);

-- Location: LCCOMB_X37_Y24_N24
\t80s:cpu|u0|Regs|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux15~3_combout\ = (\t80s:cpu|u0|Regs|Mux15~2_combout\ & (((\t80s:cpu|u0|Regs|RegsL[3][0]~q\)) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\))) # (!\t80s:cpu|u0|Regs|Mux15~2_combout\ & (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & 
-- ((\t80s:cpu|u0|Regs|RegsL[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux15~2_combout\,
	datab => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[3][0]~q\,
	datad => \t80s:cpu|u0|Regs|RegsL[2][0]~q\,
	combout => \t80s:cpu|u0|Regs|Mux15~3_combout\);

-- Location: LCCOMB_X37_Y23_N22
\t80s:cpu|u0|Regs|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux15~0_combout\ = (\t80s:cpu|u0|RegAddrA[1]~7_combout\ & ((\t80s:cpu|u0|Regs|RegsL[6][0]~q\) # ((\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|RegAddrA[1]~7_combout\ & (((\t80s:cpu|u0|Regs|RegsL[4][0]~q\ & 
-- !\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA[1]~7_combout\,
	datab => \t80s:cpu|u0|Regs|RegsL[6][0]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[4][0]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux15~0_combout\);

-- Location: LCCOMB_X37_Y23_N18
\t80s:cpu|u0|Regs|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux15~1_combout\ = (\t80s:cpu|u0|Regs|Mux15~0_combout\ & (((\t80s:cpu|u0|Regs|RegsL[7][0]~q\) # (!\t80s:cpu|u0|RegAddrA[0]~5_combout\)))) # (!\t80s:cpu|u0|Regs|Mux15~0_combout\ & (\t80s:cpu|u0|Regs|RegsL[5][0]~q\ & 
-- ((\t80s:cpu|u0|RegAddrA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[5][0]~q\,
	datab => \t80s:cpu|u0|Regs|Mux15~0_combout\,
	datac => \t80s:cpu|u0|Regs|RegsL[7][0]~q\,
	datad => \t80s:cpu|u0|RegAddrA[0]~5_combout\,
	combout => \t80s:cpu|u0|Regs|Mux15~1_combout\);

-- Location: LCCOMB_X37_Y26_N14
\t80s:cpu|u0|Regs|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux15~4_combout\ = (\t80s:cpu|u0|RegAddrA[2]~10_combout\ & ((\t80s:cpu|u0|Regs|Mux15~1_combout\))) # (!\t80s:cpu|u0|RegAddrA[2]~10_combout\ & (\t80s:cpu|u0|Regs|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|RegAddrA[2]~10_combout\,
	datac => \t80s:cpu|u0|Regs|Mux15~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux15~1_combout\,
	combout => \t80s:cpu|u0|Regs|Mux15~4_combout\);

-- Location: LCCOMB_X37_Y26_N30
\t80s:cpu|u0|Mux99~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux99~1_combout\ = (\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((!\t80s:cpu|u0|ACC\(0)))) # (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux15~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datab => \t80s:cpu|u0|Regs|Mux15~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datad => \t80s:cpu|u0|ACC\(0),
	combout => \t80s:cpu|u0|Mux99~1_combout\);

-- Location: LCCOMB_X37_Y26_N2
\t80s:cpu|u0|Mux99~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux99~2_combout\ = (\t80s:cpu|u0|mcode|Mux251~6_combout\ & ((\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|DI_Reg\(0)))) # (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & (\t80s:cpu|u0|Regs|Mux7~4_combout\)))) # 
-- (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (\t80s:cpu|u0|Regs|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datab => \t80s:cpu|u0|Regs|Mux7~4_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|DI_Reg\(0),
	combout => \t80s:cpu|u0|Mux99~2_combout\);

-- Location: LCCOMB_X37_Y26_N18
\t80s:cpu|u0|Mux99~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux99~3_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|mcode|Mux253~5_combout\)))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & ((\t80s:cpu|u0|mcode|Mux253~5_combout\ & (\t80s:cpu|u0|Mux99~1_combout\)) # 
-- (!\t80s:cpu|u0|mcode|Mux253~5_combout\ & ((\t80s:cpu|u0|Mux99~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux99~1_combout\,
	datab => \t80s:cpu|u0|Mux99~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux253~5_combout\,
	combout => \t80s:cpu|u0|Mux99~3_combout\);

-- Location: LCCOMB_X37_Y26_N10
\t80s:cpu|u0|Mux99~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux99~4_combout\ = (!\t80s:cpu|u0|mcode|Mux251~6_combout\ & (!\t80s:cpu|u0|mcode|Mux252~6_combout\ & ((\t80s:cpu|u0|Mux99~3_combout\) # (!\t80s:cpu|u0|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux251~6_combout\,
	datab => \t80s:cpu|u0|Mux99~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux252~6_combout\,
	datad => \t80s:cpu|u0|SP\(0),
	combout => \t80s:cpu|u0|Mux99~4_combout\);

-- Location: LCCOMB_X37_Y26_N20
\t80s:cpu|u0|Mux99~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Mux99~5_combout\ = (\t80s:cpu|u0|mcode|Mux250~5_combout\ & (\t80s:cpu|u0|Mux99~4_combout\ & ((!\t80s:cpu|u0|Mux99~3_combout\) # (!\t80s:cpu|u0|SP\(8))))) # (!\t80s:cpu|u0|mcode|Mux250~5_combout\ & (((\t80s:cpu|u0|Mux99~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Mux99~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux250~5_combout\,
	datac => \t80s:cpu|u0|SP\(8),
	datad => \t80s:cpu|u0|Mux99~3_combout\,
	combout => \t80s:cpu|u0|Mux99~5_combout\);

-- Location: LCCOMB_X37_Y26_N22
\t80s:cpu|u0|BusA[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|BusA[0]~6_combout\ = (\t80s:cpu|u0|BusAck~q\ & (((\t80s:cpu|u0|BusA\(0))))) # (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|Mux99~0_combout\ & (\t80s:cpu|u0|BusA\(0))) # (!\t80s:cpu|u0|Mux99~0_combout\ & ((\t80s:cpu|u0|Mux99~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|Mux99~0_combout\,
	datac => \t80s:cpu|u0|BusA\(0),
	datad => \t80s:cpu|u0|Mux99~5_combout\,
	combout => \t80s:cpu|u0|BusA[0]~6_combout\);

-- Location: FF_X37_Y26_N23
\t80s:cpu|u0|BusA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|BusA[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|BusA\(0));

-- Location: LCCOMB_X39_Y30_N12
\t80s:cpu|u0|DO~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~21_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(0))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusB\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	datac => \t80s:cpu|u0|BusB\(0),
	datad => \t80s:cpu|u0|BusB\(4),
	combout => \t80s:cpu|u0|DO~21_combout\);

-- Location: LCCOMB_X39_Y30_N24
\t80s:cpu|u0|DO~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~22_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|BusA\(0))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|DO~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusA\(0),
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|DO~21_combout\,
	combout => \t80s:cpu|u0|DO~22_combout\);

-- Location: LCCOMB_X39_Y28_N0
\t80s:cpu|u0|DO[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[4]~4_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO~22_combout\)) # (!\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datab => \t80s:cpu|u0|DO~22_combout\,
	datac => \t80s:cpu|u0|DO\(4),
	combout => \t80s:cpu|u0|DO[4]~4_combout\);

-- Location: FF_X39_Y28_N1
\t80s:cpu|u0|DO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[4]~4_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[4]~33_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(4));

-- Location: LCCOMB_X50_Y26_N2
\uart1|TxReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~4_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(4),
	combout => \uart1|TxReg~4_combout\);

-- Location: LCCOMB_X50_Y26_N10
\uart1|CtrlReg[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg[4]~feeder_combout\ = \uart1|TxReg~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxReg~4_combout\,
	combout => \uart1|CtrlReg[4]~feeder_combout\);

-- Location: FF_X50_Y26_N11
\uart1|CtrlReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|CtrlReg[4]~feeder_combout\,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(4));

-- Location: LCCOMB_X51_Y25_N10
\uart1|Selector18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector18~0_combout\ = (\uart1|RxState.RxState_Data~q\ & (!\uart1|RxBitCount\(0) & (!\uart1|RxBitCount\(1) & !\uart1|RxBitCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datab => \uart1|RxBitCount\(0),
	datac => \uart1|RxBitCount\(1),
	datad => \uart1|RxBitCount\(2),
	combout => \uart1|Selector18~0_combout\);

-- Location: LCCOMB_X51_Y26_N6
\uart1|Selector21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector21~0_combout\ = (\uart1|RxState.RxState_Parity~q\) # ((\uart1|CtrlReg\(4) & (!\uart1|CtrlReg\(3) & \uart1|Selector18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(4),
	datab => \uart1|RxState.RxState_Parity~q\,
	datac => \uart1|CtrlReg\(3),
	datad => \uart1|Selector18~0_combout\,
	combout => \uart1|Selector21~0_combout\);

-- Location: FF_X51_Y26_N7
\uart1|RxState.RxState_Stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector21~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|RxAck~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxState.RxState_Stop~q\);

-- Location: LCCOMB_X52_Y25_N2
\uart1|RxState~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxState~13_combout\ = (\uart1|RxBdDel~q\ & (((!\uart1|RxState.RxState_Wait~q\)))) # (!\uart1|RxBdDel~q\ & ((\uart1|RxState.RxState_Stop~q\) # ((\uart1|RxDatDel2~q\ & !\uart1|RxState.RxState_Wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Stop~q\,
	datab => \uart1|RxDatDel2~q\,
	datac => \uart1|RxState.RxState_Wait~q\,
	datad => \uart1|RxBdDel~q\,
	combout => \uart1|RxState~13_combout\);

-- Location: LCCOMB_X52_Y25_N26
\uart1|RxState~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxState~14_combout\ = (\uart1|Mux3~2_combout\ & ((\uart1|RxState~13_combout\))) # (!\uart1|Mux3~2_combout\ & (!\uart1|RxState.RxState_Wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxState.RxState_Wait~q\,
	datac => \uart1|Mux3~2_combout\,
	datad => \uart1|RxState~13_combout\,
	combout => \uart1|RxState~14_combout\);

-- Location: LCCOMB_X52_Y25_N30
\uart1|RxState~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxState~15_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|Mux3~3_combout\ & (!\uart1|RxState~13_combout\)) # (!\uart1|Mux3~3_combout\ & ((!\uart1|RxState~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState~13_combout\,
	datab => \uart1|ac_rst~q\,
	datac => \uart1|RxState~14_combout\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxState~15_combout\);

-- Location: FF_X52_Y25_N3
\uart1|RxState.RxState_Wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxState~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxState.RxState_Wait~q\);

-- Location: LCCOMB_X52_Y25_N12
\uart1|RxState~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxState~10_combout\ = (\uart1|RxState.RxState_Data~q\ & (((\uart1|RxBdDel~q\) # (!\uart1|Mux3~1_combout\)) # (!\uart1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Equal0~0_combout\,
	datab => \uart1|RxBdDel~q\,
	datac => \uart1|RxState.RxState_Data~q\,
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxState~10_combout\);

-- Location: LCCOMB_X52_Y25_N0
\uart1|RxState~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxState~11_combout\ = (!\uart1|RxBdDel~q\ & (!\uart1|RxDatDel2~q\ & ((\uart1|Mux3~2_combout\) # (\uart1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|Mux3~2_combout\,
	datab => \uart1|RxBdDel~q\,
	datac => \uart1|RxDatDel2~q\,
	datad => \uart1|Mux3~3_combout\,
	combout => \uart1|RxState~11_combout\);

-- Location: LCCOMB_X52_Y25_N8
\uart1|RxState~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxState~12_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxState~10_combout\) # ((!\uart1|RxState.RxState_Wait~q\ & \uart1|RxState~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxState.RxState_Wait~q\,
	datac => \uart1|RxState~10_combout\,
	datad => \uart1|RxState~11_combout\,
	combout => \uart1|RxState~12_combout\);

-- Location: FF_X52_Y25_N13
\uart1|RxState.RxState_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxState~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxState.RxState_Data~q\);

-- Location: LCCOMB_X51_Y26_N10
\uart1|Selector20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector20~0_combout\ = (\uart1|RxState.RxState_Data~q\) # ((\uart1|RxAck~q\ & ((\uart1|RxState.RxState_Parity~q\) # (!\uart1|RxState.RxState_Wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxState.RxState_Data~q\,
	datab => \uart1|RxState.RxState_Wait~q\,
	datac => \uart1|RxAck~q\,
	datad => \uart1|RxState.RxState_Parity~q\,
	combout => \uart1|Selector20~0_combout\);

-- Location: FF_X51_Y26_N11
\uart1|RxAck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector20~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|RxAck~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxAck~q\);

-- Location: LCCOMB_X51_Y24_N20
\uart1|RxReq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReq~0_combout\ = (\uart1|RxRd~q\) # ((\uart1|RxReq~q\ & !\uart1|RxAck~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxRd~q\,
	datac => \uart1|RxReq~q\,
	datad => \uart1|RxAck~q\,
	combout => \uart1|RxReq~0_combout\);

-- Location: FF_X51_Y24_N21
\uart1|RxReq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReq~0_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReq~q\);

-- Location: LCCOMB_X51_Y24_N26
\uart1|RxRdy~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxRdy~0_combout\ = (!\uart1|RxRd~q\ & ((\uart1|RxRdy~q\) # ((!\uart1|RxAck~q\ & !\uart1|RxReq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxRd~q\,
	datab => \uart1|RxAck~q\,
	datac => \uart1|RxRdy~q\,
	datad => \uart1|RxReq~q\,
	combout => \uart1|RxRdy~0_combout\);

-- Location: FF_X51_Y24_N27
\uart1|RxRdy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxRdy~0_combout\,
	sclr => \uart1|ac_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxRdy~q\);

-- Location: LCCOMB_X50_Y26_N14
\uart1|TxReg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~8_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(7),
	combout => \uart1|TxReg~8_combout\);

-- Location: FF_X50_Y26_N7
\uart1|CtrlReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~8_combout\,
	sload => VCC,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(7));

-- Location: LCCOMB_X50_Y26_N6
\uart1|StatReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg~0_combout\ = (\uart1|RxRdy~q\ & \uart1|CtrlReg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxRdy~q\,
	datac => \uart1|CtrlReg\(7),
	combout => \uart1|StatReg~0_combout\);

-- Location: LCCOMB_X50_Y26_N22
\uart1|TxReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~0_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(5),
	combout => \uart1|TxReg~0_combout\);

-- Location: FF_X50_Y26_N15
\uart1|CtrlReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~0_combout\,
	sload => VCC,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(5));

-- Location: LCCOMB_X50_Y26_N8
\uart1|TxReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~1_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(6),
	combout => \uart1|TxReg~1_combout\);

-- Location: FF_X50_Y26_N13
\uart1|CtrlReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~1_combout\,
	sload => VCC,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(6));

-- Location: LCCOMB_X54_Y23_N4
\uart1|StatReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg~1_combout\ = (\uart1|StatReg~0_combout\) # ((\uart1|CtrlReg\(5) & (!\uart1|CtrlReg\(6) & \uart1|TxRdy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|StatReg~0_combout\,
	datab => \uart1|CtrlReg\(5),
	datac => \uart1|CtrlReg\(6),
	datad => \uart1|TxRdy~q\,
	combout => \uart1|StatReg~1_combout\);

-- Location: FF_X54_Y23_N5
\uart1|StatReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|StatReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|StatReg\(7));

-- Location: LCCOMB_X54_Y23_N26
\D[7]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[7]~77_combout\ = (\D[7]~116_combout\ & ((\t80s:cpu|u0|A\(0) & ((\uart1|RxReg\(7)))) # (!\t80s:cpu|u0|A\(0) & (\uart1|StatReg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[7]~116_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \uart1|StatReg\(7),
	datad => \uart1|RxReg\(7),
	combout => \D[7]~77_combout\);

-- Location: LCCOMB_X55_Y23_N10
\t80s:cpu|u0|IR~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~6_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[7]~77_combout\) # (\D[7]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~7_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \D[7]~77_combout\,
	datad => \D[7]~76_combout\,
	combout => \t80s:cpu|u0|IR~6_combout\);

-- Location: LCCOMB_X55_Y23_N20
\t80s:cpu|u0|IR[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[7]~feeder_combout\ = \t80s:cpu|u0|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~6_combout\,
	combout => \t80s:cpu|u0|IR[7]~feeder_combout\);

-- Location: LCCOMB_X46_Y28_N8
\t80s:cpu|u0|IR[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[7]~1_combout\ = (\t80s:cpu|u0|mcode|Equal8~0_combout\ & (\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|IR[7]~1_combout\);

-- Location: LCCOMB_X47_Y28_N20
\t80s:cpu|u0|IR[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[7]~2_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|process_0~0_combout\ & ((\t80s:cpu|u0|process_0~4_combout\) # (\t80s:cpu|u0|IR[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|process_0~0_combout\,
	datac => \t80s:cpu|u0|process_0~4_combout\,
	datad => \t80s:cpu|u0|IR[7]~1_combout\,
	combout => \t80s:cpu|u0|IR[7]~2_combout\);

-- Location: FF_X55_Y23_N21
\t80s:cpu|u0|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[7]~feeder_combout\,
	asdata => \D[7]~79_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(7));

-- Location: LCCOMB_X44_Y30_N16
\t80s:cpu|u0|Equal3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal3~2_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(6) & \t80s:cpu|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|Equal3~2_combout\);

-- Location: IOIBUF_X36_Y39_N29
\nNMI~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nNMI,
	o => \nNMI~input_o\);

-- Location: FF_X47_Y28_N7
\t80s:cpu|u0|OldNMI_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \nNMI~input_o\,
	clrn => \nRST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|OldNMI_n~q\);

-- Location: LCCOMB_X47_Y28_N18
\t80s:cpu|u0|NMI_s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|NMI_s~0_combout\ = (!\t80s:cpu|u0|NMICycle~q\ & ((\t80s:cpu|u0|NMI_s~q\) # ((\t80s:cpu|u0|OldNMI_n~q\ & !\nNMI~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|OldNMI_n~q\,
	datab => \nNMI~input_o\,
	datac => \t80s:cpu|u0|NMI_s~q\,
	datad => \t80s:cpu|u0|NMICycle~q\,
	combout => \t80s:cpu|u0|NMI_s~0_combout\);

-- Location: FF_X47_Y28_N19
\t80s:cpu|u0|NMI_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|NMI_s~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|NMI_s~q\);

-- Location: LCCOMB_X44_Y30_N14
\t80s:cpu|u0|Equal56~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal56~0_combout\ = (\t80s:cpu|u0|mcode|Mux116~0_combout\ & ((\t80s:cpu|u0|IR\(0)) # ((\t80s:cpu|u0|mcode|Mux115~0_combout\ & \t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux116~0_combout\ & (\t80s:cpu|u0|mcode|Mux115~0_combout\ & 
-- (\t80s:cpu|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux116~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux115~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|Equal56~0_combout\);

-- Location: LCCOMB_X44_Y28_N10
\t80s:cpu|u0|process_7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_7~3_combout\ = (\t80s:cpu|u0|NMI_s~q\ & (((!\t80s:cpu|u0|mcode|Mux279~0_combout\) # (!\t80s:cpu|u0|Equal56~0_combout\)) # (!\t80s:cpu|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal3~2_combout\,
	datab => \t80s:cpu|u0|NMI_s~q\,
	datac => \t80s:cpu|u0|Equal56~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	combout => \t80s:cpu|u0|process_7~3_combout\);

-- Location: LCCOMB_X44_Y28_N20
\t80s:cpu|u0|NMICycle~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|NMICycle~feeder_combout\ = \t80s:cpu|u0|process_7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|process_7~3_combout\,
	combout => \t80s:cpu|u0|NMICycle~feeder_combout\);

-- Location: LCCOMB_X43_Y28_N28
\t80s:cpu|u0|M1_n~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|M1_n~4_combout\ = (\t80s:cpu|u0|Equal0~2_combout\ & (!\t80s:cpu|u0|BusReq_s~q\ & ((\nWAIT~input_o\) # (!\t80s:cpu|u0|Equal57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nWAIT~input_o\,
	datab => \t80s:cpu|u0|Equal0~2_combout\,
	datac => \t80s:cpu|u0|BusReq_s~q\,
	datad => \t80s:cpu|u0|Equal57~2_combout\,
	combout => \t80s:cpu|u0|M1_n~4_combout\);

-- Location: LCCOMB_X43_Y28_N18
\t80s:cpu|u0|M1_n~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|M1_n~5_combout\ = (\t80s:cpu|u0|M1_n~4_combout\ & (\t80s:cpu|u0|M1_n~1_combout\ & ((!\t80s:cpu|u0|process_1~4_combout\) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|M1_n~4_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|process_1~4_combout\,
	datad => \t80s:cpu|u0|M1_n~1_combout\,
	combout => \t80s:cpu|u0|M1_n~5_combout\);

-- Location: FF_X44_Y28_N21
\t80s:cpu|u0|NMICycle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|NMICycle~feeder_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|M1_n~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|NMICycle~q\);

-- Location: LCCOMB_X47_Y28_N16
\t80s:cpu|u0|mcode|TStates~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|TStates~20_combout\ = (\t80s:cpu|u0|NMICycle~q\) # (\t80s:cpu|u0|IntCycle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|NMICycle~q\,
	datad => \t80s:cpu|u0|IntCycle~q\,
	combout => \t80s:cpu|u0|mcode|TStates~20_combout\);

-- Location: LCCOMB_X47_Y28_N2
\t80s:cpu|u0|Auto_Wait_t1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Auto_Wait_t1~0_combout\ = (!\t80s:cpu|u0|Equal0~2_combout\ & (((\t80s:cpu|Equal0~3_combout\ & \t80s:cpu|u0|mcode|TStates~20_combout\)) # (!\t80s:cpu|u0|mcode|Mux298~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|TStates~20_combout\,
	datac => \t80s:cpu|u0|Equal0~2_combout\,
	datad => \t80s:cpu|u0|mcode|Mux298~5_combout\,
	combout => \t80s:cpu|u0|Auto_Wait_t1~0_combout\);

-- Location: FF_X47_Y28_N3
\t80s:cpu|u0|Auto_Wait_t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Auto_Wait_t1~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Auto_Wait_t1~q\);

-- Location: LCCOMB_X43_Y28_N22
\t80s:cpu|u0|process_0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~12_combout\ = (!\t80s:cpu|u0|Auto_Wait_t1~q\ & (!\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|TState\(0) & !\t80s:cpu|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Auto_Wait_t1~q\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|TState\(0),
	datad => \t80s:cpu|u0|TState\(1),
	combout => \t80s:cpu|u0|process_0~12_combout\);

-- Location: LCCOMB_X38_Y28_N24
\t80s:cpu|u0|DO~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~15_combout\ = (\t80s:cpu|u0|mcode|I_RLD~1_combout\ & ((\t80s:cpu|u0|BusA\(1)))) # (!\t80s:cpu|u0|mcode|I_RLD~1_combout\ & (\t80s:cpu|u0|BusB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusB\(1),
	datac => \t80s:cpu|u0|mcode|I_RLD~1_combout\,
	datad => \t80s:cpu|u0|BusA\(1),
	combout => \t80s:cpu|u0|DO~15_combout\);

-- Location: LCCOMB_X39_Y28_N6
\t80s:cpu|u0|DO~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO~16_combout\ = (\t80s:cpu|u0|mcode|I_RRD~0_combout\ & (\t80s:cpu|u0|BusB\(5))) # (!\t80s:cpu|u0|mcode|I_RRD~0_combout\ & ((\t80s:cpu|u0|DO~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|BusB\(5),
	datac => \t80s:cpu|u0|mcode|I_RRD~0_combout\,
	datad => \t80s:cpu|u0|DO~15_combout\,
	combout => \t80s:cpu|u0|DO~16_combout\);

-- Location: LCCOMB_X39_Y28_N22
\t80s:cpu|u0|DO[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|DO[1]~1_combout\ = (\t80s:cpu|u0|process_0~12_combout\ & ((\t80s:cpu|u0|DO~16_combout\))) # (!\t80s:cpu|u0|process_0~12_combout\ & (\t80s:cpu|u0|DO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~12_combout\,
	datac => \t80s:cpu|u0|DO\(1),
	datad => \t80s:cpu|u0|DO~16_combout\,
	combout => \t80s:cpu|u0|DO[1]~1_combout\);

-- Location: FF_X39_Y28_N23
\t80s:cpu|u0|DO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|DO[1]~1_combout\,
	asdata => \t80s:cpu|u0|Save_Mux[1]~25_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|DO~10_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|DO\(1));

-- Location: LCCOMB_X52_Y25_N14
\uart1|CtrlReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg~2_combout\ = (\t80s:cpu|u0|DO\(1)) # (!\nRST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(1),
	combout => \uart1|CtrlReg~2_combout\);

-- Location: LCCOMB_X52_Y25_N16
\uart1|CtrlReg[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg[1]~feeder_combout\ = \uart1|CtrlReg~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|CtrlReg~2_combout\,
	combout => \uart1|CtrlReg[1]~feeder_combout\);

-- Location: FF_X52_Y25_N17
\uart1|CtrlReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|CtrlReg[1]~feeder_combout\,
	ena => \uart1|CtrlReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|CtrlReg\(1));

-- Location: LCCOMB_X52_Y25_N10
\uart1|ac_rst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|ac_rst~0_combout\ = ((\uart1|CtrlReg\(1) & \uart1|CtrlReg\(0))) # (!\nRST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|CtrlReg\(1),
	datac => \nRST~input_o\,
	datad => \uart1|CtrlReg\(0),
	combout => \uart1|ac_rst~0_combout\);

-- Location: FF_X52_Y25_N11
\uart1|ac_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|ac_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|ac_rst~q\);

-- Location: LCCOMB_X52_Y24_N20
\uart1|RxShiftReg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~17_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg\(2) & (\uart1|RxShiftReg~0_combout\ & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg\(2),
	datac => \uart1|RxShiftReg~0_combout\,
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~17_combout\);

-- Location: LCCOMB_X52_Y24_N8
\uart1|RxShiftReg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~18_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~17_combout\) # ((\uart1|RxShiftReg~3_combout\ & \uart1|RxShiftReg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|ac_rst~q\,
	datab => \uart1|RxShiftReg~3_combout\,
	datac => \uart1|RxShiftReg~17_combout\,
	datad => \uart1|RxShiftReg\(1),
	combout => \uart1|RxShiftReg~18_combout\);

-- Location: FF_X52_Y24_N13
\uart1|RxShiftReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|RxShiftReg~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(1));

-- Location: LCCOMB_X54_Y23_N30
\uart1|RxReg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~8_combout\ = (\uart1|RxShiftReg\(1) & !\uart1|ac_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|RxShiftReg\(1),
	datac => \uart1|ac_rst~q\,
	combout => \uart1|RxReg~8_combout\);

-- Location: FF_X54_Y23_N31
\uart1|RxReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~8_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(1));

-- Location: LCCOMB_X55_Y23_N14
\D[1]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[1]~113_combout\ = (\D[7]~116_combout\ & ((\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(1))) # (!\t80s:cpu|u0|A\(0) & ((\uart1|StatReg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \uart1|RxReg\(1),
	datac => \D[7]~116_combout\,
	datad => \uart1|StatReg\(1),
	combout => \D[1]~113_combout\);

-- Location: LCCOMB_X55_Y23_N16
\t80s:cpu|u0|IR~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~9_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[1]~113_combout\) # (\D[1]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~7_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \D[1]~113_combout\,
	datad => \D[1]~112_combout\,
	combout => \t80s:cpu|u0|IR~9_combout\);

-- Location: LCCOMB_X55_Y23_N2
\t80s:cpu|u0|IR[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[1]~feeder_combout\ = \t80s:cpu|u0|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~9_combout\,
	combout => \t80s:cpu|u0|IR[1]~feeder_combout\);

-- Location: FF_X55_Y23_N3
\t80s:cpu|u0|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[1]~feeder_combout\,
	asdata => \D[1]~115_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(1));

-- Location: LCCOMB_X45_Y29_N10
\t80s:cpu|u0|mcode|Mux65~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux65~0_combout\ = (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux65~0_combout\);

-- Location: LCCOMB_X45_Y29_N26
\t80s:cpu|u0|mcode|Mux259~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~0_combout\ = (\t80s:cpu|u0|MCycle\(0) & ((\t80s:cpu|u0|mcode|Mux198~0_combout\) # ((\t80s:cpu|u0|MCycle\(2)) # (!\t80s:cpu|u0|MCycle\(1))))) # (!\t80s:cpu|u0|MCycle\(0) & ((\t80s:cpu|u0|MCycle\(2) $ (\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux259~0_combout\);

-- Location: LCCOMB_X45_Y29_N20
\t80s:cpu|u0|mcode|Mux259~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~1_combout\ = (\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux259~0_combout\) # (!\t80s:cpu|u0|mcode|Mux65~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux259~0_combout\,
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|mcode|Mux259~1_combout\);

-- Location: LCCOMB_X44_Y29_N24
\t80s:cpu|u0|mcode|Mux208~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux208~0_combout\ = (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux208~0_combout\);

-- Location: LCCOMB_X43_Y30_N30
\t80s:cpu|u0|mcode|Mux264~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux264~0_combout\ = (\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux264~0_combout\);

-- Location: LCCOMB_X43_Y30_N18
\t80s:cpu|u0|mcode|Mux259~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~2_combout\ = (\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|mcode|Mux190~0_combout\ & !\t80s:cpu|u0|IR\(0))) # (!\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux259~2_combout\);

-- Location: LCCOMB_X43_Y30_N26
\t80s:cpu|u0|mcode|Mux259~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~3_combout\ = ((\t80s:cpu|u0|mcode|Mux259~2_combout\) # ((!\t80s:cpu|u0|mcode|Mux264~0_combout\ & !\t80s:cpu|Equal0~3_combout\))) # (!\t80s:cpu|u0|mcode|Mux208~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux264~0_combout\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux208~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux259~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux259~3_combout\);

-- Location: LCCOMB_X44_Y29_N20
\t80s:cpu|u0|mcode|Mux259~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~4_combout\ = (\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|u0|mcode|Mux190~0_combout\)) # (!\t80s:cpu|u0|mcode|Mux208~0_combout\))) # (!\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|mcode|Mux259~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(1),
	datab => \t80s:cpu|u0|mcode|Mux208~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux259~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux259~4_combout\);

-- Location: LCCOMB_X44_Y29_N16
\t80s:cpu|u0|mcode|Mux259~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~5_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|mcode|Mux208~2_combout\) # (!\t80s:cpu|Equal0~4_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux259~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux259~4_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|Equal0~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux208~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux259~5_combout\);

-- Location: LCCOMB_X44_Y31_N6
\t80s:cpu|u0|mcode|Mux75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~1_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|MCycle\(0)) # ((\t80s:cpu|u0|MCycle\(2)) # (\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux75~1_combout\);

-- Location: LCCOMB_X44_Y31_N22
\t80s:cpu|u0|mcode|Mux75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~0_combout\ = (!\t80s:cpu|u0|IR\(6) & ((!\t80s:cpu|u0|IR\(2)) # (!\t80s:cpu|u0|mcode|Mux190~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux75~0_combout\);

-- Location: LCCOMB_X44_Y31_N2
\t80s:cpu|u0|mcode|Mux75~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~2_combout\ = (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux75~1_combout\) # ((\t80s:cpu|u0|mcode|Mux75~0_combout\) # (!\t80s:cpu|u0|mcode|Mux73~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux75~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux73~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux75~0_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux75~2_combout\);

-- Location: LCCOMB_X46_Y33_N10
\t80s:cpu|u0|mcode|Mux75~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~8_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(3)) # ((!\t80s:cpu|u0|IR\(4)) # (!\t80s:cpu|u0|IR\(5))))) # (!\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux75~8_combout\);

-- Location: LCCOMB_X46_Y33_N22
\t80s:cpu|u0|mcode|Mux75~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~9_combout\ = (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(7)) # (\t80s:cpu|u0|mcode|Mux75~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux75~8_combout\,
	combout => \t80s:cpu|u0|mcode|Mux75~9_combout\);

-- Location: LCCOMB_X46_Y33_N2
\t80s:cpu|u0|mcode|Mux75~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~7_combout\ = (\t80s:cpu|Equal0~3_combout\ & (!\t80s:cpu|u0|mcode|Mux75~6_combout\ & ((\t80s:cpu|u0|IR\(0))))) # (!\t80s:cpu|Equal0~3_combout\ & (((\t80s:cpu|u0|IR\(0)) # (!\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux75~6_combout\,
	datab => \t80s:cpu|Equal0~3_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux75~7_combout\);

-- Location: LCCOMB_X46_Y33_N0
\t80s:cpu|u0|mcode|Mux77~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~6_combout\ = (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(6)) # (!\t80s:cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|Equal0~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux77~6_combout\);

-- Location: LCCOMB_X46_Y33_N12
\t80s:cpu|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~1_combout\ = (!\t80s:cpu|u0|MCycle\(0) & !\t80s:cpu|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y33_N14
\t80s:cpu|u0|mcode|Mux75~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~5_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|Equal4~1_combout\) # (\t80s:cpu|u0|MCycle\(1))) # (!\t80s:cpu|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~1_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|Equal4~1_combout\,
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux75~5_combout\);

-- Location: LCCOMB_X45_Y33_N28
\t80s:cpu|u0|mcode|Mux75~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~4_combout\ = (!\t80s:cpu|u0|IR\(6) & (((!\t80s:cpu|u0|mcode|Mux75~3_combout\) # (!\t80s:cpu|Equal0~2_combout\)) # (!\t80s:cpu|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux75~3_combout\,
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux75~4_combout\);

-- Location: LCCOMB_X46_Y33_N26
\t80s:cpu|u0|mcode|Mux261~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux261~2_combout\ = (!\t80s:cpu|u0|mcode|Mux77~6_combout\ & (((!\t80s:cpu|u0|mcode|Mux75~5_combout\ & !\t80s:cpu|u0|mcode|Mux75~4_combout\)) # (!\t80s:cpu|u0|mcode|Mux68~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux68~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux77~6_combout\,
	datac => \t80s:cpu|u0|mcode|Mux75~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux75~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux261~2_combout\);

-- Location: LCCOMB_X46_Y33_N20
\t80s:cpu|u0|mcode|Mux75~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux75~10_combout\ = (\t80s:cpu|u0|mcode|Mux75~7_combout\) # ((!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux75~9_combout\) # (!\t80s:cpu|u0|mcode|Mux261~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux75~9_combout\,
	datab => \t80s:cpu|u0|mcode|Mux75~7_combout\,
	datac => \t80s:cpu|u0|mcode|Mux261~2_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux75~10_combout\);

-- Location: LCCOMB_X45_Y29_N6
\t80s:cpu|u0|mcode|Mux259~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~6_combout\ = (!\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux75~2_combout\) # ((\t80s:cpu|u0|mcode|Mux75~10_combout\ & \t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux75~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux75~10_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|mcode|Mux259~6_combout\);

-- Location: LCCOMB_X45_Y29_N16
\t80s:cpu|u0|mcode|Mux259~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux259~7_combout\ = (\t80s:cpu|u0|ISet\(1) & (((\t80s:cpu|u0|mcode|Mux259~5_combout\)))) # (!\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux259~1_combout\) # ((\t80s:cpu|u0|mcode|Mux259~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet\(1),
	datab => \t80s:cpu|u0|mcode|Mux259~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux259~5_combout\,
	datad => \t80s:cpu|u0|mcode|Mux259~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux259~7_combout\);

-- Location: LCCOMB_X45_Y26_N20
\t80s:cpu|u0|mcode|Set_Addr_To[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|Equal0~5_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To~1_combout\))) # (!\t80s:cpu|Equal0~5_combout\ & (\t80s:cpu|u0|mcode|Mux259~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux259~7_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\,
	combout => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\);

-- Location: LCCOMB_X43_Y23_N0
\t80s:cpu|u0|Add1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~9_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|Add1~7_combout\))) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|TmpAddr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(0),
	datac => \t80s:cpu|u0|Add1~7_combout\,
	datad => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	combout => \t80s:cpu|u0|Add1~9_combout\);

-- Location: LCCOMB_X44_Y24_N10
\t80s:cpu|u0|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~10_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|PC\(0))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(0)))))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (((\t80s:cpu|u0|TmpAddr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(0),
	datab => \t80s:cpu|u0|process_1~4_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(0),
	combout => \t80s:cpu|u0|Add1~10_combout\);

-- Location: LCCOMB_X43_Y24_N12
\t80s:cpu|u0|Add1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~11_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux47~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrA~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux47~4_combout\,
	datac => \t80s:cpu|u0|Add1~10_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~11_combout\);

-- Location: LCCOMB_X43_Y24_N26
\t80s:cpu|u0|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~12_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|PC\(0))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & ((\t80s:cpu|u0|Add1~9_combout\) # ((\t80s:cpu|u0|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datab => \t80s:cpu|u0|Add1~9_combout\,
	datac => \t80s:cpu|u0|PC\(0),
	datad => \t80s:cpu|u0|Add1~11_combout\,
	combout => \t80s:cpu|u0|Add1~12_combout\);

-- Location: LCCOMB_X42_Y24_N14
\t80s:cpu|u0|Add1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~5_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (((\t80s:cpu|DI_Reg\(0))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|SP\(0))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|DI_Reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|SP\(0),
	datad => \t80s:cpu|DI_Reg\(0),
	combout => \t80s:cpu|u0|Add1~5_combout\);

-- Location: LCCOMB_X43_Y24_N20
\t80s:cpu|u0|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~6_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Add1~5_combout\)) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Regs|Mux47~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~5_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux47~4_combout\,
	combout => \t80s:cpu|u0|Add1~6_combout\);

-- Location: LCCOMB_X43_Y24_N30
\t80s:cpu|u0|Add1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~13_combout\ = (\t80s:cpu|u0|Add1~4_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~6_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~12_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|Add1~4_combout\,
	datad => \t80s:cpu|u0|Add1~6_combout\,
	combout => \t80s:cpu|u0|Add1~13_combout\);

-- Location: LCCOMB_X43_Y24_N24
\t80s:cpu|u0|Add1~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~197_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux47~1_combout\)) # (!\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux47~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datab => \t80s:cpu|u0|Regs|Mux47~1_combout\,
	datac => \t80s:cpu|u0|Regs|Mux47~3_combout\,
	datad => \t80s:cpu|u0|RegAddrC\(2),
	combout => \t80s:cpu|u0|Add1~197_combout\);

-- Location: LCCOMB_X43_Y24_N28
\t80s:cpu|u0|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~14_combout\ = (\t80s:cpu|u0|Add1~3_combout\) # ((!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~13_combout\) # (\t80s:cpu|u0|Add1~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~13_combout\,
	datab => \t80s:cpu|u0|Add1~197_combout\,
	datac => \t80s:cpu|u0|Add1~3_combout\,
	datad => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	combout => \t80s:cpu|u0|Add1~14_combout\);

-- Location: LCCOMB_X46_Y22_N2
\t80s:cpu|u0|A[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[0]~feeder_combout\ = \t80s:cpu|u0|Add1~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~14_combout\,
	combout => \t80s:cpu|u0|A[0]~feeder_combout\);

-- Location: FF_X46_Y22_N3
\t80s:cpu|u0|A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[0]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(0),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(0));

-- Location: LCCOMB_X51_Y23_N30
\D[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[2]~22_combout\ = (\UART_nCS~0_combout\ & (\t80s:cpu|u0|A\(0) & (\SD_nCS~1_combout\ & \uart1|RxReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~0_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \SD_nCS~1_combout\,
	datad => \uart1|RxReg\(2),
	combout => \D[2]~22_combout\);

-- Location: LCCOMB_X51_Y23_N26
\t80s:cpu|u0|IR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~0_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[2]~22_combout\) # (\D[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[2]~22_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \D[2]~31_combout\,
	datad => \t80s:cpu|u0|process_0~7_combout\,
	combout => \t80s:cpu|u0|IR~0_combout\);

-- Location: LCCOMB_X50_Y23_N26
\t80s:cpu|u0|IR[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[2]~feeder_combout\ = \t80s:cpu|u0|IR~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~0_combout\,
	combout => \t80s:cpu|u0|IR[2]~feeder_combout\);

-- Location: FF_X50_Y23_N27
\t80s:cpu|u0|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[2]~feeder_combout\,
	asdata => \D[2]~32_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(2));

-- Location: LCCOMB_X50_Y29_N28
\t80s:cpu|u0|mcode|Mux238~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux238~0_combout\ = (\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(4))) # (!\t80s:cpu|u0|IR\(5)))) # (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|IR\(5)) # (!\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(0),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux238~0_combout\);

-- Location: LCCOMB_X49_Y29_N20
\t80s:cpu|u0|mcode|IMode[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|IMode[0]~2_combout\ = (((\t80s:cpu|u0|mcode|Mux238~0_combout\) # (!\t80s:cpu|u0|IR\(1))) # (!\t80s:cpu|u0|process_0~9_combout\)) # (!\t80s:cpu|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|process_0~9_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux238~0_combout\,
	combout => \t80s:cpu|u0|mcode|IMode[0]~2_combout\);

-- Location: LCCOMB_X49_Y29_N16
\t80s:cpu|u0|mcode|IMode[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|IMode[0]~1_combout\ = (\t80s:cpu|u0|IR\(1) & !\t80s:cpu|u0|mcode|Mux238~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux238~0_combout\,
	combout => \t80s:cpu|u0|mcode|IMode[0]~1_combout\);

-- Location: LCCOMB_X49_Y29_N18
\t80s:cpu|u0|IStatus[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IStatus[1]~0_combout\ = (!\t80s:cpu|u0|BusAck~q\ & (\t80s:cpu|u0|mcode|Special_LD[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Mux237~0_combout\) # (\t80s:cpu|u0|mcode|IMode[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|mcode|Special_LD[2]~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux237~0_combout\,
	datad => \t80s:cpu|u0|mcode|IMode[0]~1_combout\,
	combout => \t80s:cpu|u0|IStatus[1]~0_combout\);

-- Location: FF_X49_Y29_N21
\t80s:cpu|u0|IStatus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|mcode|IMode[0]~2_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|IStatus[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IStatus\(0));

-- Location: LCCOMB_X49_Y29_N24
\t80s:cpu|u0|process_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~1_combout\ = (\t80s:cpu|u0|IStatus\(1) & (\t80s:cpu|u0|IntCycle~q\ & (\t80s:cpu|Equal0~0_combout\ & !\t80s:cpu|u0|IStatus\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IStatus\(1),
	datab => \t80s:cpu|u0|IntCycle~q\,
	datac => \t80s:cpu|Equal0~0_combout\,
	datad => \t80s:cpu|u0|IStatus\(0),
	combout => \t80s:cpu|u0|process_0~1_combout\);

-- Location: LCCOMB_X44_Y22_N22
\t80s:cpu|u0|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~20_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~18_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~18_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datad => \t80s:cpu|u0|TmpAddr\(1),
	combout => \t80s:cpu|u0|Add1~20_combout\);

-- Location: LCCOMB_X44_Y22_N30
\t80s:cpu|u0|Add1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~21_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|PC\(1))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(1)))))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (((\t80s:cpu|u0|TmpAddr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(1),
	datab => \t80s:cpu|u0|TmpAddr\(1),
	datac => \t80s:cpu|u0|process_1~4_combout\,
	datad => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	combout => \t80s:cpu|u0|Add1~21_combout\);

-- Location: LCCOMB_X44_Y22_N28
\t80s:cpu|u0|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~22_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux46~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux46~4_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Add1~21_combout\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|Add1~22_combout\);

-- Location: LCCOMB_X44_Y22_N24
\t80s:cpu|u0|Add1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~23_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|PC\(1))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & ((\t80s:cpu|u0|Add1~20_combout\) # ((\t80s:cpu|u0|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~20_combout\,
	datab => \t80s:cpu|u0|Add1~22_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|PC\(1),
	combout => \t80s:cpu|u0|Add1~23_combout\);

-- Location: LCCOMB_X41_Y23_N18
\t80s:cpu|u0|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~16_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (\t80s:cpu|DI_Reg\(1))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|SP\(1)))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (\t80s:cpu|DI_Reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datab => \t80s:cpu|DI_Reg\(1),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|u0|SP\(1),
	combout => \t80s:cpu|u0|Add1~16_combout\);

-- Location: LCCOMB_X41_Y23_N10
\t80s:cpu|u0|Add1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~17_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~16_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux46~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux46~4_combout\,
	datab => \t80s:cpu|u0|Add1~16_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~17_combout\);

-- Location: LCCOMB_X44_Y22_N20
\t80s:cpu|u0|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~24_combout\ = (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~17_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~1_combout\,
	datab => \t80s:cpu|u0|Add1~23_combout\,
	datac => \t80s:cpu|u0|Add1~17_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	combout => \t80s:cpu|u0|Add1~24_combout\);

-- Location: LCCOMB_X49_Y22_N18
\t80s:cpu|u0|Add1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~15_combout\ = (\t80s:cpu|u0|TmpAddr\(1) & ((\t80s:cpu|u0|PC~16_combout\) # ((\t80s:cpu|u0|PC~17_combout\ & \t80s:cpu|u0|Regs|Mux46~4_combout\)))) # (!\t80s:cpu|u0|TmpAddr\(1) & (((\t80s:cpu|u0|PC~17_combout\ & 
-- \t80s:cpu|u0|Regs|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(1),
	datab => \t80s:cpu|u0|PC~16_combout\,
	datac => \t80s:cpu|u0|PC~17_combout\,
	datad => \t80s:cpu|u0|Regs|Mux46~4_combout\,
	combout => \t80s:cpu|u0|Add1~15_combout\);

-- Location: LCCOMB_X49_Y22_N12
\t80s:cpu|u0|Add1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~25_combout\ = (\t80s:cpu|u0|Add1~15_combout\) # ((\t80s:cpu|u0|PC~18_combout\ & ((\t80s:cpu|u0|Add1~24_combout\) # (\t80s:cpu|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~24_combout\,
	datab => \t80s:cpu|u0|Add1~15_combout\,
	datac => \t80s:cpu|u0|PC~18_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|Add1~25_combout\);

-- Location: LCCOMB_X51_Y22_N6
\t80s:cpu|u0|A[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[1]~feeder_combout\ = \t80s:cpu|u0|Add1~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~25_combout\,
	combout => \t80s:cpu|u0|A[1]~feeder_combout\);

-- Location: FF_X51_Y22_N7
\t80s:cpu|u0|A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[1]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(1),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(1));

-- Location: LCCOMB_X55_Y23_N8
\UART_nCS~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \UART_nCS~2_combout\ = (!\t80s:cpu|u0|A\(1) & !\t80s:cpu|u0|A\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(1),
	datad => \t80s:cpu|u0|A\(2),
	combout => \UART_nCS~2_combout\);

-- Location: LCCOMB_X50_Y21_N30
\sd1|Selector125~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector125~0_combout\ = (\sd1|state.write_block_cmd~q\) # ((\sd1|state.read_block_cmd~q\) # ((!\sd1|state.idle~q\ & \sd1|block_busy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|state.write_block_cmd~q\,
	datac => \sd1|block_busy~q\,
	datad => \sd1|state.read_block_cmd~q\,
	combout => \sd1|Selector125~0_combout\);

-- Location: FF_X50_Y21_N31
\sd1|block_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector125~0_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_busy~q\);

-- Location: LCCOMB_X50_Y21_N12
\sd1|dout[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[5]~5_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(5))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(5),
	datac => \sd1|dout\(5),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[5]~5_combout\);

-- Location: LCCOMB_X50_Y21_N4
\sd1|Selector128~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector128~0_combout\ = (\sd1|dout\(5) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(5),
	datac => \sd1|state.idle~q\,
	combout => \sd1|Selector128~0_combout\);

-- Location: FF_X50_Y21_N13
\sd1|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[5]~5_combout\,
	asdata => \sd1|Selector128~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(5));

-- Location: LCCOMB_X50_Y21_N6
\D[5]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~45_combout\ = (\UART_nCS~2_combout\ & ((\t80s:cpu|u0|A\(0) & (\sd1|block_busy~q\)) # (!\t80s:cpu|u0|A\(0) & ((\sd1|dout\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~2_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \sd1|block_busy~q\,
	datad => \sd1|dout\(5),
	combout => \D[5]~45_combout\);

-- Location: M9K_X33_Y13_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000F70E23812310877FFF71DFC3FE76FC77BB7E3BCEFE1FF2920212073FFFFD107D8BF9ED79DBA08036B116AA707B3ECD6E3580A0002BD05054A4E119D4119D004EA18757A2122123A209BA3F42010184228B010C04000000050A0A2C0430100000001428C04301000005044A141128FF436DD7328BCDF27D71F7A37B7D712D389E7DD5790D69FFC07BDF93E7BFA54E3BC16F50B713AD95C80F085008B5BEB1409CA08209FA08439CC639CE721C8E700E6318431084231886000031C90318C6210C631835AD680058D7AD0073D68021880318C63001505294312F4B388E421CE739CE739C4021CE47388E73C000000000000000000000000000",
	mem_init2 => X"00000000000000000025099E1200000000999FFFFFFA08888303040FFFFFC180001103F6D2C30B16BE4FC1D6FAAF4227E6D18AF4405F683929AEC5B96C23A91D4196C56383A71FCFD77FEEF861FFAEAEAAF7BE8C1EB29DD791BD68030FF0B57825B41D01D001EC2C5D12E57E3AB7758F6FD0440C40681211288AAAAAAAA0000005FFFF55FFF56004920004E00000AA2A28000000000000056AF8BD0459D0320140AE82E12508006080538205AFE0801E10C0C86A20B4917C5E82FFFC080F040FF00351BE5FE1D5DB70A8100A21008E0F6BE0900F70000012831430882208A3056E0C20F048204EB604974378A80E0F0901C20817AB81C1A0D850C888B0BC75D1",
	mem_init1 => X"1A8D3AD9211FBB8924226384A5EF20E3C68FFFC7FFFFC71FF2556EF7EBDFBBB5FDB097AA56D482DDFDFF7F6921A94821708680809D0EEBEB5FEEFFFDF75C56021AF3D47F51DF8977FFFAAAAE763562D40FF8D68D5338CAC696FC1525A92D4958DA63BA3F357B44F35BAE5164FEBAEF16EB4DEE54756796719D6FA3AB4EA6AA7B0B0DD2FA5045B6145B5A95A95682400A2A00C31802557FF8FFFFFFFF07FC07FFFFFFF83FFDEFFA7FFDFFFF7FFFEFFFF3FF7DFF5FFFFBDFF4FFBFDFAFFFFDFDFA7FEFBFEBFFFF7BFE9FFBEFFAFFFFDEFFA7FFF8FF8F1FFFFC7FFFFFF8FFFF8FFF8FFE3FFC7FE14FD9B99999FB33333314631365D59679081525DDC52A37094402",
	mem_init0 => X"0C0048858D2B800C7ADF639DD27DD600B74AA6EAEAB930B200857F97EC7F8A87777F126D167557749905BBBC55D42BAA9A23542B4AA95DBF552A16A900C41A4FD6355BF5585FD6AB1FEBEA26524188829BE05900028A00AA203A222A2AA2F82E240E06EE9BFBF751C8A539E8F3800277BEBFBDF7FDEFC512430C194378F15952208C3E5501DF0788D9FEBBBCBC1E06FB5AC45B1DA1EEFF747D91FBEF663CDD4EF33BC53F7FFFFFF3FFFFF5FDCFFFF3FBFDF0150A518C0940824BBD4908F5AD68F2C8E07814903A920742A016B77FFF77EBE80B5552A42A48634A4922829FF0E6882F7FDFFF79DA91600000000000000010090100000000000424040404042442",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y17_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8FCFFFFFF7F7E9EFC0FF83FF07FEE000FFBFFFFF7DE01FFFFFE71C7F37E6B6C9E0D80C018984900620C408141FFF31B61409DA773197CF6871BF66060B0DB6996A455B2FDC4C642A142A8DFEF5EFBF2DB67F6E6D35823B0E6407DD55ED61E5F808BF64D3AD8158C5012EEBF9BE6B89A100DBE55EFC7065954B307246740C431D336676253DD2D803FBE769813ED3B7E0997B2D8C68EEE4859CDDFB0977C02510DE64FF617FEECE7C43E76CCCAC537F13D63689BB793BF10DF",
	mem_init2 => X"EFFE5FC3EFC8184D8CB911E9D4E6F783134D19EC8D9CEDC9F5658EE9B639C461BE9419BBBA9DB3668BDAB650954D7BC77BADE4326088DAF2E30E6FF1E93E2FBD379C899255E7320A4639CFCF420580EC921E7D9CEFBA0778A18A6013EF043257F19C410925C8080249F63339008BADDA727931E6736F8CC991DCD5E7A49DE25BC64944E6D99DDEDA7171B49DB4E1B2701D684D93767F6C1436FA76E6378348DC0EF40EEF44CC8BD99B731B6AD24C40CBD81D7E7769CC6C2FDD74FF890FAB873F6F11D75369C13EE4D36DFB4CE9AEE64B4F173B5267633824DC37B35B5BF7332EABFDC37967A4DB6897B0F34DDE6EC3BB33FDD766DE776AF389B49C2C12664973",
	mem_init1 => X"233866EDD59BFD89B332267EFC8279F3F46221D72BCFB4D3839E9DFA0BAFB7ED99CF490E347BE5966331624E5FA707969B24D9B21E9CD89BDB114CC61C5D922F0F3F47C713FDECB766F6EB66DE64E9CEFBB4F80CB7C769D3B6B7BDCE7BC4639E49ACF8A8C235546EC51CE6319CE8EE27607B67E9B73D9C8666771DD0C133A6B8F983FFD77A653739B99A3FB593B36B47C36F4CECED39CE3E373DB17EDBA48FFFD9B9B72F6FA761A58EED2F9CB62F664CD02EFDA5F37BCE69B26937B3D1C92D1629764C76798EC577D87D6E927590BFD339E1C98793C72367626DB5CE62384F373B1F76985AE63B0E0C8197E6CA69031449EB3A5C324CF2E51E522AA13CE661BF",
	mem_init0 => X"B7C9613C1B4D67CCE744F3276CF019DDA73C69C7A9924CB1E1339C4F171527BCDE7995DF7DD469BAC42264F99794319DD39BE4C76C9E2F78E71918C6318B18CF3276C63D36D6D97642C80E0CED071909B4CBBFB379CBAF59CF3327BC79BDDA7438DEC524F6E44992CC9F945FF7EF0EFDFEFFB597ECF49D1F6038EF4F19264EF6C7EF0D9E6C77DB5B7860100013878E703D1CA42377F4797827BD70018004018C00154411983400000C000036F7FBD7F0775DD777D775D72208444010000000000000000E0780080800000000000000000000000000000000000000AAEEB2BBFFBB3A7FC1FEFFDFF8FE8383FEE8F5DDF6A6389CD8773CC3D3B6EDC9C634D370A4",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y21_N12
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\);

-- Location: M9K_X33_Y7_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"43FA63822302638273E233E200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y33_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y21_N28
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ & 
-- (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~4_combout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\);

-- Location: M9K_X33_Y20_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a53\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y25_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a61\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y21_N26
\D[5]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~49_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a61~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a53~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a53~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a61~portadataout\,
	combout => \D[5]~49_combout\);

-- Location: M9K_X53_Y10_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a37\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a45\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y21_N2
\D[5]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~50_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a45~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a37~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a37~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a45~portadataout\,
	combout => \D[5]~50_combout\);

-- Location: LCCOMB_X51_Y21_N30
\D[5]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~51_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[5]~49_combout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[5]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[5]~49_combout\,
	datad => \D[5]~50_combout\,
	combout => \D[5]~51_combout\);

-- Location: M9K_X33_Y17_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y18_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y21_N4
\D[5]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~46_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a29~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a29~portadataout\,
	combout => \D[5]~46_combout\);

-- Location: M9K_X73_Y18_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y21_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y21_N0
\D[5]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~47_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a13~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a5~portadataout\,
	combout => \D[5]~47_combout\);

-- Location: LCCOMB_X51_Y21_N18
\D[5]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~48_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[5]~46_combout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[5]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[5]~46_combout\,
	datad => \D[5]~47_combout\,
	combout => \D[5]~48_combout\);

-- Location: LCCOMB_X51_Y21_N6
\D[5]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~52_combout\ = (\rom_select|nCS~0_combout\ & (((\D[5]~51_combout\) # (\D[5]~48_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|nCS~0_combout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout\,
	datac => \D[5]~51_combout\,
	datad => \D[5]~48_combout\,
	combout => \D[5]~52_combout\);

-- Location: LCCOMB_X51_Y21_N8
\D[5]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~53_combout\ = (!\UART_nCS~1_combout\ & ((\SD_nCS~2_combout\ & (\D[5]~45_combout\)) # (!\SD_nCS~2_combout\ & ((\D[5]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~1_combout\,
	datab => \SD_nCS~2_combout\,
	datac => \D[5]~45_combout\,
	datad => \D[5]~52_combout\,
	combout => \D[5]~53_combout\);

-- Location: LCCOMB_X51_Y21_N20
\D[5]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[5]~55_combout\ = (\SD_nCS~1_combout\ & (\UART_nCS~2_combout\ & (!\t80s:cpu|u0|A\(3) & \D[5]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \UART_nCS~2_combout\,
	datac => \t80s:cpu|u0|A\(3),
	datad => \D[5]~54_combout\,
	combout => \D[5]~55_combout\);

-- Location: LCCOMB_X51_Y21_N10
\t80s:cpu|u0|IR~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~4_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[5]~53_combout\) # (\D[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~7_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \D[5]~53_combout\,
	datad => \D[5]~55_combout\,
	combout => \t80s:cpu|u0|IR~4_combout\);

-- Location: LCCOMB_X51_Y21_N24
\t80s:cpu|u0|IR[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[5]~feeder_combout\ = \t80s:cpu|u0|IR~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~4_combout\,
	combout => \t80s:cpu|u0|IR[5]~feeder_combout\);

-- Location: FF_X51_Y21_N25
\t80s:cpu|u0|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[5]~feeder_combout\,
	asdata => \D[5]~56_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(5));

-- Location: LCCOMB_X44_Y33_N12
\t80s:cpu|u0|mcode|Mux72~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~11_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|IR\(1))))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(5)) # (\t80s:cpu|u0|IR\(4) $ (\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux72~11_combout\);

-- Location: LCCOMB_X44_Y33_N30
\t80s:cpu|u0|mcode|Mux72~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~10_combout\ = (\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|mcode|Mux71~0_combout\)) # (!\t80s:cpu|u0|IR\(1)))) # (!\t80s:cpu|u0|IR\(7) & (((\t80s:cpu|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|Equal4~4_combout\,
	datad => \t80s:cpu|u0|mcode|Mux71~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~10_combout\);

-- Location: LCCOMB_X44_Y33_N10
\t80s:cpu|u0|mcode|Mux72~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~12_combout\ = (\t80s:cpu|u0|IR\(3) & (!\t80s:cpu|u0|mcode|Mux72~11_combout\ & ((\t80s:cpu|u0|IR\(7))))) # (!\t80s:cpu|u0|IR\(3) & (((\t80s:cpu|u0|mcode|Mux72~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux72~11_combout\,
	datab => \t80s:cpu|u0|IR\(3),
	datac => \t80s:cpu|u0|mcode|Mux72~10_combout\,
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|mcode|Mux72~12_combout\);

-- Location: LCCOMB_X40_Y31_N12
\t80s:cpu|u0|mcode|Mux72~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~6_combout\ = (\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(4) & ((!\t80s:cpu|u0|IR\(3))))) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(4)) # ((\t80s:cpu|u0|NMICycle~q\ & !\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|NMICycle~q\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux72~6_combout\);

-- Location: LCCOMB_X40_Y31_N0
\t80s:cpu|u0|mcode|Mux72~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~7_combout\ = (\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|u0|IR\(5))))) # (!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|mcode|Mux72~6_combout\)) # (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(5)) # 
-- (\t80s:cpu|u0|mcode|Mux72~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(1),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux72~6_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~7_combout\);

-- Location: LCCOMB_X43_Y33_N14
\t80s:cpu|u0|mcode|Mux72~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~8_combout\ = (\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(1)) # ((!\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|mcode|Mux72~7_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux72~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux72~7_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~8_combout\);

-- Location: LCCOMB_X44_Y33_N28
\t80s:cpu|u0|mcode|Mux72~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~4_combout\ = (\t80s:cpu|u0|IR\(2) & (((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(5))) # (!\t80s:cpu|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux72~4_combout\);

-- Location: LCCOMB_X44_Y33_N0
\t80s:cpu|u0|mcode|Mux72~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~5_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(1)) # (\t80s:cpu|u0|mcode|Mux72~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux72~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~5_combout\);

-- Location: LCCOMB_X44_Y33_N14
\t80s:cpu|u0|mcode|Mux72~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~9_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|IR\(0))))) # (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(0) & ((!\t80s:cpu|u0|mcode|Mux72~5_combout\))) # (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux72~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux72~8_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(0),
	datad => \t80s:cpu|u0|mcode|Mux72~5_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~9_combout\);

-- Location: LCCOMB_X44_Y33_N2
\t80s:cpu|u0|mcode|Mux72~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~2_combout\ = (\t80s:cpu|u0|mcode|Mux45~2_combout\ & (((!\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|mcode|Mux45~2_combout\ & ((\t80s:cpu|u0|IR\(2) & (\t80s:cpu|Equal0~0_combout\)) # (!\t80s:cpu|u0|IR\(2) & 
-- ((!\t80s:cpu|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux45~2_combout\,
	datab => \t80s:cpu|Equal0~0_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux72~2_combout\);

-- Location: LCCOMB_X44_Y33_N24
\t80s:cpu|u0|mcode|Mux72~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~0_combout\ = \t80s:cpu|u0|IR\(2) $ (((\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & !\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux72~0_combout\);

-- Location: LCCOMB_X44_Y33_N6
\t80s:cpu|u0|mcode|Mux72~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~1_combout\ = (\t80s:cpu|u0|IR\(1) & (((\t80s:cpu|u0|mcode|Mux72~0_combout\)))) # (!\t80s:cpu|u0|IR\(1) & (!\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|Equal4~1_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux72~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~1_combout\);

-- Location: LCCOMB_X44_Y33_N18
\t80s:cpu|u0|mcode|Mux72~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~3_combout\ = (\t80s:cpu|u0|mcode|Mux72~1_combout\) # ((\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|mcode|Mux72~2_combout\) # (\t80s:cpu|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|mcode|Mux72~2_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux72~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~3_combout\);

-- Location: LCCOMB_X44_Y33_N26
\t80s:cpu|u0|mcode|Mux72~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux72~13_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux72~9_combout\ & (\t80s:cpu|u0|mcode|Mux72~12_combout\)) # (!\t80s:cpu|u0|mcode|Mux72~9_combout\ & ((\t80s:cpu|u0|mcode|Mux72~3_combout\))))) # (!\t80s:cpu|u0|IR\(6) & 
-- (((\t80s:cpu|u0|mcode|Mux72~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux72~12_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|mcode|Mux72~9_combout\,
	datad => \t80s:cpu|u0|mcode|Mux72~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux72~13_combout\);

-- Location: LCCOMB_X43_Y31_N0
\t80s:cpu|u0|MCycles[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycles[1]~1_combout\ = (\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux65~0_combout\))) # (!\t80s:cpu|u0|ISet\(0) & (\t80s:cpu|u0|mcode|Mux72~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux72~13_combout\,
	datab => \t80s:cpu|u0|mcode|Mux65~0_combout\,
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|MCycles[1]~1_combout\);

-- Location: LCCOMB_X43_Y31_N6
\t80s:cpu|u0|mcode|Mux204~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux204~0_combout\ = (\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(0) & ((!\t80s:cpu|u0|IR\(1)))) # (!\t80s:cpu|u0|IR\(0) & (!\t80s:cpu|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux204~0_combout\);

-- Location: LCCOMB_X43_Y31_N14
\t80s:cpu|u0|mcode|Mux204~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux204~1_combout\ = (!\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|mcode|Mux204~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|mcode|Mux204~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux204~1_combout\);

-- Location: FF_X43_Y31_N1
\t80s:cpu|u0|MCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|MCycles[1]~1_combout\,
	asdata => \t80s:cpu|u0|mcode|Mux204~1_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ISet\(1),
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|MCycles\(1));

-- Location: LCCOMB_X40_Y31_N8
\t80s:cpu|u0|mcode|Mux73~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~5_combout\ = (\t80s:cpu|u0|IR\(4) & (((\t80s:cpu|u0|IR\(3))))) # (!\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|F\(6) $ (\t80s:cpu|u0|IR\(3))) # (!\t80s:cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(6),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux73~5_combout\);

-- Location: LCCOMB_X40_Y31_N20
\t80s:cpu|u0|mcode|Mux73~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~6_combout\ = (\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|F\(0) $ (\t80s:cpu|u0|mcode|Mux73~5_combout\)) # (!\t80s:cpu|Equal0~2_combout\))) # (!\t80s:cpu|u0|IR\(4) & (((\t80s:cpu|u0|mcode|Mux73~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|F\(0),
	datab => \t80s:cpu|u0|mcode|Mux73~5_combout\,
	datac => \t80s:cpu|Equal0~2_combout\,
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux73~6_combout\);

-- Location: LCCOMB_X44_Y31_N30
\t80s:cpu|u0|mcode|Mux73~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~7_combout\ = ((!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux73~6_combout\) # (\t80s:cpu|u0|IR\(2))))) # (!\t80s:cpu|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux73~6_combout\,
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux73~7_combout\);

-- Location: LCCOMB_X44_Y31_N10
\t80s:cpu|u0|mcode|Mux73~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~2_combout\ = (!\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IR\(5) & \t80s:cpu|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux73~2_combout\);

-- Location: LCCOMB_X44_Y31_N24
\t80s:cpu|u0|mcode|Mux73~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~3_combout\ = (!\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|mcode|Mux73~2_combout\) # (\t80s:cpu|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux73~2_combout\,
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux73~3_combout\);

-- Location: LCCOMB_X44_Y31_N8
\t80s:cpu|u0|mcode|Mux73~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~4_combout\ = (\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|IR\(6) & ((\t80s:cpu|u0|IR\(3)) # (!\t80s:cpu|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(4),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(3),
	combout => \t80s:cpu|u0|mcode|Mux73~4_combout\);

-- Location: LCCOMB_X44_Y31_N4
\t80s:cpu|u0|mcode|Mux73~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~8_combout\ = (\t80s:cpu|u0|mcode|Mux73~3_combout\) # ((!\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux73~7_combout\) # (\t80s:cpu|u0|mcode|Mux73~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux73~7_combout\,
	datab => \t80s:cpu|u0|mcode|Mux73~3_combout\,
	datac => \t80s:cpu|u0|mcode|Mux73~4_combout\,
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux73~8_combout\);

-- Location: LCCOMB_X44_Y31_N18
\t80s:cpu|u0|mcode|Mux73~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~1_combout\ = (\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux73~0_combout\)) # (!\t80s:cpu|u0|IR\(2) & (!\t80s:cpu|u0|mcode|Mux73~0_combout\ & \t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(2),
	datab => \t80s:cpu|u0|mcode|Mux73~0_combout\,
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(1),
	combout => \t80s:cpu|u0|mcode|Mux73~1_combout\);

-- Location: LCCOMB_X44_Y31_N26
\t80s:cpu|u0|mcode|Mux73~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux73~9_combout\ = (\t80s:cpu|u0|IR\(0) & (((!\t80s:cpu|u0|mcode|Mux75~6_combout\)))) # (!\t80s:cpu|u0|IR\(0) & ((\t80s:cpu|u0|mcode|Mux73~8_combout\) # ((\t80s:cpu|u0|mcode|Mux73~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux73~8_combout\,
	datab => \t80s:cpu|u0|mcode|Mux73~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux75~6_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux73~9_combout\);

-- Location: LCCOMB_X43_Y31_N26
\t80s:cpu|u0|MCycles[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycles[0]~0_combout\ = (\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|mcode|Mux125~1_combout\)) # (!\t80s:cpu|u0|ISet\(0) & ((\t80s:cpu|u0|mcode|Mux73~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux125~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux73~9_combout\,
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|MCycles[0]~0_combout\);

-- Location: LCCOMB_X42_Y31_N28
\t80s:cpu|u0|mcode|Mux205~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux205~0_combout\ = (\t80s:cpu|u0|IR\(7) & (\t80s:cpu|u0|IR\(5) & ((!\t80s:cpu|u0|IR\(6))))) # (!\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(5),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(6),
	combout => \t80s:cpu|u0|mcode|Mux205~0_combout\);

-- Location: LCCOMB_X43_Y31_N8
\t80s:cpu|u0|mcode|Mux205~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux205~1_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|mcode|Mux198~1_combout\)) # (!\t80s:cpu|u0|alu|Mux7~1_combout\))) # (!\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|u0|mcode|Mux205~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|alu|Mux7~1_combout\,
	datab => \t80s:cpu|u0|mcode|Mux205~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux198~1_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux205~1_combout\);

-- Location: FF_X43_Y31_N27
\t80s:cpu|u0|MCycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|MCycles[0]~0_combout\,
	asdata => \t80s:cpu|u0|mcode|Mux205~1_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ISet\(1),
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|MCycles\(0));

-- Location: LCCOMB_X42_Y31_N30
\t80s:cpu|u0|process_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~2_combout\ = (\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|MCycles\(0) & (\t80s:cpu|u0|MCycles\(1) $ (!\t80s:cpu|u0|MCycle\(1))))) # (!\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|MCycles\(0) & (\t80s:cpu|u0|MCycles\(1) $ 
-- (!\t80s:cpu|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|MCycles\(1),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycles\(0),
	combout => \t80s:cpu|u0|process_0~2_combout\);

-- Location: LCCOMB_X45_Y30_N12
\t80s:cpu|u0|process_7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_7~0_combout\ = (\t80s:cpu|u0|No_BTR~q\) # ((\t80s:cpu|u0|process_0~2_combout\ & (\t80s:cpu|u0|MCycle\(2) $ (!\t80s:cpu|u0|MCycles\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~2_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|No_BTR~q\,
	datad => \t80s:cpu|u0|MCycles\(2),
	combout => \t80s:cpu|u0|process_7~0_combout\);

-- Location: LCCOMB_X40_Y30_N4
\t80s:cpu|u0|process_7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_7~1_combout\ = (\t80s:cpu|u0|process_7~0_combout\) # ((\t80s:cpu|Equal0~2_combout\ & (\t80s:cpu|u0|mcode|Mux295~0_combout\ & \t80s:cpu|u0|IncDecZ~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_7~0_combout\,
	datab => \t80s:cpu|Equal0~2_combout\,
	datac => \t80s:cpu|u0|mcode|Mux295~0_combout\,
	datad => \t80s:cpu|u0|IncDecZ~q\,
	combout => \t80s:cpu|u0|process_7~1_combout\);

-- Location: LCCOMB_X46_Y28_N24
\t80s:cpu|u0|Add11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add11~0_combout\ = \t80s:cpu|u0|MCycle\(2) $ (((\t80s:cpu|u0|MCycle\(0)) # (!\t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|Add11~0_combout\);

-- Location: LCCOMB_X46_Y28_N14
\t80s:cpu|u0|process_7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_7~4_combout\ = (\t80s:cpu|u0|MCycle\(2) & (\t80s:cpu|u0|MCycle\(1) & ((!\t80s:cpu|u0|MCycle\(0)) # (!\t80s:cpu|u0|mcode|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Equal8~0_combout\,
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|process_7~4_combout\);

-- Location: LCCOMB_X46_Y28_N18
\t80s:cpu|u0|Pre_XY_F_M[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Pre_XY_F_M[0]~1_combout\ = !\t80s:cpu|u0|MCycle\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|u0|Pre_XY_F_M[0]~1_combout\);

-- Location: LCCOMB_X46_Y28_N20
\t80s:cpu|u0|Pre_XY_F_M[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Pre_XY_F_M[2]~0_combout\ = (\t80s:cpu|u0|M1_n~4_combout\ & (\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (!\t80s:cpu|u0|XY_Ind~q\ & !\t80s:cpu|u0|RegAddrA~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|M1_n~4_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|XY_Ind~q\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|Pre_XY_F_M[2]~0_combout\);

-- Location: FF_X46_Y28_N19
\t80s:cpu|u0|Pre_XY_F_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|Pre_XY_F_M[0]~1_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|Pre_XY_F_M[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Pre_XY_F_M\(0));

-- Location: FF_X46_Y28_N11
\t80s:cpu|u0|Pre_XY_F_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|MCycle\(2),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Pre_XY_F_M[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Pre_XY_F_M\(2));

-- Location: FF_X46_Y28_N23
\t80s:cpu|u0|Pre_XY_F_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|MCycle\(1),
	clrn => \nRST~input_o\,
	sload => VCC,
	ena => \t80s:cpu|u0|Pre_XY_F_M[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Pre_XY_F_M\(1));

-- Location: LCCOMB_X46_Y28_N10
\t80s:cpu|u0|Add10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add10~0_combout\ = \t80s:cpu|u0|Pre_XY_F_M\(2) $ (((\t80s:cpu|u0|Pre_XY_F_M\(0) & \t80s:cpu|u0|Pre_XY_F_M\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Pre_XY_F_M\(0),
	datac => \t80s:cpu|u0|Pre_XY_F_M\(2),
	datad => \t80s:cpu|u0|Pre_XY_F_M\(1),
	combout => \t80s:cpu|u0|Add10~0_combout\);

-- Location: LCCOMB_X46_Y28_N2
\t80s:cpu|u0|MCycle~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~0_combout\ = (\t80s:cpu|u0|process_7~4_combout\ & (((\t80s:cpu|u0|Add10~0_combout\)))) # (!\t80s:cpu|u0|process_7~4_combout\ & (!\t80s:cpu|u0|process_7~1_combout\ & (!\t80s:cpu|u0|Add11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_7~1_combout\,
	datab => \t80s:cpu|u0|Add11~0_combout\,
	datac => \t80s:cpu|u0|process_7~4_combout\,
	datad => \t80s:cpu|u0|Add10~0_combout\,
	combout => \t80s:cpu|u0|MCycle~0_combout\);

-- Location: LCCOMB_X46_Y28_N4
\t80s:cpu|u0|MCycle~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~1_combout\ = (\t80s:cpu|u0|MCycle~0_combout\) # ((!\t80s:cpu|u0|XY_Ind~q\ & (\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & !\t80s:cpu|u0|RegAddrA~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_Ind~q\,
	datab => \t80s:cpu|u0|MCycle~0_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|MCycle~1_combout\);

-- Location: FF_X46_Y28_N5
\t80s:cpu|u0|MCycle[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|MCycle~1_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|M1_n~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|MCycle\(2));

-- Location: LCCOMB_X42_Y29_N22
\t80s:cpu|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~3_combout\ = (!\t80s:cpu|u0|MCycle\(2) & (!\t80s:cpu|u0|MCycle\(1) & !\t80s:cpu|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|MCycle\(2),
	datac => \t80s:cpu|u0|MCycle\(1),
	datad => \t80s:cpu|u0|MCycle\(0),
	combout => \t80s:cpu|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y27_N18
\t80s:cpu|u0|process_3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_3~2_combout\ = (\t80s:cpu|u0|mcode|Mux272~7_combout\ & ((\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|Equal57~1_combout\))) # (!\t80s:cpu|Equal0~3_combout\ & (\t80s:cpu|u0|Equal57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux272~7_combout\,
	datac => \t80s:cpu|u0|Equal57~2_combout\,
	datad => \t80s:cpu|u0|Equal57~1_combout\,
	combout => \t80s:cpu|u0|process_3~2_combout\);

-- Location: FF_X38_Y27_N25
\t80s:cpu|u0|RegBusA_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|Regs|Mux12~4_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegBusA_r\(3));

-- Location: LCCOMB_X38_Y26_N22
\t80s:cpu|u0|RegDIL[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[3]~12_combout\ = (\t80s:cpu|u0|Equal57~3_combout\ & (\t80s:cpu|u0|TState\(2) & (\t80s:cpu|u0|mcode|Mux275~0_combout\ & \t80s:cpu|u0|RegBusA_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~3_combout\,
	datab => \t80s:cpu|u0|TState\(2),
	datac => \t80s:cpu|u0|mcode|Mux275~0_combout\,
	datad => \t80s:cpu|u0|RegBusA_r\(3),
	combout => \t80s:cpu|u0|RegDIL[3]~12_combout\);

-- Location: LCCOMB_X37_Y25_N28
\t80s:cpu|u0|RegDIL[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[3]~14_combout\ = (!\t80s:cpu|u0|process_3~1_combout\ & ((\t80s:cpu|u0|RegAddrB~3_combout\ & (\t80s:cpu|u0|RegDIL[3]~13_combout\)) # (!\t80s:cpu|u0|RegAddrB~3_combout\ & ((\t80s:cpu|u0|Save_Mux[3]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegDIL[3]~13_combout\,
	datab => \t80s:cpu|u0|RegAddrB~3_combout\,
	datac => \t80s:cpu|u0|process_3~1_combout\,
	datad => \t80s:cpu|u0|Save_Mux[3]~28_combout\,
	combout => \t80s:cpu|u0|RegDIL[3]~14_combout\);

-- Location: LCCOMB_X37_Y25_N4
\t80s:cpu|u0|RegDIL[3]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegDIL[3]~15_combout\ = (\t80s:cpu|u0|process_3~2_combout\ & (((\t80s:cpu|u0|Add9~6_combout\)))) # (!\t80s:cpu|u0|process_3~2_combout\ & ((\t80s:cpu|u0|RegDIL[3]~12_combout\) # ((\t80s:cpu|u0|RegDIL[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_3~2_combout\,
	datab => \t80s:cpu|u0|RegDIL[3]~12_combout\,
	datac => \t80s:cpu|u0|Add9~6_combout\,
	datad => \t80s:cpu|u0|RegDIL[3]~14_combout\,
	combout => \t80s:cpu|u0|RegDIL[3]~15_combout\);

-- Location: FF_X37_Y24_N27
\t80s:cpu|u0|Regs|RegsL[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|RegDIL[3]~15_combout\,
	sload => VCC,
	ena => \t80s:cpu|u0|Regs|RegsL[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|Regs|RegsL[2][3]~q\);

-- Location: LCCOMB_X36_Y24_N24
\t80s:cpu|u0|Regs|Mux44~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux44~2_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & (((\t80s:cpu|u0|RegAddrC\(0))))) # (!\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|RegAddrC\(0) & ((\t80s:cpu|u0|Regs|RegsL[1][3]~q\))) # (!\t80s:cpu|u0|RegAddrC\(0) & 
-- (\t80s:cpu|u0|Regs|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(1),
	datab => \t80s:cpu|u0|Regs|RegsL[0][3]~q\,
	datac => \t80s:cpu|u0|Regs|RegsL[1][3]~q\,
	datad => \t80s:cpu|u0|RegAddrC\(0),
	combout => \t80s:cpu|u0|Regs|Mux44~2_combout\);

-- Location: LCCOMB_X37_Y24_N2
\t80s:cpu|u0|Regs|Mux44~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Regs|Mux44~3_combout\ = (\t80s:cpu|u0|RegAddrC\(1) & ((\t80s:cpu|u0|Regs|Mux44~2_combout\ & ((\t80s:cpu|u0|Regs|RegsL[3][3]~q\))) # (!\t80s:cpu|u0|Regs|Mux44~2_combout\ & (\t80s:cpu|u0|Regs|RegsL[2][3]~q\)))) # (!\t80s:cpu|u0|RegAddrC\(1) & 
-- (((\t80s:cpu|u0|Regs|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|RegsL[2][3]~q\,
	datab => \t80s:cpu|u0|Regs|RegsL[3][3]~q\,
	datac => \t80s:cpu|u0|RegAddrC\(1),
	datad => \t80s:cpu|u0|Regs|Mux44~2_combout\,
	combout => \t80s:cpu|u0|Regs|Mux44~3_combout\);

-- Location: LCCOMB_X49_Y24_N12
\t80s:cpu|u0|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~46_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux44~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux44~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux44~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|RegAddrC\(2),
	datad => \t80s:cpu|u0|Regs|Mux44~1_combout\,
	combout => \t80s:cpu|u0|Add1~46_combout\);

-- Location: LCCOMB_X43_Y27_N24
\t80s:cpu|u0|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~42_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|PC\(3)))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|TmpAddr\(3))))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (((\t80s:cpu|u0|TmpAddr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_1~4_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|TmpAddr\(3),
	datad => \t80s:cpu|u0|PC\(3),
	combout => \t80s:cpu|u0|Add1~42_combout\);

-- Location: LCCOMB_X43_Y27_N26
\t80s:cpu|u0|Add1~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~43_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux44~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux44~4_combout\,
	datad => \t80s:cpu|u0|Add1~42_combout\,
	combout => \t80s:cpu|u0|Add1~43_combout\);

-- Location: LCCOMB_X43_Y27_N10
\t80s:cpu|u0|Add1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~41_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~39_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|Add1~39_combout\,
	datac => \t80s:cpu|u0|TmpAddr\(3),
	datad => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	combout => \t80s:cpu|u0|Add1~41_combout\);

-- Location: LCCOMB_X43_Y27_N16
\t80s:cpu|u0|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~44_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|PC\(3))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & ((\t80s:cpu|u0|Add1~43_combout\) # ((\t80s:cpu|u0|Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~43_combout\,
	datab => \t80s:cpu|u0|PC\(3),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~41_combout\,
	combout => \t80s:cpu|u0|Add1~44_combout\);

-- Location: LCCOMB_X45_Y26_N14
\t80s:cpu|u0|Add1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~37_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (\t80s:cpu|DI_Reg\(3))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((!\t80s:cpu|u0|SP\(3)))))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (\t80s:cpu|DI_Reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(3),
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|u0|SP\(3),
	combout => \t80s:cpu|u0|Add1~37_combout\);

-- Location: LCCOMB_X49_Y24_N4
\t80s:cpu|u0|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~38_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~37_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux44~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux44~4_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datad => \t80s:cpu|u0|Add1~37_combout\,
	combout => \t80s:cpu|u0|Add1~38_combout\);

-- Location: LCCOMB_X49_Y24_N6
\t80s:cpu|u0|Add1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~45_combout\ = (\t80s:cpu|u0|Add1~4_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~38_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~44_combout\,
	datab => \t80s:cpu|u0|Add1~4_combout\,
	datac => \t80s:cpu|u0|Add1~38_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	combout => \t80s:cpu|u0|Add1~45_combout\);

-- Location: LCCOMB_X49_Y24_N28
\t80s:cpu|u0|Add1~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~47_combout\ = (\t80s:cpu|u0|PC~19_combout\) # ((!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~46_combout\) # (\t80s:cpu|u0|Add1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~46_combout\,
	datab => \t80s:cpu|u0|PC~19_combout\,
	datac => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datad => \t80s:cpu|u0|Add1~45_combout\,
	combout => \t80s:cpu|u0|Add1~47_combout\);

-- Location: LCCOMB_X49_Y24_N14
\t80s:cpu|u0|A[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[3]~feeder_combout\ = \t80s:cpu|u0|Add1~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~47_combout\,
	combout => \t80s:cpu|u0|A[3]~feeder_combout\);

-- Location: FF_X49_Y24_N15
\t80s:cpu|u0|A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[3]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(3),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(3));

-- Location: LCCOMB_X55_Y23_N6
\SD_nCS~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SD_nCS~2_combout\ = (\t80s:cpu|u0|A\(3) & \SD_nCS~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|A\(3),
	datad => \SD_nCS~1_combout\,
	combout => \SD_nCS~2_combout\);

-- Location: LCCOMB_X49_Y23_N28
\sd1|dout[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[4]~4_combout\ = (\sd1|sd_read_flag~0_combout\ & ((\sd1|recv_data\(4)))) # (!\sd1|sd_read_flag~0_combout\ & (\sd1|dout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sd_read_flag~0_combout\,
	datac => \sd1|dout\(4),
	datad => \sd1|recv_data\(4),
	combout => \sd1|dout[4]~4_combout\);

-- Location: LCCOMB_X49_Y23_N22
\sd1|Selector129~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector129~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datad => \sd1|dout\(4),
	combout => \sd1|Selector129~0_combout\);

-- Location: FF_X49_Y23_N29
\sd1|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[4]~4_combout\,
	asdata => \sd1|Selector129~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(4));

-- Location: LCCOMB_X49_Y23_N6
\D[4]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~33_combout\ = (\UART_nCS~2_combout\ & ((\t80s:cpu|u0|A\(0) & (\sd1|init_busy~q\)) # (!\t80s:cpu|u0|A\(0) & ((\sd1|dout\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datab => \UART_nCS~2_combout\,
	datac => \sd1|init_busy~q\,
	datad => \sd1|dout\(4),
	combout => \D[4]~33_combout\);

-- Location: M9K_X73_Y11_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF82015AB44240840010131114236504844A005844A40412D0848575B53EE436E9CCB11AC6EEFBC21BA37428C7DFFE91911505A97F9CC5E5DC102A274F4340024C4F55F1F438D804281428814A71EA9F0C00280081A204400E65045777CC71A66D8A9BE6D18D848D1D0325E9792E69ADB518DB3A96AE5B73A447B04642F6040517522332B51CD9F803E6227183A4DBB4D0D539ADACCE01A6CFDD91F32931000080663C55544D4EE676612251BB86993396D6B68933793331CD5",
	mem_init2 => X"4CF6036864DC196D24F21DC89CE7DD0D352518D468CEAD6A1B619FCCF02CE7E7E4C7033331D831265B3E843840A00060002464A2048B4A42208F0A90C92D0331109DDB3FF7CF7E88F0319DC84A118C49FE994F44A0CD847824EA611269947B50B115819FEC086E87FA502AA105813C5612E9E0B2CB61DBBA981594653E8CBE4B934D1C081214580A0171048111E1A2704048CCBA3284CC5D34420672353F69C800061DC36448B45919B2100080601E601A8013024044C78100041400C0034B401001A95B00001E74044938114C0888006D741C100B6028F4C5A4214272133BAA4149671030B4D00494166410012068004411A82ED440050821360EA1B60A4D30",
	mem_init1 => X"44047E312A8EA0448241C5665463281154AD611215A6813568204F09300110B4121002004388030D0450858932A5034B4D0A688D0A0040C9017B0EA2FADBD28325006E2EF90D22D46040A132602924400011E8049020425811E29C86214C72A5AA944803C003EA6E768AD20F529D9E48228123A4931422D23331370022128149A10081D30D2690108C88498632152983142D4872002A24188311915C19148D883080958418240ADC8AA524948525223C40221D049169252488A50003408500161C2366C846110A80421538492590921232258C9824088348202490118047F89040010205F518D512541972E04F6000141227410A2412B4C11F1763744300123E",
	mem_init0 => X"9F0000D2AD12852AE040393020BC4C00080434005422000150089C028B88001F523E5B4D182A0430000044D99352116DD348ADA5041DACA1611434AD2B4A90C9225604009040545002CBE1508C3295B5102CD8833E0A8C639710CE78F1910832104AC04504A89200012520D1008512A482A086CA990021A109428D8D12F28AD30B6489D50EB2496B84564B2CA09A7DD04410000003005808002C7400014C47EBBEBBE4133252213A48920501BFFA2882F737E32888020A011402222E220289981F62F21F085C13118A0432275B41320280892359758B4690471320EEEEA7EFEFE92F5601284F04705511C09604728C0DBD41456197628C82860CA50B03D18850",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y5_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C1418011C02530116009300900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y4_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y10_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000F5142E4526174308AA38C101EA3068BA98345D46080F5038B8282C278286453C83DB8C79C28ABA58BBB7B354422EC6226CF5DF7723707071488B3508B210C98846443530420421623BB3AAC41A0D19C20B480D201090C20448882D2034804243081122D003400424245D48917522B58AC8A56AB2D88616576212A95A5AD46C264A112A6A5342E02B5676BE2D39F92B534D49A65E69E5536A880000A08E32670C430C11E8000108631886200D031904210CE6318E7108022108631C8739CE610C431004218C009A86310243188072188E188620006018C431CA5239CE4218C731CC739CC4218CC3198633EB6C9A4B36F224B5EB36AAA08100",
	mem_init2 => X"810004680054A9420000B00E0C55A178A8440FFFFFF15060600C0004670001CAA8154084425309D27543548C699976A1A2D09662CEC64A90B9A4909D20AAC8B642121A447B2C45510C3708D7276FE599DDD83F21EB30D77ED25D28793A154CEE349795AD5E40A4A4A98BB93A88B533BAD4A8C71F50F250C32FCAAAA4AAA01645ADFFFF55FFF560000050031B95F55D5D550D60244108B00422519B4451EE20094A8D52F9078344900212E2C428400D181298A34E4C101528CDA2BB93898CC42F7C3696D3AB312E49C58940498C04688C0A50B68C774204C0680C151342EABBC4221428C61E2C5813858481C580288C0925A28B16A1B9D88C5107622200161151",
	mem_init1 => X"EBF5B840034AB032006878F014A3AC6A820A010802836591115F6BBB78CDCB986FB016E85B9810CEDBAD56290208182F6087840ACF0777AD6CA2B1BBBB159003A83847911942453F7FFA858EFB344860A18E1E4E040E0088C53045013E09F1DF4B7A8B2477FF1A6752EE38E0CC30D3DC7BCD4F3F3C7AE2348DB7DC6747A2FA292924F00B6887ED186FF2E02E1608028028952084466DA2522016A2EE0448410005689209909E8C697CA9761689C40762C0A3D1A408893D18841030C24362830D60847A30931827A300D11E8C2000C9E8C60140B0088208702222520420888A888B2B28A00002320C40000EC199111141BA6DA4C4B1183552D564712176297597",
	mem_init0 => X"46AA02A587298008C300AC964551E2D0F76A8EEBA0B80F67E70D28EA186CE633119981F557755770CCFCBAB554D10F0A9AAB5429622B693EB50A96AB8C755D77E69D49C6900F34E20F238FA3D758E8820000587010E0A8A00830A28880A00036020A044A12AAB50241802EA0D20222A6989934C4C9A624D0492E0F436CD91AC5D08437F1C4FB86F06EEB33742E1B8B14EAC55D5284C371566F19A9ABC33494CCDA2A85118580A868817260168922214170081D2A86E1B0781872B4295A514A71BACA486216143EC287C25010B3B67BB2C948085C28042814210818231219A42C0144A4A849F2DC3369249249249249249248050000000000062604040404240A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N2
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1))) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20~portadataout\)) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\);

-- Location: LCCOMB_X57_Y12_N20
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout\);

-- Location: M9K_X33_Y15_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a44\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y20_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y23_N8
\D[4]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~38_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a44~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a36~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a44~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a36~portadataout\,
	combout => \D[4]~38_combout\);

-- Location: M9K_X33_Y28_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a52\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y23_N2
\D[4]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~37_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a60~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a52~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a60~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a52~portadataout\,
	combout => \D[4]~37_combout\);

-- Location: LCCOMB_X50_Y23_N4
\D[4]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~39_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[4]~37_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[4]~38_combout\,
	datad => \D[4]~37_combout\,
	combout => \D[4]~39_combout\);

-- Location: M9K_X73_Y19_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y26_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y23_N14
\D[4]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~35_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a12~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a4~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	combout => \D[4]~35_combout\);

-- Location: M9K_X33_Y23_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y16_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y23_N16
\D[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~34_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a28~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a20~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a20~portadataout\,
	combout => \D[4]~34_combout\);

-- Location: LCCOMB_X50_Y23_N12
\D[4]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~36_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[4]~34_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[4]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[4]~35_combout\,
	datad => \D[4]~34_combout\,
	combout => \D[4]~36_combout\);

-- Location: LCCOMB_X50_Y23_N20
\D[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~40_combout\ = (\rom_select|nCS~0_combout\ & (((\D[4]~39_combout\) # (\D[4]~36_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[4]~3_combout\,
	datab => \rom_select|nCS~0_combout\,
	datac => \D[4]~39_combout\,
	datad => \D[4]~36_combout\,
	combout => \D[4]~40_combout\);

-- Location: LCCOMB_X50_Y23_N24
\D[4]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~41_combout\ = (!\UART_nCS~1_combout\ & ((\SD_nCS~2_combout\ & (\D[4]~33_combout\)) # (!\SD_nCS~2_combout\ & ((\D[4]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~2_combout\,
	datab => \UART_nCS~1_combout\,
	datac => \D[4]~33_combout\,
	datad => \D[4]~40_combout\,
	combout => \D[4]~41_combout\);

-- Location: LCCOMB_X50_Y23_N28
\D[4]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[4]~43_combout\ = (!\t80s:cpu|u0|A\(3) & (\SD_nCS~1_combout\ & (\UART_nCS~2_combout\ & \D[4]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(3),
	datab => \SD_nCS~1_combout\,
	datac => \UART_nCS~2_combout\,
	datad => \D[4]~42_combout\,
	combout => \D[4]~43_combout\);

-- Location: LCCOMB_X50_Y23_N10
\t80s:cpu|u0|IR~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~3_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[4]~41_combout\) # (\D[4]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~7_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \D[4]~41_combout\,
	datad => \D[4]~43_combout\,
	combout => \t80s:cpu|u0|IR~3_combout\);

-- Location: LCCOMB_X50_Y23_N18
\t80s:cpu|u0|IR[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[4]~feeder_combout\ = \t80s:cpu|u0|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~3_combout\,
	combout => \t80s:cpu|u0|IR[4]~feeder_combout\);

-- Location: FF_X50_Y23_N19
\t80s:cpu|u0|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[4]~feeder_combout\,
	asdata => \D[4]~44_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(4));

-- Location: LCCOMB_X44_Y28_N12
\t80s:cpu|u0|mcode|Mux290~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux290~0_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|IR\(4) & (\t80s:cpu|u0|IntE_FF1~0_combout\ & \t80s:cpu|u0|mcode|Mux110~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|IntE_FF1~0_combout\,
	datad => \t80s:cpu|u0|mcode|Mux110~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux290~0_combout\);

-- Location: LCCOMB_X44_Y28_N18
\t80s:cpu|u0|IntE_FF1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF1~1_combout\ = (\t80s:cpu|u0|mcode|I_RETN~0_combout\ & (\t80s:cpu|u0|IntE_FF2~q\)) # (!\t80s:cpu|u0|mcode|I_RETN~0_combout\ & ((\t80s:cpu|u0|mcode|Mux290~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RETN~0_combout\,
	datac => \t80s:cpu|u0|IntE_FF2~q\,
	datad => \t80s:cpu|u0|mcode|Mux290~0_combout\,
	combout => \t80s:cpu|u0|IntE_FF1~1_combout\);

-- Location: LCCOMB_X44_Y28_N6
\t80s:cpu|u0|IntE_FF1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF1~2_combout\ = (\t80s:cpu|u0|Equal57~2_combout\ & ((\t80s:cpu|u0|IntE_FF1~1_combout\) # ((!\t80s:cpu|u0|mcode|I_RETN~0_combout\ & \t80s:cpu|u0|IntE_FF1~q\)))) # (!\t80s:cpu|u0|Equal57~2_combout\ & (((\t80s:cpu|u0|IntE_FF1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|I_RETN~0_combout\,
	datab => \t80s:cpu|u0|Equal57~2_combout\,
	datac => \t80s:cpu|u0|IntE_FF1~q\,
	datad => \t80s:cpu|u0|IntE_FF1~1_combout\,
	combout => \t80s:cpu|u0|IntE_FF1~2_combout\);

-- Location: LCCOMB_X44_Y28_N16
\t80s:cpu|u0|IntE_FF1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF1~4_combout\ = (\t80s:cpu|u0|IntE_FF1~3_combout\) # ((\t80s:cpu|u0|process_7~3_combout\) # ((!\t80s:cpu|u0|mcode|Mux290~0_combout\ & \t80s:cpu|u0|IntE_FF2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux290~0_combout\,
	datab => \t80s:cpu|u0|IntE_FF2~1_combout\,
	datac => \t80s:cpu|u0|IntE_FF1~3_combout\,
	datad => \t80s:cpu|u0|process_7~3_combout\,
	combout => \t80s:cpu|u0|IntE_FF1~4_combout\);

-- Location: LCCOMB_X44_Y28_N26
\t80s:cpu|u0|IntE_FF1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF1~5_combout\ = (\t80s:cpu|u0|IntE_FF1~2_combout\ & ((\t80s:cpu|u0|M1_n~5_combout\ & ((!\t80s:cpu|u0|IntE_FF1~4_combout\))) # (!\t80s:cpu|u0|M1_n~5_combout\ & (!\t80s:cpu|u0|IntE_FF1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IntE_FF1~2_combout\,
	datab => \t80s:cpu|u0|M1_n~5_combout\,
	datac => \t80s:cpu|u0|IntE_FF1~3_combout\,
	datad => \t80s:cpu|u0|IntE_FF1~4_combout\,
	combout => \t80s:cpu|u0|IntE_FF1~5_combout\);

-- Location: FF_X44_Y28_N27
\t80s:cpu|u0|IntE_FF1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IntE_FF1~5_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IntE_FF1~q\);

-- Location: LCCOMB_X54_Y24_N14
\t80s:cpu|u0|INT_s~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|INT_s~0_combout\ = !\uart1|StatReg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|StatReg\(7),
	combout => \t80s:cpu|u0|INT_s~0_combout\);

-- Location: FF_X54_Y24_N15
\t80s:cpu|u0|INT_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|INT_s~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|INT_s~q\);

-- Location: LCCOMB_X44_Y28_N28
\t80s:cpu|u0|IntE_FF2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF2~0_combout\ = (\t80s:cpu|u0|IntE_FF1~q\ & \t80s:cpu|u0|INT_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IntE_FF1~q\,
	datad => \t80s:cpu|u0|INT_s~q\,
	combout => \t80s:cpu|u0|IntE_FF2~0_combout\);

-- Location: LCCOMB_X44_Y28_N14
\t80s:cpu|u0|IntE_FF2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF2~1_combout\ = (\t80s:cpu|u0|IntE_FF2~0_combout\ & (((!\t80s:cpu|u0|Equal3~2_combout\) # (!\t80s:cpu|u0|Equal56~0_combout\)) # (!\t80s:cpu|u0|mcode|Mux279~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|IntE_FF2~0_combout\,
	datac => \t80s:cpu|u0|Equal56~0_combout\,
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|IntE_FF2~1_combout\);

-- Location: LCCOMB_X44_Y28_N0
\t80s:cpu|u0|IntE_FF2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IntE_FF2~2_combout\ = (!\t80s:cpu|u0|mcode|Mux290~0_combout\ & (\t80s:cpu|u0|IntE_FF2~1_combout\ & !\t80s:cpu|u0|process_7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux290~0_combout\,
	datac => \t80s:cpu|u0|IntE_FF2~1_combout\,
	datad => \t80s:cpu|u0|process_7~3_combout\,
	combout => \t80s:cpu|u0|IntE_FF2~2_combout\);

-- Location: FF_X44_Y28_N1
\t80s:cpu|u0|IntCycle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IntE_FF2~2_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|M1_n~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IntCycle~q\);

-- Location: LCCOMB_X49_Y29_N30
\t80s:cpu|u0|process_0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~5_combout\ = (!\t80s:cpu|u0|IStatus\(1) & (\t80s:cpu|u0|IntCycle~q\ & \t80s:cpu|u0|IStatus\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IStatus\(1),
	datac => \t80s:cpu|u0|IntCycle~q\,
	datad => \t80s:cpu|u0|IStatus\(0),
	combout => \t80s:cpu|u0|process_0~5_combout\);

-- Location: LCCOMB_X50_Y27_N18
\D[6]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[6]~90_combout\ = (!\t80s:cpu|u0|A\(3) & (\UART_nCS~2_combout\ & (\SD_nCS~1_combout\ & \D[6]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(3),
	datab => \UART_nCS~2_combout\,
	datac => \SD_nCS~1_combout\,
	datad => \D[6]~89_combout\,
	combout => \D[6]~90_combout\);

-- Location: LCCOMB_X50_Y27_N28
\t80s:cpu|u0|IR~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~7_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[6]~88_combout\) # (\D[6]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~5_combout\,
	datab => \t80s:cpu|u0|process_0~7_combout\,
	datac => \D[6]~88_combout\,
	datad => \D[6]~90_combout\,
	combout => \t80s:cpu|u0|IR~7_combout\);

-- Location: LCCOMB_X50_Y27_N26
\t80s:cpu|u0|IR[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[6]~feeder_combout\ = \t80s:cpu|u0|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~7_combout\,
	combout => \t80s:cpu|u0|IR[6]~feeder_combout\);

-- Location: FF_X50_Y27_N27
\t80s:cpu|u0|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[6]~feeder_combout\,
	asdata => \D[6]~91_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(6));

-- Location: LCCOMB_X44_Y30_N8
\t80s:cpu|u0|Equal3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal3~1_combout\ = (\t80s:cpu|u0|IR\(6) & \t80s:cpu|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|IR\(6),
	datad => \t80s:cpu|u0|IR\(7),
	combout => \t80s:cpu|u0|Equal3~1_combout\);

-- Location: LCCOMB_X44_Y30_N28
\t80s:cpu|u0|mcode|Mux116~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux116~1_combout\ = (\t80s:cpu|u0|IR\(3) & (\t80s:cpu|u0|Equal3~1_combout\ & (\t80s:cpu|u0|mcode|Mux116~0_combout\ & \t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|Equal3~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux116~0_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux116~1_combout\);

-- Location: LCCOMB_X44_Y28_N24
\t80s:cpu|u0|Equal56~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal56~1_combout\ = (\t80s:cpu|u0|Equal56~0_combout\ & (!\t80s:cpu|u0|ISet\(0) & (!\t80s:cpu|u0|ISet\(1) & \t80s:cpu|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal56~0_combout\,
	datab => \t80s:cpu|u0|ISet\(0),
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|Equal56~1_combout\);

-- Location: LCCOMB_X45_Y28_N26
\t80s:cpu|u0|XY_Ind~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|XY_Ind~0_combout\ = (\t80s:cpu|u0|Equal56~1_combout\ & (\t80s:cpu|u0|XY_Ind~q\ & ((\t80s:cpu|u0|mcode|Mux116~1_combout\) # (!\t80s:cpu|u0|ISet~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux116~1_combout\,
	datab => \t80s:cpu|u0|Equal56~1_combout\,
	datac => \t80s:cpu|u0|XY_Ind~q\,
	datad => \t80s:cpu|u0|ISet~0_combout\,
	combout => \t80s:cpu|u0|XY_Ind~0_combout\);

-- Location: LCCOMB_X45_Y28_N18
\t80s:cpu|u0|XY_Ind~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|XY_Ind~1_combout\ = (!\t80s:cpu|u0|BusAck~q\ & ((\t80s:cpu|u0|process_0~4_combout\ & (\t80s:cpu|process_0~0_combout\)) # (!\t80s:cpu|u0|process_0~4_combout\ & ((\t80s:cpu|Equal0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|BusAck~q\,
	datab => \t80s:cpu|u0|process_0~4_combout\,
	datac => \t80s:cpu|process_0~0_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|XY_Ind~1_combout\);

-- Location: FF_X45_Y28_N27
\t80s:cpu|u0|XY_Ind\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|XY_Ind~0_combout\,
	asdata => VCC,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|XY_Ind~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|XY_Ind~q\);

-- Location: LCCOMB_X46_Y28_N16
\t80s:cpu|u0|MCycle~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~2_combout\ = (\t80s:cpu|u0|process_7~4_combout\ & (((!\t80s:cpu|u0|Pre_XY_F_M\(0))))) # (!\t80s:cpu|u0|process_7~4_combout\ & ((\t80s:cpu|u0|process_7~1_combout\) # ((\t80s:cpu|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_7~1_combout\,
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|process_7~4_combout\,
	datad => \t80s:cpu|u0|Pre_XY_F_M\(0),
	combout => \t80s:cpu|u0|MCycle~2_combout\);

-- Location: LCCOMB_X46_Y28_N12
\t80s:cpu|u0|MCycle~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~3_combout\ = ((!\t80s:cpu|u0|XY_Ind~q\ & (\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & !\t80s:cpu|u0|RegAddrA~0_combout\))) # (!\t80s:cpu|u0|MCycle~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_Ind~q\,
	datab => \t80s:cpu|u0|MCycle~2_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|MCycle~3_combout\);

-- Location: FF_X46_Y28_N13
\t80s:cpu|u0|MCycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|MCycle~3_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|M1_n~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|MCycle\(0));

-- Location: LCCOMB_X46_Y28_N6
\t80s:cpu|u0|MCycle~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~4_combout\ = (\t80s:cpu|u0|process_7~1_combout\) # (\t80s:cpu|u0|MCycle\(0) $ (\t80s:cpu|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|process_7~1_combout\,
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|MCycle~4_combout\);

-- Location: LCCOMB_X46_Y28_N22
\t80s:cpu|u0|MCycle~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~5_combout\ = (\t80s:cpu|u0|process_7~4_combout\ & ((\t80s:cpu|u0|Pre_XY_F_M\(1) $ (!\t80s:cpu|u0|Pre_XY_F_M\(0))))) # (!\t80s:cpu|u0|process_7~4_combout\ & (\t80s:cpu|u0|MCycle~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle~4_combout\,
	datab => \t80s:cpu|u0|process_7~4_combout\,
	datac => \t80s:cpu|u0|Pre_XY_F_M\(1),
	datad => \t80s:cpu|u0|Pre_XY_F_M\(0),
	combout => \t80s:cpu|u0|MCycle~5_combout\);

-- Location: LCCOMB_X46_Y28_N0
\t80s:cpu|u0|MCycle~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|MCycle~6_combout\ = ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (!\t80s:cpu|u0|XY_Ind~q\ & !\t80s:cpu|u0|RegAddrA~0_combout\))) # (!\t80s:cpu|u0|MCycle~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle~5_combout\,
	datab => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datac => \t80s:cpu|u0|XY_Ind~q\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|MCycle~6_combout\);

-- Location: FF_X46_Y28_N1
\t80s:cpu|u0|MCycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|MCycle~6_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|M1_n~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|MCycle\(1));

-- Location: LCCOMB_X45_Y28_N24
\t80s:cpu|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|Equal0~5_combout\ = (\t80s:cpu|u0|MCycle\(1) & (\t80s:cpu|u0|MCycle\(0) & \t80s:cpu|u0|MCycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(1),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(2),
	combout => \t80s:cpu|Equal0~5_combout\);

-- Location: LCCOMB_X44_Y29_N22
\t80s:cpu|u0|mcode|Mux210~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux210~6_combout\ = (\t80s:cpu|u0|IR\(7) & ((\t80s:cpu|u0|IR\(6)) # ((!\t80s:cpu|u0|mcode|Mux190~0_combout\) # (!\t80s:cpu|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux190~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux210~6_combout\);

-- Location: LCCOMB_X45_Y29_N22
\t80s:cpu|u0|mcode|Mux210~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux210~3_combout\ = (!\t80s:cpu|u0|IR\(7) & (((!\t80s:cpu|u0|IR\(0)) # (!\t80s:cpu|u0|mcode|Mux47~0_combout\)) # (!\t80s:cpu|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(6),
	datab => \t80s:cpu|u0|IR\(7),
	datac => \t80s:cpu|u0|mcode|Mux47~0_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux210~3_combout\);

-- Location: LCCOMB_X44_Y29_N2
\t80s:cpu|u0|mcode|Mux210~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux210~2_combout\ = (!\t80s:cpu|u0|IR\(1) & (((!\t80s:cpu|u0|mcode|Mux198~0_combout\ & !\t80s:cpu|u0|mcode|Mux208~0_combout\)) # (!\t80s:cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux208~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux210~2_combout\);

-- Location: LCCOMB_X44_Y29_N30
\t80s:cpu|u0|mcode|Mux210~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux210~4_combout\ = (\t80s:cpu|u0|mcode|Mux210~2_combout\) # ((\t80s:cpu|u0|IR\(1) & ((\t80s:cpu|u0|mcode|Mux210~6_combout\) # (\t80s:cpu|u0|mcode|Mux210~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux210~6_combout\,
	datab => \t80s:cpu|u0|mcode|Mux210~3_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux210~2_combout\,
	combout => \t80s:cpu|u0|mcode|Mux210~4_combout\);

-- Location: LCCOMB_X44_Y29_N26
\t80s:cpu|u0|mcode|Mux210~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux210~5_combout\ = (\t80s:cpu|u0|IR\(2) & (((!\t80s:cpu|Equal0~4_combout\) # (!\t80s:cpu|u0|mcode|Mux208~2_combout\)))) # (!\t80s:cpu|u0|IR\(2) & (\t80s:cpu|u0|mcode|Mux210~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux210~4_combout\,
	datab => \t80s:cpu|u0|mcode|Mux208~2_combout\,
	datac => \t80s:cpu|Equal0~4_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|Mux210~5_combout\);

-- Location: LCCOMB_X45_Y29_N24
\t80s:cpu|u0|mcode|Mux261~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux261~5_combout\ = (\t80s:cpu|u0|ISet\(1) & (\t80s:cpu|u0|mcode|Mux210~5_combout\)) # (!\t80s:cpu|u0|ISet\(1) & ((\t80s:cpu|u0|mcode|Mux259~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux210~5_combout\,
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|mcode|Mux259~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux261~5_combout\);

-- Location: LCCOMB_X45_Y33_N22
\t80s:cpu|u0|mcode|Mux77~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~0_combout\ = (\t80s:cpu|u0|IR\(4) & ((\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|IR\(2))) # (!\t80s:cpu|u0|MCycle\(0) & ((!\t80s:cpu|u0|IR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(0),
	datab => \t80s:cpu|u0|IR\(2),
	datac => \t80s:cpu|u0|IR\(3),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux77~0_combout\);

-- Location: LCCOMB_X45_Y33_N0
\t80s:cpu|u0|mcode|Mux77~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~1_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|MCycle\(0) & (!\t80s:cpu|u0|IR\(7) & !\t80s:cpu|u0|MCycle\(1)))) # (!\t80s:cpu|u0|IR\(5) & (\t80s:cpu|u0|MCycle\(0) & (\t80s:cpu|u0|IR\(7) & \t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(5),
	datab => \t80s:cpu|u0|MCycle\(0),
	datac => \t80s:cpu|u0|IR\(7),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux77~1_combout\);

-- Location: LCCOMB_X45_Y33_N18
\t80s:cpu|u0|mcode|Mux77~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~2_combout\ = (((\t80s:cpu|u0|MCycle\(2)) # (!\t80s:cpu|u0|mcode|Mux77~1_combout\)) # (!\t80s:cpu|u0|IR\(6))) # (!\t80s:cpu|u0|mcode|Mux77~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux77~0_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|MCycle\(2),
	datad => \t80s:cpu|u0|mcode|Mux77~1_combout\,
	combout => \t80s:cpu|u0|mcode|Mux77~2_combout\);

-- Location: LCCOMB_X46_Y33_N4
\t80s:cpu|u0|mcode|Mux77~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~3_combout\ = (\t80s:cpu|u0|IR\(6) & (((\t80s:cpu|u0|MCycle\(1)) # (!\t80s:cpu|u0|Equal4~1_combout\)) # (!\t80s:cpu|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~1_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|Equal4~1_combout\,
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux77~3_combout\);

-- Location: LCCOMB_X42_Y33_N0
\t80s:cpu|u0|mcode|Mux77~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux77~4_combout\ = (\t80s:cpu|u0|MCycle\(2)) # ((\t80s:cpu|u0|IR\(4)) # ((\t80s:cpu|u0|MCycle\(0)) # (\t80s:cpu|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|MCycle\(2),
	datab => \t80s:cpu|u0|IR\(4),
	datac => \t80s:cpu|u0|MCycle\(0),
	datad => \t80s:cpu|u0|MCycle\(1),
	combout => \t80s:cpu|u0|mcode|Mux77~4_combout\);

-- Location: LCCOMB_X42_Y33_N20
\t80s:cpu|u0|mcode|Mux261~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux261~0_combout\ = (\t80s:cpu|u0|IR\(5) & (!\t80s:cpu|u0|mcode|Mux77~5_combout\ & (!\t80s:cpu|u0|IR\(6)))) # (!\t80s:cpu|u0|IR\(5) & (((\t80s:cpu|u0|mcode|Mux77~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux77~5_combout\,
	datab => \t80s:cpu|u0|IR\(6),
	datac => \t80s:cpu|u0|IR\(5),
	datad => \t80s:cpu|u0|mcode|Mux77~4_combout\,
	combout => \t80s:cpu|u0|mcode|Mux261~0_combout\);

-- Location: LCCOMB_X46_Y33_N16
\t80s:cpu|u0|mcode|Mux261~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux261~1_combout\ = (!\t80s:cpu|u0|IR\(2) & ((\t80s:cpu|u0|IR\(7)) # ((\t80s:cpu|u0|mcode|Mux77~3_combout\) # (\t80s:cpu|u0|mcode|Mux261~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(7),
	datab => \t80s:cpu|u0|mcode|Mux77~3_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|mcode|Mux261~0_combout\,
	combout => \t80s:cpu|u0|mcode|Mux261~1_combout\);

-- Location: LCCOMB_X46_Y33_N28
\t80s:cpu|u0|mcode|Mux261~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux261~3_combout\ = (\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|mcode|Mux77~2_combout\)) # (!\t80s:cpu|u0|IR\(0) & (((\t80s:cpu|u0|mcode|Mux261~1_combout\) # (!\t80s:cpu|u0|mcode|Mux261~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux77~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux261~1_combout\,
	datac => \t80s:cpu|u0|mcode|Mux261~2_combout\,
	datad => \t80s:cpu|u0|IR\(0),
	combout => \t80s:cpu|u0|mcode|Mux261~3_combout\);

-- Location: LCCOMB_X45_Y29_N28
\t80s:cpu|u0|mcode|Mux261~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux261~4_combout\ = (\t80s:cpu|u0|mcode|Mux279~0_combout\ & ((\t80s:cpu|u0|mcode|Mux75~2_combout\) # ((\t80s:cpu|u0|IR\(1) & \t80s:cpu|u0|mcode|Mux261~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux75~2_combout\,
	datab => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|mcode|Mux261~3_combout\,
	combout => \t80s:cpu|u0|mcode|Mux261~4_combout\);

-- Location: LCCOMB_X45_Y26_N30
\t80s:cpu|u0|mcode|Set_Addr_To[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ = (\t80s:cpu|Equal0~5_combout\ & (((\t80s:cpu|u0|mcode|Set_Addr_To~1_combout\)))) # (!\t80s:cpu|Equal0~5_combout\ & ((\t80s:cpu|u0|mcode|Mux261~5_combout\) # ((\t80s:cpu|u0|mcode|Mux261~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~5_combout\,
	datab => \t80s:cpu|u0|mcode|Mux261~5_combout\,
	datac => \t80s:cpu|u0|mcode|Mux261~4_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To~1_combout\,
	combout => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\);

-- Location: LCCOMB_X44_Y26_N26
\t80s:cpu|u0|mcode|Set_Addr_To[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & !\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	combout => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\);

-- Location: LCCOMB_X44_Y22_N4
\t80s:cpu|u0|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~32_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|PC\(2)))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|TmpAddr\(2))))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (\t80s:cpu|u0|TmpAddr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_1~4_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(2),
	datac => \t80s:cpu|u0|PC\(2),
	datad => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	combout => \t80s:cpu|u0|Add1~32_combout\);

-- Location: LCCOMB_X44_Y22_N2
\t80s:cpu|u0|Add1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~33_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux45~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Regs|Mux45~4_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datac => \t80s:cpu|u0|Add1~32_combout\,
	datad => \t80s:cpu|u0|RegAddrA~0_combout\,
	combout => \t80s:cpu|u0|Add1~33_combout\);

-- Location: LCCOMB_X44_Y22_N10
\t80s:cpu|u0|Add1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~31_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|Add1~29_combout\)) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~29_combout\,
	datab => \t80s:cpu|u0|TmpAddr\(2),
	datac => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~31_combout\);

-- Location: LCCOMB_X44_Y22_N6
\t80s:cpu|u0|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~34_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|PC\(2))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & ((\t80s:cpu|u0|Add1~33_combout\) # ((\t80s:cpu|u0|Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datab => \t80s:cpu|u0|Add1~33_combout\,
	datac => \t80s:cpu|u0|PC\(2),
	datad => \t80s:cpu|u0|Add1~31_combout\,
	combout => \t80s:cpu|u0|Add1~34_combout\);

-- Location: LCCOMB_X42_Y24_N20
\t80s:cpu|u0|Add1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~27_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (\t80s:cpu|DI_Reg\(2))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((!\t80s:cpu|u0|SP\(2)))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (\t80s:cpu|DI_Reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|DI_Reg\(2),
	datab => \t80s:cpu|u0|SP\(2),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	combout => \t80s:cpu|u0|Add1~27_combout\);

-- Location: LCCOMB_X44_Y22_N18
\t80s:cpu|u0|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~28_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~27_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux45~4_combout\,
	datac => \t80s:cpu|u0|Add1~27_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~28_combout\);

-- Location: LCCOMB_X44_Y22_N8
\t80s:cpu|u0|Add1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~35_combout\ = (!\t80s:cpu|u0|process_0~1_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~28_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~34_combout\,
	datab => \t80s:cpu|u0|Add1~28_combout\,
	datac => \t80s:cpu|u0|process_0~1_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	combout => \t80s:cpu|u0|Add1~35_combout\);

-- Location: LCCOMB_X49_Y22_N16
\t80s:cpu|u0|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~26_combout\ = (\t80s:cpu|u0|TmpAddr\(2) & ((\t80s:cpu|u0|PC~16_combout\) # ((\t80s:cpu|u0|PC~17_combout\ & \t80s:cpu|u0|Regs|Mux45~4_combout\)))) # (!\t80s:cpu|u0|TmpAddr\(2) & (((\t80s:cpu|u0|PC~17_combout\ & 
-- \t80s:cpu|u0|Regs|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|TmpAddr\(2),
	datab => \t80s:cpu|u0|PC~16_combout\,
	datac => \t80s:cpu|u0|PC~17_combout\,
	datad => \t80s:cpu|u0|Regs|Mux45~4_combout\,
	combout => \t80s:cpu|u0|Add1~26_combout\);

-- Location: LCCOMB_X49_Y22_N28
\t80s:cpu|u0|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~36_combout\ = (\t80s:cpu|u0|Add1~26_combout\) # ((\t80s:cpu|u0|PC~18_combout\ & ((\t80s:cpu|u0|Add1~35_combout\) # (\t80s:cpu|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~35_combout\,
	datab => \t80s:cpu|u0|Add1~26_combout\,
	datac => \t80s:cpu|u0|PC~18_combout\,
	datad => \t80s:cpu|u0|process_0~3_combout\,
	combout => \t80s:cpu|u0|Add1~36_combout\);

-- Location: LCCOMB_X51_Y22_N28
\t80s:cpu|u0|A[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[2]~feeder_combout\ = \t80s:cpu|u0|Add1~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Add1~36_combout\,
	combout => \t80s:cpu|u0|A[2]~feeder_combout\);

-- Location: FF_X51_Y22_N29
\t80s:cpu|u0|A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[2]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(2),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(2));

-- Location: LCCOMB_X55_Y23_N24
\UART_nCS~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \UART_nCS~1_combout\ = (!\t80s:cpu|u0|A\(2) & (\SD_nCS~1_combout\ & (!\t80s:cpu|u0|A\(3) & !\t80s:cpu|u0|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(2),
	datab => \SD_nCS~1_combout\,
	datac => \t80s:cpu|u0|A\(3),
	datad => \t80s:cpu|u0|A\(1),
	combout => \UART_nCS~1_combout\);

-- Location: M9K_X73_Y8_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C0BE8022C04260222012301200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y1_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y10_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000FB02261921132743451910104854131A2A098D0A80824A6272E27611146116890B8F1B656780E1C068E79DF575FCF87B6477F7FD09EA6A6ADFCD23AAD33AB9BD7E7EAE8A13A53BB6CCFA3F720906D99AAE2558955ADAC6AE5CEAB89562556B6B1AB9738B562D56B6B6444CD91133D7A25FFFA797CFF45EF5FFFFFCFD1F04EE574F95BAFDFFB3CA33FEBBC776E1C875DFAECFD5127567D7FDF13027BFBA3B91F67BE79DE948439CC639CC240B431B04318CE7318C610D03639421890218842318C7391EEBD9EEFBCF7BDAC6738876198731863028705A8421CC72398C4798E631C6318CEC4085B10B631BD883200000044942148951595A25",
	mem_init2 => X"7E6DFAEA80890001200549901288188E7FFFF008888E29F9F303070000FFC14002B40149E3CB6FDE756F4ADEADAC8AB792F2A2E579CE29557DF440A9EE673BF9CF5EE22207474D791CD72BDE73FF6FFBBBDCB611EB73D67E885DE5D39E160DE9B7F671931AC3E9FDC9CB876ADBB4379994A25C3C3141319C988AAAAAAAA5E13F57FF75D5FF5F4E03007E04E08AA2002202B0179086C10E04322890142584A96D298E4BD59FAC8A055DBF8B179916785A99E2EE8D5E525914480B3B362C2C155852427F452425BD7ADF84DB253CB3382DE606C82D723260CBD12AF3D7E90CE51423F7A2D938B15A50B65D7FDF85982D4C92CA2C5AC546C0E06B5E9555625602BC",
	mem_init1 => X"8D56D97A2408D555448170DA53969F665EC5ECB3104C000E86DFB37B39FDE5F8F6DF2DCCBF7BD1BFFFEB657ABD75EDB8D04BBAE3A7F67B77983265BBB66205FD7CFFCE173EEEF3A4C309B4F6933C206A56DAFAEC1ADAE44545FCAFEB3B59D9F57D90BD8AFDBD70EFE5973CE9FC75C7BB3DCF768C9568E33FE75DA96FDBD86D9A7F715583486E99B6DD0F9F79FB941F5DF5005548866DBC942012AA82E489B1000429102224980C1202A14A91303404A80B23018407413018489035C22410835C5A4460309496A6034A09180C200A0980C4B8BC418801660009D0044804740074042602002E05E85BB711198BFFF333373C23B767B5FE6488B69FD726E491C308",
	mem_init0 => X"24642C079CCD4424E2387FD649DDE30175AA9FB2F25B1B52D119ABDDE0EFC669DD5784771CB55FD36AFBBAD4A6A1AA84D466983C866480AD89945E5139A2368C960235A849368886369151352273408A338C98FA87F0808A0290888008A8E32E411E917EFFF7DF5AEF39FFC28E0AAC3B8D49DC684AE208A8C212D29ABFFF944BB7B5EFF39DC3BC4B56DAFFF64EF9357212DC5B261742B4CF2B5E92B8D396F1FBFEE65008382C5383588990A0880040BC0CD059CF1CE8FC7ED3032B9544FB3BFC1860AE5B9877310EE61C1C9066741EECB00648248EF96171AF293D934A5990A280363A6E6671141109249249240000001408210000000000042406060624245A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y15_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFB80000429033183023C420C24008086814CB80081008680D206AB6FE3662B4CC12A89F58888486662CC582B51FFF9D852421A3DBDA6E7A7E29040AA8BB09E866FBC79D9BFEFE303DF83C4820B1D82EED3D83DB7AA1EA3EC4EE87F5F66D6FBC070E97CAA64E5C85150FA21882F098C658722745CE5246A5013E4E4542D9C014574608986052644403FB358AA1F3604A10632F22C63E0188643422DE430C810400E081014974852EBD4848CF9AA10E0518D67602EEA785070AB",
	mem_init2 => X"7120913B30101032010C33376299047A8CF293B3C37B75B5EDA26B38F1AE234B2B2AA1BBB77C648BF23488082223109C21CC0A01023ACC500994A027320722D4000409D347C002B82E5AC61C9080750DF7CB217320410112C840881D14C10011C581401F7FE0A31EF9B5E6A85119186004D73443642A79B90D602008CC33D08D608321B7ABF3CDA45846D636CD10534E1786D0F430A49356302CD9F71E11A23748012BD5A0B6E4E4AA5940FA612278B9E07C9111B9113385EE20A0CDA76D2020989A090199B2014B37062CDC80660C0324EA04B66C83EFC961A04A414F0A265B0C0118CC88916ECE24C22690011D301146968AF1011DD6DECCCA9A093A6C9671",
	mem_init1 => X"73BD514208DC1FC98944F24900CA601C38068C4705E74DF60A0BFD9383410A0C4A9193038C1839C693641716D9ECD584B4EDA56E94D7387FF7CB18D39E6824124A5B8BC65B96B4538CBD5FEFD98678987EEF6511317AB1F6EC0B76DDFF2D6E465652B8853229621AE70C610D9CF0CE23B46C565E4770AD208988450D61A26A452CEC6859434D8DBE66661AF54750D37551BE1FE7B8534BAA9A56F05B4F11B0311858D62EA6CB75358C3B2AF7834F04ECD42446F1AAFF5EBE6B9A6EFFB9D7F7F4C6899B71585C2C82FE8A63F2AEB190479207B83E4C2D68CC370651141A22EC8EADD8EB8C8F99C088E100D3CD3F72C681D195280510C7A6882D5A3AEF589AFBFA",
	mem_init0 => X"5746249A40D4B921EA81804A94F802A74C27E0246A8E072A50605E180F120C117082B265930F52D1332E25DFC5F331680244B4ADA6253DA831C0139DADFDD6C5A44F2201DA727759008C0121B4043341E83C5A57B4AE91A197100ED9F13628B0AA6BEC48302C91B0D580B2798C999814C1344040041A1609113050B0A80351C92B3545549CD865EF0A0EC924A63A3E5C61D20AC8CD425840F3107400000D533BF2E2F8533930BC85942D1276EDB2D67077D216F7DFDD7B0CA0B290815D112649A09801CEAF83A8A820308D9800BE48F03304DCA48044194430C15257D5133FB7D31425A6534A52AB2020CC02221A268EAE6D5625427A55685B09730100D0E040",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N10
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\);

-- Location: LCCOMB_X57_Y12_N16
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout\);

-- Location: M9K_X53_Y18_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y21_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N10
\D[3]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~60_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a11~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a3~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a11~portadataout\,
	combout => \D[3]~60_combout\);

-- Location: M9K_X53_Y17_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y11_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N6
\D[3]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~59_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a27~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a27~portadataout\,
	combout => \D[3]~59_combout\);

-- Location: LCCOMB_X52_Y21_N8
\D[3]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~61_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[3]~59_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[3]~60_combout\,
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datad => \D[3]~59_combout\,
	combout => \D[3]~61_combout\);

-- Location: M9K_X53_Y13_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a35\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y14_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N26
\D[3]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~63_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a43~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a35~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a35~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a43~portadataout\,
	combout => \D[3]~63_combout\);

-- Location: M9K_X33_Y21_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a51\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y22_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a59\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N24
\D[3]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~62_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\ram64k|ram_rtl_0|auto_generated|ram_block1a59~portadataout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\ram64k|ram_rtl_0|auto_generated|ram_block1a51~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a51~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a59~portadataout\,
	combout => \D[3]~62_combout\);

-- Location: LCCOMB_X52_Y21_N18
\D[3]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~64_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[3]~62_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[3]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[3]~63_combout\,
	datad => \D[3]~62_combout\,
	combout => \D[3]~64_combout\);

-- Location: LCCOMB_X52_Y21_N30
\D[3]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~65_combout\ = (\rom_select|nCS~0_combout\ & (((\D[3]~61_combout\) # (\D[3]~64_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout\,
	datab => \rom_select|nCS~0_combout\,
	datac => \D[3]~61_combout\,
	datad => \D[3]~64_combout\,
	combout => \D[3]~65_combout\);

-- Location: LCCOMB_X50_Y21_N14
\sd1|dout[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[3]~3_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(3))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(3),
	datac => \sd1|dout\(3),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[3]~3_combout\);

-- Location: LCCOMB_X50_Y21_N22
\sd1|Selector130~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector130~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.idle~q\,
	datad => \sd1|dout\(3),
	combout => \sd1|Selector130~0_combout\);

-- Location: FF_X50_Y21_N15
\sd1|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[3]~3_combout\,
	asdata => \sd1|Selector130~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(3));

-- Location: LCCOMB_X51_Y21_N14
\D[3]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~58_combout\ = (\SD_nCS~1_combout\ & (\rom_select|Equal0~0_combout\ & (\t80s:cpu|u0|A\(3) & \sd1|dout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \rom_select|Equal0~0_combout\,
	datac => \t80s:cpu|u0|A\(3),
	datad => \sd1|dout\(3),
	combout => \D[3]~58_combout\);

-- Location: LCCOMB_X52_Y21_N12
\D[3]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~66_combout\ = (!\UART_nCS~1_combout\ & ((\D[3]~58_combout\) # ((!\SD_nCS~2_combout\ & \D[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~1_combout\,
	datab => \SD_nCS~2_combout\,
	datac => \D[3]~65_combout\,
	datad => \D[3]~58_combout\,
	combout => \D[3]~66_combout\);

-- Location: LCCOMB_X52_Y21_N28
\D[3]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[3]~57_combout\ = (\UART_nCS~0_combout\ & (\t80s:cpu|u0|A\(0) & (\SD_nCS~1_combout\ & \uart1|RxReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_nCS~0_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \SD_nCS~1_combout\,
	datad => \uart1|RxReg\(3),
	combout => \D[3]~57_combout\);

-- Location: LCCOMB_X52_Y21_N2
\t80s:cpu|u0|IR~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~5_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[3]~66_combout\) # (\D[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[3]~66_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \t80s:cpu|u0|process_0~7_combout\,
	datad => \D[3]~57_combout\,
	combout => \t80s:cpu|u0|IR~5_combout\);

-- Location: LCCOMB_X51_Y21_N16
\t80s:cpu|u0|IR[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[3]~feeder_combout\ = \t80s:cpu|u0|IR~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~5_combout\,
	combout => \t80s:cpu|u0|IR[3]~feeder_combout\);

-- Location: FF_X51_Y21_N17
\t80s:cpu|u0|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[3]~feeder_combout\,
	asdata => \D[3]~67_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(3));

-- Location: LCCOMB_X50_Y29_N30
\t80s:cpu|u0|mcode|Mux237~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux237~0_combout\ = (!\t80s:cpu|u0|IR\(0) & (\t80s:cpu|u0|IR\(1) & ((!\t80s:cpu|u0|IR\(4)) # (!\t80s:cpu|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IR\(3),
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|IR\(1),
	datad => \t80s:cpu|u0|IR\(4),
	combout => \t80s:cpu|u0|mcode|Mux237~0_combout\);

-- Location: LCCOMB_X49_Y29_N12
\t80s:cpu|u0|mcode|IMode[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|IMode[1]~0_combout\ = (((!\t80s:cpu|u0|IR\(2)) # (!\t80s:cpu|u0|mcode|Mux198~0_combout\)) # (!\t80s:cpu|u0|ISet\(1))) # (!\t80s:cpu|u0|mcode|Mux237~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux237~0_combout\,
	datab => \t80s:cpu|u0|ISet\(1),
	datac => \t80s:cpu|u0|mcode|Mux198~0_combout\,
	datad => \t80s:cpu|u0|IR\(2),
	combout => \t80s:cpu|u0|mcode|IMode[1]~0_combout\);

-- Location: FF_X49_Y29_N13
\t80s:cpu|u0|IStatus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|mcode|IMode[1]~0_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|IStatus[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IStatus\(1));

-- Location: LCCOMB_X49_Y29_N22
\t80s:cpu|u0|process_0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~6_combout\ = (!\t80s:cpu|u0|NMICycle~q\ & !\t80s:cpu|u0|Halt_FF~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|NMICycle~q\,
	datad => \t80s:cpu|u0|Halt_FF~q\,
	combout => \t80s:cpu|u0|process_0~6_combout\);

-- Location: LCCOMB_X49_Y29_N26
\t80s:cpu|u0|process_0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_0~7_combout\ = ((\t80s:cpu|u0|IStatus\(1) & (\t80s:cpu|u0|IntCycle~q\ & !\t80s:cpu|u0|IStatus\(0)))) # (!\t80s:cpu|u0|process_0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|IStatus\(1),
	datab => \t80s:cpu|u0|IntCycle~q\,
	datac => \t80s:cpu|u0|process_0~6_combout\,
	datad => \t80s:cpu|u0|IStatus\(0),
	combout => \t80s:cpu|u0|process_0~7_combout\);

-- Location: LCCOMB_X52_Y24_N12
\uart1|RxShiftReg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~15_combout\ = (!\uart1|RxBdDel~q\ & (\uart1|RxShiftReg~0_combout\ & (\uart1|RxShiftReg\(1) & \uart1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxBdDel~q\,
	datab => \uart1|RxShiftReg~0_combout\,
	datac => \uart1|RxShiftReg\(1),
	datad => \uart1|Mux3~1_combout\,
	combout => \uart1|RxShiftReg~15_combout\);

-- Location: LCCOMB_X51_Y24_N0
\uart1|RxShiftReg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg~16_combout\ = (!\uart1|ac_rst~q\ & ((\uart1|RxShiftReg~15_combout\) # ((\uart1|RxShiftReg\(0) & \uart1|RxShiftReg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|RxShiftReg\(0),
	datab => \uart1|ac_rst~q\,
	datac => \uart1|RxShiftReg~15_combout\,
	datad => \uart1|RxShiftReg~3_combout\,
	combout => \uart1|RxShiftReg~16_combout\);

-- Location: LCCOMB_X51_Y24_N22
\uart1|RxShiftReg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxShiftReg[0]~feeder_combout\ = \uart1|RxShiftReg~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxShiftReg~16_combout\,
	combout => \uart1|RxShiftReg[0]~feeder_combout\);

-- Location: FF_X51_Y24_N23
\uart1|RxShiftReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxShiftReg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxShiftReg\(0));

-- Location: LCCOMB_X51_Y28_N26
\uart1|RxReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|RxReg~7_combout\ = (!\uart1|ac_rst~q\ & \uart1|RxShiftReg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|ac_rst~q\,
	datad => \uart1|RxShiftReg\(0),
	combout => \uart1|RxReg~7_combout\);

-- Location: FF_X51_Y28_N27
\uart1|RxReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|RxReg~7_combout\,
	ena => \uart1|RxReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|RxReg\(0));

-- Location: LCCOMB_X51_Y28_N28
\uart1|StatReg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|StatReg[0]~feeder_combout\ = \uart1|RxRdy~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart1|RxRdy~q\,
	combout => \uart1|StatReg[0]~feeder_combout\);

-- Location: FF_X51_Y28_N29
\uart1|StatReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|StatReg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|StatReg\(0));

-- Location: LCCOMB_X51_Y28_N0
\D[0]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~101_combout\ = (\D[7]~116_combout\ & ((\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(0))) # (!\t80s:cpu|u0|A\(0) & ((\uart1|StatReg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D[7]~116_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \uart1|RxReg\(0),
	datad => \uart1|StatReg\(0),
	combout => \D[0]~101_combout\);

-- Location: M9K_X73_Y32_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF9992A37861BB1A6029EC7968F0AB1EBE1DC9A5738A1E2708C379E7E27FCB4131E9A843DE326F907D8FB998696FFECC5CA097FCC0073A1E026DFEE0E0E4CEDF33B828106FEB4A7905E9056FFC085F0281DBDD93B2D6E66CC793C413553436E9FBD1240D6EF6F9B30B1F5AF6B354F7FEEEFF7DB595F92D4431367FB0883BFC864A66CDFFBC67E7EE23C00281D3FBFF7B80E05DD7F3A0235FFE375918725EC80940ADF3FA2132B0810AAEDD8EE6A9E0C8A7C801D655DA7E2EF7A",
	mem_init2 => X"A360DEB3FFF1F397FF2FEFBB5C6E478F93FFAC4FF3D6D999E4473E10079740989137F9898F68A6C57FFF1AF0754710BF18E08991643382A8CE08D1E79D118E2BB7D556FDEB77523EBF08421A1D92FBC77DC75DCEC7F615120F2FC935F759D366244530F7DDE6501F7DE3D9D4007885826317DD40317CB6752E88609E6B7741527D966F3B24FF133F9A5F93E73CD34957F7BF3D5F0CEB87BA1BEF9CA8BACEF37742FD923EFD534B0E72DCD1EAB5869A9827156FE49AB99C22371FAF55A3A9FFADE9A9563E3AF15BD871DBD1C46EEAE252DF1F51F6A37D44997E14DA826FF119A68EFDDDED6F597DB722F8D1C44779998811AD55F96F1DBAE4FA4BD32C4EA29553",
	mem_init1 => X"11F97DC7D57B7F97191E767DEF8F1AEEC4F33591AA6D9C61E08BC2FDF8E3AF74C887F83E5FE7F4153118B15701ABF4026BD31D798526F7376D8733ACCD0F67AC6AADFF906AF39C3DDFDBD844BA9FFBFE24CCBF98A19DB876CE04806B08C231C23D8EAD6A6DDC2FAEA8268F5A61082101DA4FB513F01E886DDCFE7BD40375EAB851A55A3F556B3F8DF3FEFEE1B50FCAEE8C9B54193B50D3744D7662013CF512B153E249694EECD091519D4A4311A9E6A4890007D54D488045F7785ED02C1CE60BF3DCB9B37AC661718E33533E11506FD128E0D9C643635F23DAF69D4639193FBCCF97CA7C9FB3BB9F1B920409FC98C1A7C0E21759500031A028A55557199DC0E9",
	mem_init0 => X"80EAE7AC3FC552EE00F47E4CF946F326E35A796BAF3655FA1817A205878F025632AD7258CBD39B2AFB9EA9467448280795FB5C30F28D531FF6CE8C6B1212A1448235233ACE3F2D8CE04546CE4B012C2FF7EDA7E0EBEA336D697FF1062C89C7070921A30874E20074840F815A9D6A83757E56C79DF47F81883C15CC3F8FBBBEBEA3FA56893A3D3CA69299249205C78B2C1F87FDADE674A97071122C93400758953D98644889490D5B949D9934337ED0AA39DEC7372DFB4C8C61110F428DDC53E7078C74B495AA4522D76B58C8E6AC774DF72725AE29F59569B26891F7935691725B5D25E2774761AD4278071A567BBE73BF04554ED15EB383CF68371E3132ACC9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y31_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80AD047954F564790415341500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y4_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000FB7AEFFF6D76EC07538300BC8AC013826089C1580DE4587878686B7BA577C9FCC0727B042D6A20006D99ABADAED0798430AAFFAA9A981CBB517C1AE7C1AE70D639AB1ABE30E30FD9A34C1FA5C2E3DEB866D53B54F6F6F38040F19B56E553DF5BEE0303B54ED53DBDB05180C14603D6E6DBBCB9BC5B9F3B83AE76C1C7A46492605782A3F7B8B41C84065C61D0EC5A401D802EC936B0271FD1FBFF7F57074CDC6B9E79E44739C962DCC731CC7C4AC5FFBE6F9BFE3F8DFF5BE6FFBFED7FDDB9AF6BDAF0A7B5EE631CB5A52D5AD4A1634D5BF6BDAB5F72F5BDAF8D43FCB77BEFFBFEFF2C7EEEC5B83560CEE3D334D6E8C9019219959B51564800",
	mem_init2 => X"5A26B917B62B44AD136E5CC5352A462034EA8AA50504A60604A4ACA3E08204376240010F3189E68D08353FA84017CD1ABE73FA196120BFFC4CD97E1CD26512609E4934BBC17888AACB21C50BB2281554452A4AAFE54000897FF0C7DD91FA40971213C2928DDEC3C3CAE95290D150A2517FFFFD756B892BBCDA64AAAAAAAA2880688888AAAAAAA94CDAE94D4D81D048AF40338897AB6D6F4DCD6B2838EAD5D52431968928921D7FF24B2F9D3B3553C8E4596745D17EC2E2B5941D03EA747238B4A5DF29BA986EC2012954B9277A9F34728D12D87270057209E9E2C2DF9F540B39C461C72A79D3A4C216FAB82954F4722C935D74ED6EEFA2F07E19DDDDE6486F6F",
	mem_init1 => X"52A9733EDFD36337DBFA0C0B4755321559D564B15954AA26E6025D4BD1295F6A922EDA136869C3774AB4FAC19F0EF4B9A4D4167DE8E0529635D5D6AA9DECE2FEC60801B0023A136CE301B97C4ECCBF2FF994213098842976AAABD0EF137A98A282CD029A0A257690890E2805520820A2D207BE71A8179B02C8761A04B4165170F4EE83CD9DA8572080193313297B6DF5022E0847AD2A8D45000A04142BA2D8000287437626971592269408813094008D55A2E2A003712E295F102E402EBC82E4DE545C541997A5C573F917140013E9715A7CAD4A9B2AA4ACD0DC34955A371637149357449F295F82C8CCA370C40884B35F2016730AA120CD42482EDB9B3DD60C",
	mem_init0 => X"16447F9239E4FEFE48DF98484EC859D388D5111E9FF7945ED7329137F1913050028A1C4B80E22003EEFE1064F27CD07E6E65C905E647FAC0FCBE487F365F27E832DFBE1F69C87F25E8783C92FE2CBF0FFF2CAFD22F722A0AAAA75FB405EE4B03E0349734ED574899AE39D114FD9017DC565262B0B715FC7D0D78EDDDE64EAF4B3631936358D1B0AB08704057C6C2B2EFDFADF37992B44B8144471D1018A3609004C454099AE609D7B772FA4A92D3D0ACAE3AA7C1CD64C602497555EC2AA273DF1E77FEFF3F4E67EDEEFFAF8FEEE4F2EF9EF7C3E2D7FAE9358E712CF1D8C1D2CAC9639FE63FBBB6B77FFFFFFFFF6DB6DBD9BFBE400000000103710301037133B3",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../roms/SCMonitor-v100-S3-SCS3-32k-ROM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "ROM_Page_Select:rom_select|SCM_V100_S3_SCS3_32K:\scm:rom32k|SCM_V100_S3_SCS3_32K_LITE:rom32k|altsyncram:altsyncram_component|altsyncram_e6t3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]~0_combout\,
	portaaddr => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y12_N30
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\);

-- Location: LCCOMB_X52_Y28_N24
\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout\ = (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\ & ((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24~portadataout\))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # 
-- (!\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datac => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout\,
	combout => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout\);

-- Location: M9K_X53_Y28_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode559w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y36_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode548w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N26
\D[0]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~93_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a24~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \D[0]~93_combout\);

-- Location: M9K_X53_Y32_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode537w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y28_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode431w\(3),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode519w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N20
\D[0]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~94_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a8~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \D[0]~94_combout\);

-- Location: LCCOMB_X52_Y28_N8
\D[0]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~95_combout\ = (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[0]~93_combout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[0]~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[0]~93_combout\,
	datad => \D[0]~94_combout\,
	combout => \D[0]~95_combout\);

-- Location: M9K_X53_Y33_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode581w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y34_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode570w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N14
\D[0]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~97_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a40~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a32~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a40~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a32~portadataout\,
	combout => \D[0]~97_combout\);

-- Location: M9K_X33_Y32_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode603w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y40_N0
\ram64k|ram_rtl_0|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "single_port_ram:ram64k|altsyncram:ram_rtl_0|altsyncram_gt31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ram64k|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \ram64k|ram_rtl_0|auto_generated|rden_decode|w_anode592w\(3),
	portadatain => \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram64k|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N10
\D[0]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~96_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & (\ram64k|ram_rtl_0|auto_generated|ram_block1a56~portadataout\)) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\ram64k|ram_rtl_0|auto_generated|ram_block1a48~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \ram64k|ram_rtl_0|auto_generated|ram_block1a56~portadataout\,
	datad => \ram64k|ram_rtl_0|auto_generated|ram_block1a48~portadataout\,
	combout => \D[0]~96_combout\);

-- Location: LCCOMB_X52_Y28_N12
\D[0]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~98_combout\ = (\ram64k|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\D[0]~96_combout\))) # (!\ram64k|ram_rtl_0|auto_generated|address_reg_a\(1) & (\D[0]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \ram64k|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \D[0]~97_combout\,
	datad => \D[0]~96_combout\,
	combout => \D[0]~98_combout\);

-- Location: LCCOMB_X52_Y28_N30
\D[0]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~99_combout\ = (\rom_select|nCS~0_combout\ & (((\D[0]~95_combout\) # (\D[0]~98_combout\)))) # (!\rom_select|nCS~0_combout\ & (\rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_select|nCS~0_combout\,
	datab => \rom_select|scm:rom32k|rom32k|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout\,
	datac => \D[0]~95_combout\,
	datad => \D[0]~98_combout\,
	combout => \D[0]~99_combout\);

-- Location: LCCOMB_X50_Y21_N2
\sd1|dout[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[0]~0_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(0))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(0),
	datab => \sd1|sd_read_flag~0_combout\,
	datad => \sd1|dout\(0),
	combout => \sd1|dout[0]~0_combout\);

-- Location: LCCOMB_X50_Y28_N14
\sd1|dout[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|dout[0]~feeder_combout\ = \sd1|dout[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout[0]~0_combout\,
	combout => \sd1|dout[0]~feeder_combout\);

-- Location: LCCOMB_X50_Y21_N10
\sd1|Selector133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector133~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.idle~q\,
	datad => \sd1|dout\(0),
	combout => \sd1|Selector133~0_combout\);

-- Location: FF_X50_Y28_N15
\sd1|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|dout[0]~feeder_combout\,
	asdata => \sd1|Selector133~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(0));

-- Location: LCCOMB_X51_Y28_N30
\D[0]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~92_combout\ = (\t80s:cpu|u0|A\(3) & (\rom_select|Equal0~0_combout\ & (\SD_nCS~1_combout\ & \sd1|dout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(3),
	datab => \rom_select|Equal0~0_combout\,
	datac => \SD_nCS~1_combout\,
	datad => \sd1|dout\(0),
	combout => \D[0]~92_combout\);

-- Location: LCCOMB_X52_Y28_N18
\D[0]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~100_combout\ = (!\UART_nCS~1_combout\ & ((\D[0]~92_combout\) # ((!\SD_nCS~2_combout\ & \D[0]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~2_combout\,
	datab => \UART_nCS~1_combout\,
	datac => \D[0]~99_combout\,
	datad => \D[0]~92_combout\,
	combout => \D[0]~100_combout\);

-- Location: LCCOMB_X52_Y28_N28
\t80s:cpu|u0|IR~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR~8_combout\ = (\t80s:cpu|u0|process_0~5_combout\) # ((!\t80s:cpu|u0|process_0~7_combout\ & ((\D[0]~101_combout\) # (\D[0]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_0~7_combout\,
	datab => \t80s:cpu|u0|process_0~5_combout\,
	datac => \D[0]~101_combout\,
	datad => \D[0]~100_combout\,
	combout => \t80s:cpu|u0|IR~8_combout\);

-- Location: LCCOMB_X52_Y28_N16
\t80s:cpu|u0|IR[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|IR[0]~feeder_combout\ = \t80s:cpu|u0|IR~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|IR~8_combout\,
	combout => \t80s:cpu|u0|IR[0]~feeder_combout\);

-- Location: FF_X52_Y28_N17
\t80s:cpu|u0|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|IR[0]~feeder_combout\,
	asdata => \D[0]~103_combout\,
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|IR\(0));

-- Location: LCCOMB_X44_Y30_N30
\t80s:cpu|u0|ISet~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ISet~1_combout\ = (\t80s:cpu|u0|ISet~0_combout\ & (((!\t80s:cpu|u0|Equal3~2_combout\) # (!\t80s:cpu|u0|mcode|Mux116~0_combout\)) # (!\t80s:cpu|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet~0_combout\,
	datab => \t80s:cpu|u0|IR\(0),
	datac => \t80s:cpu|u0|mcode|Mux116~0_combout\,
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|ISet~1_combout\);

-- Location: FF_X44_Y30_N31
\t80s:cpu|u0|ISet[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|ISet~1_combout\,
	clrn => \nRST~input_o\,
	sclr => \t80s:cpu|u0|ALT_INV_process_0~4_combout\,
	ena => \t80s:cpu|u0|ISet[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|ISet\(1));

-- Location: LCCOMB_X46_Y27_N22
\t80s:cpu|u0|mcode|Mux279~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|mcode|Mux279~0_combout\ = (!\t80s:cpu|u0|ISet\(1) & !\t80s:cpu|u0|ISet\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t80s:cpu|u0|ISet\(1),
	datad => \t80s:cpu|u0|ISet\(0),
	combout => \t80s:cpu|u0|mcode|Mux279~0_combout\);

-- Location: LCCOMB_X44_Y30_N18
\t80s:cpu|u0|ISet~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|ISet~0_combout\ = (\t80s:cpu|u0|mcode|Mux279~0_combout\ & (\t80s:cpu|u0|mcode|Mux115~0_combout\ & (\t80s:cpu|u0|IR\(2) & \t80s:cpu|u0|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Mux279~0_combout\,
	datab => \t80s:cpu|u0|mcode|Mux115~0_combout\,
	datac => \t80s:cpu|u0|IR\(2),
	datad => \t80s:cpu|u0|Equal3~2_combout\,
	combout => \t80s:cpu|u0|ISet~0_combout\);

-- Location: LCCOMB_X45_Y28_N6
\t80s:cpu|u0|XY_State[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|XY_State[1]~0_combout\ = (\t80s:cpu|u0|ISet~0_combout\ & (\t80s:cpu|u0|mcode|Mux116~1_combout\ & \t80s:cpu|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|ISet~0_combout\,
	datac => \t80s:cpu|u0|mcode|Mux116~1_combout\,
	datad => \t80s:cpu|u0|IR\(5),
	combout => \t80s:cpu|u0|XY_State[1]~0_combout\);

-- Location: FF_X45_Y28_N7
\t80s:cpu|u0|XY_State[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|XY_State[1]~0_combout\,
	clrn => \nRST~input_o\,
	ena => \t80s:cpu|u0|XY_State[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|XY_State\(1));

-- Location: LCCOMB_X44_Y26_N8
\t80s:cpu|u0|RegAddrC~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrC~2_combout\ = (\t80s:cpu|u0|Alternate~q\ & (!\t80s:cpu|Equal0~5_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\) # (!\t80s:cpu|u0|process_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Alternate~q\,
	datab => \t80s:cpu|u0|process_1~8_combout\,
	datac => \t80s:cpu|u0|RegAddrA~0_combout\,
	datad => \t80s:cpu|Equal0~5_combout\,
	combout => \t80s:cpu|u0|RegAddrC~2_combout\);

-- Location: LCCOMB_X44_Y26_N28
\t80s:cpu|u0|RegAddrC~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|RegAddrC~3_combout\ = (\t80s:cpu|u0|RegAddrC~2_combout\) # ((\t80s:cpu|u0|XY_State\(1) & ((\t80s:cpu|Equal0~5_combout\) # (\t80s:cpu|u0|process_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|XY_State\(1),
	datab => \t80s:cpu|Equal0~5_combout\,
	datac => \t80s:cpu|u0|RegAddrC~2_combout\,
	datad => \t80s:cpu|u0|process_1~8_combout\,
	combout => \t80s:cpu|u0|RegAddrC~3_combout\);

-- Location: FF_X44_Y26_N29
\t80s:cpu|u0|RegAddrC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|RegAddrC~3_combout\,
	ena => \t80s:cpu|u0|ALT_INV_BusAck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RegAddrC\(2));

-- Location: LCCOMB_X41_Y24_N24
\t80s:cpu|u0|Add1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~57_combout\ = (\t80s:cpu|u0|mcode|Mux294~0_combout\ & ((\t80s:cpu|u0|RegAddrC\(2) & ((\t80s:cpu|u0|Regs|Mux43~1_combout\))) # (!\t80s:cpu|u0|RegAddrC\(2) & (\t80s:cpu|u0|Regs|Mux43~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|RegAddrC\(2),
	datab => \t80s:cpu|u0|mcode|Mux294~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux43~3_combout\,
	datad => \t80s:cpu|u0|Regs|Mux43~1_combout\,
	combout => \t80s:cpu|u0|Add1~57_combout\);

-- Location: LCCOMB_X44_Y24_N24
\t80s:cpu|u0|Add1~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~53_combout\ = (\t80s:cpu|u0|process_1~4_combout\ & ((\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & (\t80s:cpu|u0|PC\(4))) # (!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\ & ((\t80s:cpu|u0|TmpAddr\(4)))))) # (!\t80s:cpu|u0|process_1~4_combout\ & 
-- (((\t80s:cpu|u0|TmpAddr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|PC\(4),
	datab => \t80s:cpu|u0|TmpAddr\(4),
	datac => \t80s:cpu|u0|process_1~4_combout\,
	datad => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	combout => \t80s:cpu|u0|Add1~53_combout\);

-- Location: LCCOMB_X44_Y24_N22
\t80s:cpu|u0|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~54_combout\ = (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|RegAddrA~0_combout\ & (\t80s:cpu|u0|Regs|Mux43~4_combout\)) # (!\t80s:cpu|u0|RegAddrA~0_combout\ & ((\t80s:cpu|u0|Add1~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|RegAddrA~0_combout\,
	datac => \t80s:cpu|u0|Regs|Mux43~4_combout\,
	datad => \t80s:cpu|u0|Add1~53_combout\,
	combout => \t80s:cpu|u0|Add1~54_combout\);

-- Location: LCCOMB_X44_Y24_N0
\t80s:cpu|u0|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~52_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|mcode|Mux266~1_combout\ & ((\t80s:cpu|u0|Add1~50_combout\))) # (!\t80s:cpu|u0|mcode|Mux266~1_combout\ & (\t80s:cpu|u0|TmpAddr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	datab => \t80s:cpu|u0|mcode|Mux266~1_combout\,
	datac => \t80s:cpu|u0|TmpAddr\(4),
	datad => \t80s:cpu|u0|Add1~50_combout\,
	combout => \t80s:cpu|u0|Add1~52_combout\);

-- Location: LCCOMB_X44_Y24_N4
\t80s:cpu|u0|Add1~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~55_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & (((\t80s:cpu|u0|PC\(4))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\ & ((\t80s:cpu|u0|Add1~54_combout\) # ((\t80s:cpu|u0|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~54_combout\,
	datab => \t80s:cpu|u0|PC\(4),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[0]~4_combout\,
	datad => \t80s:cpu|u0|Add1~52_combout\,
	combout => \t80s:cpu|u0|Add1~55_combout\);

-- Location: LCCOMB_X42_Y24_N0
\t80s:cpu|u0|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~48_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & (((\t80s:cpu|DI_Reg\(4))))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & (!\t80s:cpu|u0|SP\(4))) # 
-- (!\t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\ & ((\t80s:cpu|DI_Reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|SP\(4),
	datab => \t80s:cpu|DI_Reg\(4),
	datac => \t80s:cpu|u0|mcode|Set_Addr_To[2]~0_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[0]~2_combout\,
	combout => \t80s:cpu|u0|Add1~48_combout\);

-- Location: LCCOMB_X43_Y24_N2
\t80s:cpu|u0|Add1~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~49_combout\ = (\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & ((\t80s:cpu|u0|Add1~48_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\ & (\t80s:cpu|u0|Regs|Mux43~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|Regs|Mux43~4_combout\,
	datac => \t80s:cpu|u0|Add1~48_combout\,
	datad => \t80s:cpu|u0|mcode|Set_Addr_To[2]~3_combout\,
	combout => \t80s:cpu|u0|Add1~49_combout\);

-- Location: LCCOMB_X43_Y24_N8
\t80s:cpu|u0|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~56_combout\ = (\t80s:cpu|u0|Add1~4_combout\ & ((\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & ((\t80s:cpu|u0|Add1~49_combout\))) # (!\t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\ & (\t80s:cpu|u0|Add1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~55_combout\,
	datab => \t80s:cpu|u0|mcode|Set_Addr_To[1]~6_combout\,
	datac => \t80s:cpu|u0|Add1~4_combout\,
	datad => \t80s:cpu|u0|Add1~49_combout\,
	combout => \t80s:cpu|u0|Add1~56_combout\);

-- Location: LCCOMB_X43_Y24_N4
\t80s:cpu|u0|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Add1~58_combout\ = (\t80s:cpu|u0|PC~20_combout\) # ((!\t80s:cpu|u0|mcode|Mux287~1_combout\ & ((\t80s:cpu|u0|Add1~57_combout\) # (\t80s:cpu|u0|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Add1~57_combout\,
	datab => \t80s:cpu|u0|mcode|Mux287~1_combout\,
	datac => \t80s:cpu|u0|Add1~56_combout\,
	datad => \t80s:cpu|u0|PC~20_combout\,
	combout => \t80s:cpu|u0|Add1~58_combout\);

-- Location: LCCOMB_X49_Y24_N26
\t80s:cpu|u0|A[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|A[4]~feeder_combout\ = \t80s:cpu|u0|Add1~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|Add1~58_combout\,
	combout => \t80s:cpu|u0|A[4]~feeder_combout\);

-- Location: FF_X49_Y24_N27
\t80s:cpu|u0|A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|A[4]~feeder_combout\,
	asdata => \t80s:cpu|u0|R\(4),
	clrn => \nRST~input_o\,
	sload => \t80s:cpu|u0|process_0~4_combout\,
	ena => \t80s:cpu|u0|A[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|A\(4));

-- Location: LCCOMB_X50_Y24_N16
\SD_nCS~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SD_nCS~0_combout\ = (\t80s:cpu|u0|A\(6)) # ((\IO_nWR~combout\ & ((!\t80s:cpu|IORQ_n~q\) # (!\t80s:cpu|RD_n~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|RD_n~q\,
	datab => \t80s:cpu|u0|A\(6),
	datac => \t80s:cpu|IORQ_n~q\,
	datad => \IO_nWR~combout\,
	combout => \SD_nCS~0_combout\);

-- Location: LCCOMB_X50_Y24_N0
\SD_nCS~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \SD_nCS~1_combout\ = (!\t80s:cpu|u0|A\(4) & (!\t80s:cpu|u0|A\(5) & (\t80s:cpu|u0|A\(7) & !\SD_nCS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(4),
	datab => \t80s:cpu|u0|A\(5),
	datac => \t80s:cpu|u0|A\(7),
	datad => \SD_nCS~0_combout\,
	combout => \SD_nCS~1_combout\);

-- Location: LCCOMB_X51_Y28_N6
\D[0]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~102_combout\ = (\t80s:cpu|u0|A\(0) & (\uart1|RxReg\(0))) # (!\t80s:cpu|u0|A\(0) & ((\uart1|StatReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(0),
	datac => \uart1|RxReg\(0),
	datad => \uart1|StatReg\(0),
	combout => \D[0]~102_combout\);

-- Location: LCCOMB_X52_Y28_N22
\D[0]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \D[0]~103_combout\ = (\D[0]~100_combout\) # ((\SD_nCS~1_combout\ & (\UART_nCS~0_combout\ & \D[0]~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \UART_nCS~0_combout\,
	datac => \D[0]~102_combout\,
	datad => \D[0]~100_combout\,
	combout => \D[0]~103_combout\);

-- Location: LCCOMB_X43_Y27_N30
\t80s:cpu|u0|Equal57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|Equal57~0_combout\ = (!\t80s:cpu|u0|TState\(0) & (!\t80s:cpu|u0|TState\(1) & !\t80s:cpu|u0|TState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t80s:cpu|u0|TState\(0),
	datac => \t80s:cpu|u0|TState\(1),
	datad => \t80s:cpu|u0|TState\(2),
	combout => \t80s:cpu|u0|Equal57~0_combout\);

-- Location: LCCOMB_X43_Y27_N18
\t80s:cpu|u0|M1_n~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|M1_n~0_combout\ = (!\t80s:cpu|u0|Equal57~0_combout\ & (((\t80s:cpu|Equal0~3_combout\ & \t80s:cpu|process_0~0_combout\)) # (!\t80s:cpu|u0|M1_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|Equal0~3_combout\,
	datab => \t80s:cpu|u0|M1_n~q\,
	datac => \t80s:cpu|u0|Equal57~0_combout\,
	datad => \t80s:cpu|process_0~0_combout\,
	combout => \t80s:cpu|u0|M1_n~0_combout\);

-- Location: LCCOMB_X43_Y27_N28
\t80s:cpu|u0|M1_n~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|M1_n~3_combout\ = ((\t80s:cpu|u0|M1_n~2_combout\ & ((!\t80s:cpu|u0|NextIs_XY_Fetch~1_combout\) # (!\t80s:cpu|u0|process_1~4_combout\)))) # (!\t80s:cpu|u0|M1_n~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|process_1~4_combout\,
	datab => \t80s:cpu|u0|M1_n~2_combout\,
	datac => \t80s:cpu|u0|NextIs_XY_Fetch~1_combout\,
	datad => \t80s:cpu|u0|M1_n~0_combout\,
	combout => \t80s:cpu|u0|M1_n~3_combout\);

-- Location: FF_X43_Y27_N29
\t80s:cpu|u0|M1_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|M1_n~3_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|M1_n~q\);

-- Location: LCCOMB_X49_Y26_N30
\uart1|TxReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~5_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(0),
	combout => \uart1|TxReg~5_combout\);

-- Location: LCCOMB_X49_Y26_N4
\uart1|TxReg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg[0]~feeder_combout\ = \uart1|TxReg~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart1|TxReg~5_combout\,
	combout => \uart1|TxReg[0]~feeder_combout\);

-- Location: LCCOMB_X50_Y24_N8
\uart1|TxReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~6_combout\ = (\t80s:cpu|WR_n~q\ & (!\t80s:cpu|u0|A\(2) & (!\t80s:cpu|u0|A\(3) & !\t80s:cpu|u0|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|WR_n~q\,
	datab => \t80s:cpu|u0|A\(2),
	datac => \t80s:cpu|u0|A\(3),
	datad => \t80s:cpu|u0|A\(1),
	combout => \uart1|TxReg~6_combout\);

-- Location: LCCOMB_X50_Y26_N26
\uart1|TxReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxReg~7_combout\ = ((\SD_nCS~1_combout\ & (\t80s:cpu|u0|A\(0) & \uart1|TxReg~6_combout\))) # (!\nRST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_nCS~1_combout\,
	datab => \t80s:cpu|u0|A\(0),
	datac => \nRST~input_o\,
	datad => \uart1|TxReg~6_combout\,
	combout => \uart1|TxReg~7_combout\);

-- Location: FF_X49_Y26_N5
\uart1|TxReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxReg[0]~feeder_combout\,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(0));

-- Location: LCCOMB_X50_Y26_N12
\uart1|CtrlReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|CtrlReg~4_combout\ = (\nRST~input_o\ & \t80s:cpu|u0|DO\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nRST~input_o\,
	datad => \t80s:cpu|u0|DO\(1),
	combout => \uart1|CtrlReg~4_combout\);

-- Location: FF_X50_Y26_N9
\uart1|TxReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|CtrlReg~4_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(1));

-- Location: FF_X50_Y26_N3
\uart1|TxReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~8_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(7));

-- Location: LCCOMB_X54_Y26_N12
\uart1|TxShiftReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxShiftReg~2_combout\ = (\uart1|TxState.TxState_Idle~q\ & (((\uart1|TxState.TxState_Data~q\)))) # (!\uart1|TxState.TxState_Idle~q\ & (\uart1|TxReq~q\ & ((\uart1|TxReg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxReq~q\,
	datab => \uart1|TxState.TxState_Data~q\,
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxReg\(7),
	combout => \uart1|TxShiftReg~2_combout\);

-- Location: LCCOMB_X54_Y26_N28
\uart1|TxShiftReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxShiftReg~3_combout\ = (\uart1|acia_tx_transmit~0_combout\ & (((\uart1|TxShiftReg\(7))))) # (!\uart1|acia_tx_transmit~0_combout\ & ((\uart1|TxShiftReg~2_combout\) # ((!\uart1|Selector33~0_combout\ & \uart1|TxShiftReg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxShiftReg~2_combout\,
	datab => \uart1|Selector33~0_combout\,
	datac => \uart1|TxShiftReg\(7),
	datad => \uart1|acia_tx_transmit~0_combout\,
	combout => \uart1|TxShiftReg~3_combout\);

-- Location: FF_X54_Y26_N23
\uart1|TxShiftReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxShiftReg~3_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(7));

-- Location: FF_X50_Y26_N23
\uart1|TxReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~1_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(6));

-- Location: LCCOMB_X49_Y26_N12
\uart1|Selector24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector24~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & (\uart1|TxShiftReg\(7))) # (!\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxReg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxShiftReg\(7),
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxReg\(6),
	combout => \uart1|Selector24~0_combout\);

-- Location: LCCOMB_X52_Y26_N12
\uart1|TxShiftReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxShiftReg~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & (\uart1|TxState.TxState_Data~q\)) # (!\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxReq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxState.TxState_Idle~q\,
	datac => \uart1|TxState.TxState_Data~q\,
	datad => \uart1|TxReq~q\,
	combout => \uart1|TxShiftReg~0_combout\);

-- Location: LCCOMB_X52_Y26_N26
\uart1|TxShiftReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxShiftReg~1_combout\ = (\uart1|ac_rst~q\) # ((\uart1|TxShiftReg~0_combout\ & (!\uart1|TxBdDel~q\ & \uart1|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxShiftReg~0_combout\,
	datab => \uart1|ac_rst~q\,
	datac => \uart1|TxBdDel~q\,
	datad => \uart1|Mux4~3_combout\,
	combout => \uart1|TxShiftReg~1_combout\);

-- Location: FF_X49_Y26_N13
\uart1|TxShiftReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector24~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(6));

-- Location: FF_X50_Y26_N19
\uart1|TxReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~0_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(5));

-- Location: LCCOMB_X49_Y26_N22
\uart1|Selector25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector25~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & (\uart1|TxShiftReg\(6))) # (!\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxShiftReg\(6),
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxReg\(5),
	combout => \uart1|Selector25~0_combout\);

-- Location: FF_X49_Y26_N23
\uart1|TxShiftReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector25~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(5));

-- Location: FF_X50_Y26_N5
\uart1|TxReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~4_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(4));

-- Location: LCCOMB_X49_Y26_N20
\uart1|Selector26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector26~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & (\uart1|TxShiftReg\(5))) # (!\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxShiftReg\(5),
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxReg\(4),
	combout => \uart1|Selector26~0_combout\);

-- Location: FF_X49_Y26_N21
\uart1|TxShiftReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector26~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(4));

-- Location: FF_X50_Y26_N31
\uart1|TxReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~3_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(3));

-- Location: LCCOMB_X49_Y26_N10
\uart1|Selector27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector27~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & (\uart1|TxShiftReg\(4))) # (!\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Idle~q\,
	datab => \uart1|TxShiftReg\(4),
	datac => \uart1|TxReg\(3),
	combout => \uart1|Selector27~0_combout\);

-- Location: FF_X49_Y26_N11
\uart1|TxShiftReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector27~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(3));

-- Location: FF_X50_Y26_N25
\uart1|TxReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxReg~2_combout\,
	sload => VCC,
	ena => \uart1|TxReg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxReg\(2));

-- Location: LCCOMB_X49_Y26_N28
\uart1|Selector28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector28~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & (\uart1|TxShiftReg\(3))) # (!\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxShiftReg\(3),
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxReg\(2),
	combout => \uart1|Selector28~0_combout\);

-- Location: FF_X49_Y26_N29
\uart1|TxShiftReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector28~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(2));

-- Location: LCCOMB_X49_Y26_N26
\uart1|Selector29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector29~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxShiftReg\(2)))) # (!\uart1|TxState.TxState_Idle~q\ & (\uart1|TxReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Idle~q\,
	datac => \uart1|TxReg\(1),
	datad => \uart1|TxShiftReg\(2),
	combout => \uart1|Selector29~0_combout\);

-- Location: FF_X49_Y26_N27
\uart1|TxShiftReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector29~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(1));

-- Location: LCCOMB_X49_Y26_N24
\uart1|Selector30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector30~0_combout\ = (\uart1|TxState.TxState_Idle~q\ & ((\uart1|TxShiftReg\(1)))) # (!\uart1|TxState.TxState_Idle~q\ & (\uart1|TxReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Idle~q\,
	datab => \uart1|TxReg\(0),
	datac => \uart1|TxShiftReg\(1),
	combout => \uart1|Selector30~0_combout\);

-- Location: FF_X49_Y26_N25
\uart1|TxShiftReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|Selector30~0_combout\,
	sclr => \uart1|ac_rst~q\,
	ena => \uart1|TxShiftReg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxShiftReg\(0));

-- Location: LCCOMB_X51_Y26_N28
\uart1|Selector22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Selector22~0_combout\ = (\uart1|TxShiftReg\(0) & \uart1|TxState.TxState_Data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxShiftReg\(0),
	datad => \uart1|TxState.TxState_Data~q\,
	combout => \uart1|Selector22~0_combout\);

-- Location: LCCOMB_X54_Y26_N30
\uart1|TxParity~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxParity~0_combout\ = (\uart1|TxState.TxState_Data~q\ & (\uart1|TxShiftReg\(0) $ (\uart1|TxParity~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|TxShiftReg\(0),
	datac => \uart1|TxParity~q\,
	datad => \uart1|TxState.TxState_Data~q\,
	combout => \uart1|TxParity~0_combout\);

-- Location: LCCOMB_X54_Y26_N6
\uart1|TxParity~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxParity~2_combout\ = (\uart1|acia_tx_transmit~0_combout\ & (((\uart1|TxParity~q\)))) # (!\uart1|acia_tx_transmit~0_combout\ & ((\uart1|TxParity~0_combout\) # ((\uart1|TxParity~1_combout\ & \uart1|TxParity~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxParity~1_combout\,
	datab => \uart1|TxParity~q\,
	datac => \uart1|TxParity~0_combout\,
	datad => \uart1|acia_tx_transmit~0_combout\,
	combout => \uart1|TxParity~2_combout\);

-- Location: FF_X54_Y26_N31
\uart1|TxParity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \uart1|TxParity~2_combout\,
	sclr => \uart1|ac_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxParity~q\);

-- Location: LCCOMB_X51_Y26_N24
\uart1|TxDat~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxDat~0_combout\ = (\uart1|ac_rst~q\) # ((\uart1|TxState.TxState_Parity~q\ & (\uart1|TxParity~q\ $ (!\uart1|CtrlReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxParity~q\,
	datab => \uart1|TxState.TxState_Parity~q\,
	datac => \uart1|CtrlReg\(2),
	datad => \uart1|ac_rst~q\,
	combout => \uart1|TxDat~0_combout\);

-- Location: LCCOMB_X51_Y26_N14
\uart1|TxDat~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|TxDat~1_combout\ = (!\uart1|TxState.TxState_Stop~q\ & (!\uart1|Selector22~0_combout\ & (\uart1|TxState.TxState_Idle~q\ & !\uart1|TxDat~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|TxState.TxState_Stop~q\,
	datab => \uart1|Selector22~0_combout\,
	datac => \uart1|TxState.TxState_Idle~q\,
	datad => \uart1|TxDat~0_combout\,
	combout => \uart1|TxDat~1_combout\);

-- Location: FF_X51_Y26_N15
\uart1|TxDat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \uart1|TxDat~1_combout\,
	ena => \uart1|TxDat~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart1|TxDat~q\);

-- Location: LCCOMB_X50_Y26_N4
\uart1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux0~0_combout\ = (!\uart1|TxDat~q\ & ((!\uart1|CtrlReg\(6)) # (!\uart1|CtrlReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart1|CtrlReg\(5),
	datab => \uart1|TxDat~q\,
	datad => \uart1|CtrlReg\(6),
	combout => \uart1|Mux0~0_combout\);

-- Location: LCCOMB_X41_Y27_N0
\t80s:cpu|u0|process_5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \t80s:cpu|u0|process_5~0_combout\ = (\t80s:cpu|Equal0~3_combout\ & ((\t80s:cpu|u0|Equal57~1_combout\) # ((\t80s:cpu|u0|Equal57~2_combout\ & \nWAIT~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|Equal57~1_combout\,
	datab => \t80s:cpu|u0|Equal57~2_combout\,
	datac => \t80s:cpu|Equal0~3_combout\,
	datad => \nWAIT~input_o\,
	combout => \t80s:cpu|u0|process_5~0_combout\);

-- Location: FF_X41_Y27_N1
\t80s:cpu|u0|RFSH_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \t80s:cpu|u0|process_5~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \t80s:cpu|u0|RFSH_n~q\);

-- Location: LCCOMB_X50_Y26_N30
\uart1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \uart1|Mux2~0_combout\ = (!\uart1|CtrlReg\(5) & \uart1|CtrlReg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart1|CtrlReg\(5),
	datad => \uart1|CtrlReg\(6),
	combout => \uart1|Mux2~0_combout\);

-- Location: LCCOMB_X51_Y17_N0
\sd1|cmd_out~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|cmd_out~0_combout\ = (\sd1|Equal9~2_combout\) # (!\sd1|sclk_sig~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|cmd_out~0_combout\);

-- Location: LCCOMB_X54_Y20_N8
\sd1|process_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_1~0_combout\ = (!\t80s:cpu|u0|A\(2) & (!\sd1|process_5~0_combout\ & (!\t80s:cpu|u0|A\(0) & !\t80s:cpu|u0|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(2),
	datab => \sd1|process_5~0_combout\,
	datac => \t80s:cpu|u0|A\(0),
	datad => \t80s:cpu|u0|A\(1),
	combout => \sd1|process_1~0_combout\);

-- Location: FF_X54_Y20_N17
\sd1|din_latched[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(3),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(3));

-- Location: LCCOMB_X54_Y20_N16
\sd1|Selector121~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector121~2_combout\ = ((\sd1|din_latched\(3) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(3),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector121~2_combout\);

-- Location: LCCOMB_X52_Y20_N22
\sd1|Selector121~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector121~3_combout\ = (\sd1|Equal11~0_combout\ & (\sd1|data_sig\(3))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector121~2_combout\) # ((\sd1|data_sig\(3) & !\sd1|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|data_sig\(3),
	datab => \sd1|Equal11~0_combout\,
	datac => \sd1|process_5~0_combout\,
	datad => \sd1|Selector121~2_combout\,
	combout => \sd1|Selector121~3_combout\);

-- Location: LCCOMB_X52_Y20_N14
\sd1|Selector121~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector121~0_combout\ = (\sd1|state.idle~q\) # ((\sd1|state.write_block_data~q\) # ((\sd1|data_sig\(3)) # (\sd1|state.write_block_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|data_sig\(3),
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector121~0_combout\);

-- Location: LCCOMB_X52_Y20_N10
\sd1|Selector122~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector122~0_combout\ = (\sd1|state.idle~q\) # ((\sd1|data_sig\(2)) # ((\sd1|state.write_block_byte~q\) # (\sd1|state.write_block_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|data_sig\(2),
	datac => \sd1|state.write_block_byte~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector122~0_combout\);

-- Location: LCCOMB_X52_Y20_N6
\sd1|Selector123~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector123~0_combout\ = (\sd1|state.idle~q\) # ((\sd1|data_sig\(1)) # ((\sd1|state.write_block_byte~q\) # (\sd1|state.write_block_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|data_sig\(1),
	datac => \sd1|state.write_block_byte~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector123~0_combout\);

-- Location: LCCOMB_X52_Y19_N10
\sd1|Equal14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal14~0_combout\ = (\sd1|byte_counter\(0) & (\sd1|Equal10~1_combout\ & (\sd1|byte_counter\(1) & \sd1|byte_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datab => \sd1|Equal10~1_combout\,
	datac => \sd1|byte_counter\(1),
	datad => \sd1|byte_counter\(9),
	combout => \sd1|Equal14~0_combout\);

-- Location: FF_X54_Y20_N19
\sd1|din_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(0),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(0));

-- Location: LCCOMB_X54_Y20_N18
\sd1|Selector124~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector124~1_combout\ = (!\sd1|Equal14~0_combout\ & (\sd1|din_latched\(0) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal14~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(0),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector124~1_combout\);

-- Location: LCCOMB_X52_Y19_N0
\sd1|Selector124~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector124~2_combout\ = (\sd1|Equal10~2_combout\ & ((\sd1|byte_counter\(0) & ((\sd1|Selector124~1_combout\) # (!\sd1|byte_counter\(1)))) # (!\sd1|byte_counter\(0) & ((\sd1|byte_counter\(1)))))) # (!\sd1|Equal10~2_combout\ & 
-- (((\sd1|Selector124~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|byte_counter\(0),
	datab => \sd1|Selector124~1_combout\,
	datac => \sd1|byte_counter\(1),
	datad => \sd1|Equal10~2_combout\,
	combout => \sd1|Selector124~2_combout\);

-- Location: LCCOMB_X52_Y20_N18
\sd1|WideOr40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr40~0_combout\ = (\sd1|state.idle~q\) # ((\sd1|state.write_block_data~q\) # (\sd1|state.write_block_byte~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|state.write_block_data~q\,
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|WideOr40~0_combout\);

-- Location: LCCOMB_X52_Y20_N24
\sd1|Selector124~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector124~0_combout\ = (\sd1|data_sig\(0)) # ((\sd1|WideOr40~0_combout\ & ((!\sd1|state.write_block_byte~q\) # (!\sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out~0_combout\,
	datab => \sd1|WideOr40~0_combout\,
	datac => \sd1|data_sig\(0),
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector124~0_combout\);

-- Location: LCCOMB_X52_Y20_N30
\sd1|Selector124~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector124~3_combout\ = (\sd1|data_sig\(0) & ((\sd1|Equal11~0_combout\) # ((!\sd1|Equal14~0_combout\ & !\sd1|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal14~0_combout\,
	datab => \sd1|process_5~0_combout\,
	datac => \sd1|data_sig\(0),
	datad => \sd1|Equal11~0_combout\,
	combout => \sd1|Selector124~3_combout\);

-- Location: LCCOMB_X52_Y20_N26
\sd1|Selector124~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector124~4_combout\ = (\sd1|Selector124~0_combout\ & ((\sd1|Selector124~2_combout\) # ((\sd1|Selector124~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector124~2_combout\,
	datab => \sd1|Selector124~0_combout\,
	datac => \sd1|Selector124~3_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector124~4_combout\);

-- Location: FF_X52_Y20_N27
\sd1|data_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector124~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(0));

-- Location: LCCOMB_X52_Y20_N20
\sd1|Selector123~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector123~1_combout\ = ((\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(1))) # (!\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(0))))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out~0_combout\,
	datab => \sd1|data_sig\(1),
	datac => \sd1|data_sig\(0),
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector123~1_combout\);

-- Location: FF_X54_Y20_N25
\sd1|din_latched[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(1),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(1));

-- Location: LCCOMB_X54_Y20_N24
\sd1|Selector123~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector123~2_combout\ = ((\sd1|din_latched\(1) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(1),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector123~2_combout\);

-- Location: LCCOMB_X52_Y20_N4
\sd1|Selector123~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector123~3_combout\ = (\sd1|Equal11~0_combout\ & (((\sd1|data_sig\(1))))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector123~2_combout\) # ((!\sd1|process_5~0_combout\ & \sd1|data_sig\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector123~2_combout\,
	datab => \sd1|Equal11~0_combout\,
	datac => \sd1|process_5~0_combout\,
	datad => \sd1|data_sig\(1),
	combout => \sd1|Selector123~3_combout\);

-- Location: LCCOMB_X52_Y20_N0
\sd1|Selector123~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector123~4_combout\ = (\sd1|Selector123~0_combout\ & (\sd1|Selector123~1_combout\ & ((\sd1|Selector123~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector123~0_combout\,
	datab => \sd1|Selector123~1_combout\,
	datac => \sd1|Selector123~3_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector123~4_combout\);

-- Location: FF_X52_Y20_N1
\sd1|data_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector123~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(1));

-- Location: LCCOMB_X52_Y20_N2
\sd1|Selector122~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector122~1_combout\ = ((\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(2)))) # (!\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(1)))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|data_sig\(1),
	datac => \sd1|cmd_out~0_combout\,
	datad => \sd1|data_sig\(2),
	combout => \sd1|Selector122~1_combout\);

-- Location: FF_X54_Y20_N31
\sd1|din_latched[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(2),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(2));

-- Location: LCCOMB_X54_Y20_N30
\sd1|Selector122~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector122~2_combout\ = ((\sd1|din_latched\(2) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(2),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector122~2_combout\);

-- Location: LCCOMB_X52_Y20_N12
\sd1|Selector122~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector122~3_combout\ = (\sd1|Equal11~0_combout\ & (\sd1|data_sig\(2))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector122~2_combout\) # ((\sd1|data_sig\(2) & !\sd1|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|data_sig\(2),
	datac => \sd1|process_5~0_combout\,
	datad => \sd1|Selector122~2_combout\,
	combout => \sd1|Selector122~3_combout\);

-- Location: LCCOMB_X52_Y20_N16
\sd1|Selector122~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector122~4_combout\ = (\sd1|Selector122~0_combout\ & (\sd1|Selector122~1_combout\ & ((\sd1|Selector122~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector122~0_combout\,
	datab => \sd1|Selector122~1_combout\,
	datac => \sd1|Selector122~3_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector122~4_combout\);

-- Location: FF_X52_Y20_N17
\sd1|data_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector122~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(2));

-- Location: LCCOMB_X52_Y20_N8
\sd1|Selector121~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector121~1_combout\ = ((\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(3)))) # (!\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(2)))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out~0_combout\,
	datab => \sd1|data_sig\(2),
	datac => \sd1|data_sig\(3),
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector121~1_combout\);

-- Location: LCCOMB_X52_Y20_N28
\sd1|Selector121~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector121~4_combout\ = (\sd1|Selector121~0_combout\ & (\sd1|Selector121~1_combout\ & ((\sd1|Selector121~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector121~3_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|Selector121~0_combout\,
	datad => \sd1|Selector121~1_combout\,
	combout => \sd1|Selector121~4_combout\);

-- Location: FF_X52_Y20_N29
\sd1|data_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector121~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(3));

-- Location: LCCOMB_X51_Y20_N12
\sd1|Selector120~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector120~1_combout\ = ((\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(4))) # (!\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(3))))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|data_sig\(4),
	datac => \sd1|cmd_out~0_combout\,
	datad => \sd1|data_sig\(3),
	combout => \sd1|Selector120~1_combout\);

-- Location: FF_X54_Y20_N11
\sd1|din_latched[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(4),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(4));

-- Location: LCCOMB_X54_Y20_N10
\sd1|Selector120~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector120~2_combout\ = ((\sd1|din_latched\(4) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(4),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector120~2_combout\);

-- Location: LCCOMB_X51_Y20_N16
\sd1|Selector120~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector120~3_combout\ = (\sd1|Equal11~0_combout\ & (((\sd1|data_sig\(4))))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector120~2_combout\) # ((!\sd1|process_5~0_combout\ & \sd1|data_sig\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|process_5~0_combout\,
	datac => \sd1|Selector120~2_combout\,
	datad => \sd1|data_sig\(4),
	combout => \sd1|Selector120~3_combout\);

-- Location: LCCOMB_X51_Y20_N4
\sd1|Selector120~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector120~0_combout\ = (\sd1|state.write_block_byte~q\) # ((\sd1|state.write_block_data~q\) # ((\sd1|state.idle~q\) # (\sd1|data_sig\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|data_sig\(4),
	combout => \sd1|Selector120~0_combout\);

-- Location: LCCOMB_X51_Y20_N0
\sd1|Selector120~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector120~4_combout\ = (\sd1|Selector120~1_combout\ & (\sd1|Selector120~0_combout\ & ((\sd1|Selector120~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector120~1_combout\,
	datab => \sd1|Selector120~3_combout\,
	datac => \sd1|Selector120~0_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector120~4_combout\);

-- Location: FF_X51_Y20_N1
\sd1|data_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector120~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(4));

-- Location: LCCOMB_X51_Y20_N10
\sd1|Selector119~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector119~1_combout\ = ((\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(5)))) # (!\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(4)))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|data_sig\(4),
	datac => \sd1|cmd_out~0_combout\,
	datad => \sd1|data_sig\(5),
	combout => \sd1|Selector119~1_combout\);

-- Location: LCCOMB_X51_Y20_N24
\sd1|Selector119~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector119~0_combout\ = (\sd1|state.write_block_byte~q\) # ((\sd1|state.write_block_data~q\) # ((\sd1|state.idle~q\) # (\sd1|data_sig\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|data_sig\(5),
	combout => \sd1|Selector119~0_combout\);

-- Location: FF_X54_Y20_N23
\sd1|din_latched[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(5),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(5));

-- Location: LCCOMB_X54_Y20_N22
\sd1|Selector119~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector119~2_combout\ = ((\sd1|din_latched\(5) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(5),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector119~2_combout\);

-- Location: LCCOMB_X51_Y20_N26
\sd1|Selector119~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector119~3_combout\ = (\sd1|Equal11~0_combout\ & (\sd1|data_sig\(5))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector119~2_combout\) # ((\sd1|data_sig\(5) & !\sd1|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|data_sig\(5),
	datac => \sd1|process_5~0_combout\,
	datad => \sd1|Selector119~2_combout\,
	combout => \sd1|Selector119~3_combout\);

-- Location: LCCOMB_X51_Y20_N20
\sd1|Selector119~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector119~4_combout\ = (\sd1|Selector119~1_combout\ & (\sd1|Selector119~0_combout\ & ((\sd1|Selector119~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector119~1_combout\,
	datab => \sd1|Selector119~0_combout\,
	datac => \sd1|Selector119~3_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector119~4_combout\);

-- Location: FF_X51_Y20_N21
\sd1|data_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector119~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(5));

-- Location: LCCOMB_X51_Y20_N6
\sd1|Selector118~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector118~1_combout\ = ((\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(6))) # (!\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(5))))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|data_sig\(6),
	datab => \sd1|data_sig\(5),
	datac => \sd1|cmd_out~0_combout\,
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector118~1_combout\);

-- Location: LCCOMB_X51_Y20_N28
\sd1|Selector118~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector118~0_combout\ = (\sd1|state.write_block_byte~q\) # ((\sd1|state.write_block_data~q\) # ((\sd1|data_sig\(6)) # (\sd1|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|data_sig\(6),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector118~0_combout\);

-- Location: FF_X54_Y20_N21
\sd1|din_latched[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(6),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(6));

-- Location: LCCOMB_X54_Y20_N20
\sd1|Selector118~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector118~2_combout\ = ((\sd1|din_latched\(6) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(6),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector118~2_combout\);

-- Location: LCCOMB_X51_Y20_N2
\sd1|Selector118~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector118~3_combout\ = (\sd1|Equal11~0_combout\ & (\sd1|data_sig\(6))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector118~2_combout\) # ((\sd1|data_sig\(6) & !\sd1|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|data_sig\(6),
	datab => \sd1|process_5~0_combout\,
	datac => \sd1|Equal11~0_combout\,
	datad => \sd1|Selector118~2_combout\,
	combout => \sd1|Selector118~3_combout\);

-- Location: LCCOMB_X51_Y20_N30
\sd1|Selector118~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector118~4_combout\ = (\sd1|Selector118~1_combout\ & (\sd1|Selector118~0_combout\ & ((\sd1|Selector118~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector118~1_combout\,
	datab => \sd1|Selector118~0_combout\,
	datac => \sd1|Selector118~3_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector118~4_combout\);

-- Location: FF_X51_Y20_N31
\sd1|data_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector118~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(6));

-- Location: LCCOMB_X51_Y20_N22
\sd1|Selector117~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector117~1_combout\ = ((\sd1|cmd_out~0_combout\ & ((\sd1|data_sig\(7)))) # (!\sd1|cmd_out~0_combout\ & (\sd1|data_sig\(6)))) # (!\sd1|state.write_block_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|data_sig\(6),
	datab => \sd1|data_sig\(7),
	datac => \sd1|cmd_out~0_combout\,
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|Selector117~1_combout\);

-- Location: LCCOMB_X51_Y20_N18
\sd1|Selector117~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector117~0_combout\ = (\sd1|state.write_block_byte~q\) # ((\sd1|state.write_block_data~q\) # ((\sd1|data_sig\(7)) # (\sd1|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|data_sig\(7),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector117~0_combout\);

-- Location: FF_X54_Y20_N27
\sd1|din_latched[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(7),
	sload => VCC,
	ena => \sd1|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(7));

-- Location: LCCOMB_X54_Y20_N26
\sd1|Selector117~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector117~2_combout\ = ((\sd1|din_latched\(7) & (\sd1|sd_write_flag~q\ $ (\sd1|host_write_flag~q\)))) # (!\sd1|sd_write_flag~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_write_flag~0_combout\,
	datab => \sd1|sd_write_flag~q\,
	datac => \sd1|din_latched\(7),
	datad => \sd1|host_write_flag~q\,
	combout => \sd1|Selector117~2_combout\);

-- Location: LCCOMB_X51_Y20_N14
\sd1|Selector117~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector117~3_combout\ = (\sd1|Equal11~0_combout\ & (\sd1|data_sig\(7))) # (!\sd1|Equal11~0_combout\ & ((\sd1|Selector117~2_combout\) # ((\sd1|data_sig\(7) & !\sd1|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|data_sig\(7),
	datac => \sd1|process_5~0_combout\,
	datad => \sd1|Selector117~2_combout\,
	combout => \sd1|Selector117~3_combout\);

-- Location: LCCOMB_X51_Y20_N8
\sd1|Selector117~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector117~4_combout\ = (\sd1|Selector117~1_combout\ & (\sd1|Selector117~0_combout\ & ((\sd1|Selector117~3_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector117~1_combout\,
	datab => \sd1|Selector117~0_combout\,
	datac => \sd1|Selector117~3_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector117~4_combout\);

-- Location: FF_X51_Y20_N9
\sd1|data_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector117~4_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(7));

-- Location: LCCOMB_X49_Y19_N24
\sd1|WideOr4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr4~0_combout\ = (\sd1|state.idle~q\) # (((\sd1|state.send_cmd~q\) # (!\sd1|state.rst~q\)) # (!\sd1|WideOr22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.idle~q\,
	datab => \sd1|WideOr22~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|WideOr4~0_combout\);

-- Location: LCCOMB_X49_Y20_N4
\sd1|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector13~0_combout\ = (\sd1|state.send_cmd~q\ & (((\sd1|cmd_out~0_combout\)))) # (!\sd1|state.send_cmd~q\ & (\sd1|sclk_sig~0_combout\ & (\sd1|WideOr22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~0_combout\,
	datab => \sd1|WideOr22~0_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector13~0_combout\);

-- Location: LCCOMB_X49_Y19_N0
\sd1|Selector18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector18~1_combout\ = (\sd1|state.rst~q\ & (!\sd1|state.idle~q\ & !\sd1|state.cmd55~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|state.cmd55~q\,
	combout => \sd1|Selector18~1_combout\);

-- Location: LCCOMB_X49_Y19_N28
\sd1|Selector18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector18~0_combout\ = (\sd1|state.rst~q\ & (!\sd1|state.cmd41~q\ & (!\sd1|state.idle~q\ & !\sd1|state.cmd55~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.cmd41~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|state.cmd55~q\,
	combout => \sd1|Selector18~0_combout\);

-- Location: LCCOMB_X49_Y19_N22
\sd1|Selector18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector18~2_combout\ = (\sd1|state.read_block_cmd~q\) # (((\sd1|cmd_out\(40) & \sd1|Selector13~0_combout\)) # (!\sd1|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_cmd~q\,
	datab => \sd1|cmd_out\(40),
	datac => \sd1|Selector13~0_combout\,
	datad => \sd1|Selector18~0_combout\,
	combout => \sd1|Selector18~2_combout\);

-- Location: LCCOMB_X46_Y19_N8
\sd1|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal4~0_combout\ = (!\t80s:cpu|u0|A\(1) & (!\t80s:cpu|u0|A\(0) & \t80s:cpu|u0|A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(1),
	datac => \t80s:cpu|u0|A\(0),
	datad => \t80s:cpu|u0|A\(2),
	combout => \sd1|Equal4~0_combout\);

-- Location: FF_X46_Y19_N13
\sd1|address[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(2),
	sload => VCC,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(27));

-- Location: LCCOMB_X47_Y19_N4
\sd1|Selector23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector23~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(27) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(27),
	datab => \sd1|state.idle~q\,
	datac => \sd1|Selector134~0_combout\,
	datad => \sd1|state.rst~q\,
	combout => \sd1|Selector23~1_combout\);

-- Location: FF_X46_Y19_N15
\sd1|address[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(1),
	sload => VCC,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(26));

-- Location: LCCOMB_X47_Y19_N8
\sd1|Selector24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector24~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(26) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(26),
	datab => \sd1|state.idle~q\,
	datac => \sd1|Selector134~0_combout\,
	datad => \sd1|state.rst~q\,
	combout => \sd1|Selector24~1_combout\);

-- Location: LCCOMB_X46_Y19_N24
\sd1|Equal4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal4~1_combout\ = (\t80s:cpu|u0|A\(1) & (\t80s:cpu|u0|A\(0) & !\t80s:cpu|u0|A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(1),
	datac => \t80s:cpu|u0|A\(0),
	datad => \t80s:cpu|u0|A\(2),
	combout => \sd1|Equal4~1_combout\);

-- Location: FF_X46_Y20_N31
\sd1|address[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(7),
	sload => VCC,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(24));

-- Location: LCCOMB_X46_Y20_N2
\sd1|Selector26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector26~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(24) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(24),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector26~1_combout\);

-- Location: LCCOMB_X46_Y20_N20
\sd1|address[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[23]~feeder_combout\ = \t80s:cpu|u0|DO\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(6),
	combout => \sd1|address[23]~feeder_combout\);

-- Location: FF_X46_Y20_N21
\sd1|address[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[23]~feeder_combout\,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(23));

-- Location: LCCOMB_X45_Y19_N14
\sd1|Selector27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector27~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(23) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(23),
	datab => \sd1|state.rst~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector27~1_combout\);

-- Location: FF_X46_Y20_N23
\sd1|address[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(5),
	sload => VCC,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(22));

-- Location: LCCOMB_X46_Y20_N6
\sd1|Selector28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector28~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(22) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(22),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector28~1_combout\);

-- Location: LCCOMB_X44_Y20_N0
\sd1|address[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[17]~feeder_combout\ = \t80s:cpu|u0|DO\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(0),
	combout => \sd1|address[17]~feeder_combout\);

-- Location: FF_X44_Y20_N1
\sd1|address[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[17]~feeder_combout\,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(17));

-- Location: LCCOMB_X44_Y20_N8
\sd1|Selector33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector33~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(17) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(17),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector33~1_combout\);

-- Location: LCCOMB_X44_Y20_N26
\sd1|address[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[13]~feeder_combout\ = \t80s:cpu|u0|DO\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(4),
	combout => \sd1|address[13]~feeder_combout\);

-- Location: LCCOMB_X46_Y19_N28
\sd1|Equal4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Equal4~2_combout\ = (\t80s:cpu|u0|A\(1) & (!\t80s:cpu|u0|A\(0) & !\t80s:cpu|u0|A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t80s:cpu|u0|A\(1),
	datac => \t80s:cpu|u0|A\(0),
	datad => \t80s:cpu|u0|A\(2),
	combout => \sd1|Equal4~2_combout\);

-- Location: FF_X44_Y20_N27
\sd1|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[13]~feeder_combout\,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(13));

-- Location: LCCOMB_X44_Y20_N14
\sd1|Selector37~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector37~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(13) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(13),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector37~1_combout\);

-- Location: FF_X44_Y20_N23
\sd1|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(3),
	sload => VCC,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(12));

-- Location: LCCOMB_X44_Y20_N16
\sd1|Selector38~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector38~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(12) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(12),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector38~1_combout\);

-- Location: FF_X44_Y20_N11
\sd1|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(2),
	sload => VCC,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(11));

-- Location: LCCOMB_X44_Y20_N20
\sd1|Selector39~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector39~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(11) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(11),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector39~1_combout\);

-- Location: LCCOMB_X46_Y20_N16
\sd1|address[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[10]~feeder_combout\ = \t80s:cpu|u0|DO\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(1),
	combout => \sd1|address[10]~feeder_combout\);

-- Location: FF_X46_Y20_N17
\sd1|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[10]~feeder_combout\,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(10));

-- Location: LCCOMB_X46_Y20_N14
\sd1|Selector40~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector40~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(10) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(10),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector40~1_combout\);

-- Location: LCCOMB_X44_Y20_N18
\sd1|address[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[9]~feeder_combout\ = \t80s:cpu|u0|DO\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(0),
	combout => \sd1|address[9]~feeder_combout\);

-- Location: FF_X44_Y20_N19
\sd1|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[9]~feeder_combout\,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(9));

-- Location: LCCOMB_X44_Y20_N28
\sd1|Selector41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector41~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(9) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(9),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector41~1_combout\);

-- Location: LCCOMB_X50_Y21_N8
\sd1|WideOr14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|WideOr14~combout\ = (\sd1|state.read_block_cmd~q\) # ((\sd1|state.write_block_cmd~q\) # ((\sd1|state.cmd0~q\) # (!\sd1|sclk_sig~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_cmd~q\,
	datab => \sd1|state.write_block_cmd~q\,
	datac => \sd1|sclk_sig~0_combout\,
	datad => \sd1|state.cmd0~q\,
	combout => \sd1|WideOr14~combout\);

-- Location: LCCOMB_X51_Y19_N30
\sd1|Selector57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector57~0_combout\ = (((\sd1|cmd_out\(1) & !\sd1|WideOr4~0_combout\)) # (!\sd1|Selector134~0_combout\)) # (!\sd1|sclk_sig~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(1),
	datab => \sd1|sclk_sig~0_combout\,
	datac => \sd1|WideOr4~0_combout\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector57~0_combout\);

-- Location: LCCOMB_X51_Y19_N6
\sd1|Selector57~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector57~1_combout\ = (\sd1|Selector57~0_combout\) # ((\sd1|state.send_cmd~q\ & ((\sd1|cmd_out\(1)) # (!\sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector57~0_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(1),
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector57~1_combout\);

-- Location: FF_X51_Y19_N7
\sd1|cmd_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector57~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(1));

-- Location: LCCOMB_X51_Y19_N0
\sd1|Selector56~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector56~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & (!\sd1|Equal9~2_combout\ & \sd1|cmd_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|cmd_out\(1),
	combout => \sd1|Selector56~0_combout\);

-- Location: LCCOMB_X51_Y19_N10
\sd1|Selector56~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector56~1_combout\ = (\sd1|WideOr14~combout\) # ((\sd1|Selector56~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|WideOr14~combout\,
	datac => \sd1|cmd_out\(2),
	datad => \sd1|Selector56~0_combout\,
	combout => \sd1|Selector56~1_combout\);

-- Location: FF_X51_Y19_N11
\sd1|cmd_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector56~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(2));

-- Location: LCCOMB_X51_Y19_N4
\sd1|Selector55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector55~0_combout\ = (((\sd1|cmd_out\(3) & \sd1|Selector13~0_combout\)) # (!\sd1|Selector134~0_combout\)) # (!\sd1|sclk_sig~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(3),
	datab => \sd1|sclk_sig~0_combout\,
	datac => \sd1|Selector13~0_combout\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector55~0_combout\);

-- Location: LCCOMB_X51_Y19_N22
\sd1|Selector55~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector55~1_combout\ = (\sd1|Selector55~0_combout\) # ((\sd1|cmd_out\(2) & (\sd1|state.send_cmd~q\ & !\sd1|cmd_out~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(2),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Selector55~0_combout\,
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector55~1_combout\);

-- Location: FF_X51_Y19_N23
\sd1|cmd_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector55~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(3));

-- Location: LCCOMB_X51_Y19_N20
\sd1|Selector54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector54~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(3) & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(3),
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector54~0_combout\);

-- Location: LCCOMB_X51_Y19_N12
\sd1|Selector54~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector54~1_combout\ = (\sd1|WideOr14~combout\) # ((\sd1|Selector54~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|WideOr14~combout\,
	datac => \sd1|cmd_out\(4),
	datad => \sd1|Selector54~0_combout\,
	combout => \sd1|Selector54~1_combout\);

-- Location: FF_X51_Y19_N13
\sd1|cmd_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector54~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(4));

-- Location: LCCOMB_X51_Y19_N8
\sd1|Selector53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector53~0_combout\ = (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(5))) # (!\sd1|Selector134~0_combout\)) # (!\sd1|sclk_sig~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|sclk_sig~0_combout\,
	datac => \sd1|cmd_out\(5),
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector53~0_combout\);

-- Location: LCCOMB_X51_Y19_N26
\sd1|Selector53~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector53~1_combout\ = (\sd1|Selector53~0_combout\) # ((\sd1|cmd_out\(4) & (\sd1|state.send_cmd~q\ & !\sd1|cmd_out~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(4),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Selector53~0_combout\,
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector53~1_combout\);

-- Location: FF_X51_Y19_N27
\sd1|cmd_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector53~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(5));

-- Location: LCCOMB_X51_Y19_N14
\sd1|Selector52~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector52~0_combout\ = (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(6))) # (!\sd1|sclk_sig~0_combout\)) # (!\sd1|Selector134~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector134~0_combout\,
	datab => \sd1|sclk_sig~0_combout\,
	datac => \sd1|Selector13~0_combout\,
	datad => \sd1|cmd_out\(6),
	combout => \sd1|Selector52~0_combout\);

-- Location: LCCOMB_X51_Y19_N2
\sd1|Selector52~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector52~1_combout\ = (\sd1|Selector52~0_combout\) # ((\sd1|cmd_out\(5) & (\sd1|state.send_cmd~q\ & !\sd1|cmd_out~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(5),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Selector52~0_combout\,
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector52~1_combout\);

-- Location: FF_X51_Y19_N3
\sd1|cmd_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector52~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(6));

-- Location: LCCOMB_X51_Y19_N28
\sd1|Selector51~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector51~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|cmd_out\(6) & (!\sd1|Equal9~2_combout\ & \sd1|state.send_cmd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|cmd_out\(6),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector51~0_combout\);

-- Location: LCCOMB_X51_Y19_N18
\sd1|Selector51~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector51~1_combout\ = (\sd1|Selector51~0_combout\) # ((\sd1|WideOr14~combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector51~0_combout\,
	datac => \sd1|cmd_out\(7),
	datad => \sd1|WideOr14~combout\,
	combout => \sd1|Selector51~1_combout\);

-- Location: FF_X51_Y19_N19
\sd1|cmd_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector51~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(7));

-- Location: LCCOMB_X51_Y19_N24
\sd1|Selector50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector50~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|cmd_out\(7) & (!\sd1|Equal9~2_combout\ & \sd1|state.send_cmd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|cmd_out\(7),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector50~0_combout\);

-- Location: LCCOMB_X49_Y20_N24
\sd1|Selector50~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector50~1_combout\ = ((\sd1|Selector50~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(8)))) # (!\sd1|sclk_sig~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(8),
	datad => \sd1|Selector50~0_combout\,
	combout => \sd1|Selector50~1_combout\);

-- Location: FF_X49_Y20_N25
\sd1|cmd_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector50~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(8));

-- Location: LCCOMB_X49_Y20_N10
\sd1|Selector49~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector49~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & \sd1|cmd_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|cmd_out\(8),
	combout => \sd1|Selector49~0_combout\);

-- Location: LCCOMB_X49_Y20_N2
\sd1|Selector49~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector49~1_combout\ = (\sd1|Selector49~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(9))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector49~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(9),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector49~1_combout\);

-- Location: FF_X49_Y20_N3
\sd1|cmd_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector49~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(9));

-- Location: LCCOMB_X49_Y20_N6
\sd1|Selector48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector48~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & \sd1|cmd_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|cmd_out\(9),
	combout => \sd1|Selector48~0_combout\);

-- Location: LCCOMB_X49_Y20_N16
\sd1|Selector48~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector48~1_combout\ = (\sd1|Selector48~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(10))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector48~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(10),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector48~1_combout\);

-- Location: FF_X49_Y20_N17
\sd1|cmd_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector48~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(10));

-- Location: LCCOMB_X49_Y20_N22
\sd1|Selector47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector47~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & \sd1|cmd_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|cmd_out\(10),
	combout => \sd1|Selector47~0_combout\);

-- Location: LCCOMB_X49_Y20_N8
\sd1|Selector47~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector47~1_combout\ = (\sd1|Selector47~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(11))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector47~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(11),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector47~1_combout\);

-- Location: FF_X49_Y20_N9
\sd1|cmd_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector47~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(11));

-- Location: LCCOMB_X47_Y20_N12
\sd1|Selector46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector46~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(11) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(11),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector46~0_combout\);

-- Location: LCCOMB_X47_Y20_N4
\sd1|Selector46~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector46~1_combout\ = (\sd1|Selector46~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(12))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector46~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(12),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector46~1_combout\);

-- Location: FF_X47_Y20_N5
\sd1|cmd_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector46~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(12));

-- Location: LCCOMB_X47_Y20_N6
\sd1|Selector45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector45~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(12) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(12),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector45~0_combout\);

-- Location: LCCOMB_X47_Y20_N22
\sd1|Selector45~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector45~1_combout\ = (\sd1|Selector45~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(13))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector45~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(13),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector45~1_combout\);

-- Location: FF_X47_Y20_N23
\sd1|cmd_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector45~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(13));

-- Location: LCCOMB_X47_Y20_N10
\sd1|Selector44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector44~0_combout\ = (\sd1|cmd_out\(13) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(13),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector44~0_combout\);

-- Location: LCCOMB_X47_Y20_N18
\sd1|Selector44~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector44~1_combout\ = (\sd1|Selector44~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(14))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector44~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(14),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector44~1_combout\);

-- Location: FF_X47_Y20_N19
\sd1|cmd_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector44~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(14));

-- Location: LCCOMB_X47_Y20_N0
\sd1|Selector43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector43~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(14) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(14),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector43~0_combout\);

-- Location: LCCOMB_X47_Y20_N26
\sd1|Selector43~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector43~1_combout\ = (\sd1|Selector43~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(15))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector43~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(15),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector43~1_combout\);

-- Location: FF_X47_Y20_N27
\sd1|cmd_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector43~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(15));

-- Location: LCCOMB_X47_Y20_N2
\sd1|Selector42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector42~0_combout\ = (\sd1|cmd_out\(15) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(15),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector42~0_combout\);

-- Location: LCCOMB_X47_Y20_N30
\sd1|Selector42~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector42~1_combout\ = ((\sd1|Selector42~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(16)))) # (!\sd1|sclk_sig~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(16),
	datad => \sd1|Selector42~0_combout\,
	combout => \sd1|Selector42~1_combout\);

-- Location: FF_X47_Y20_N31
\sd1|cmd_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector42~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(16));

-- Location: LCCOMB_X47_Y20_N16
\sd1|Selector41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector41~0_combout\ = (\sd1|cmd_out\(16) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(16),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector41~0_combout\);

-- Location: LCCOMB_X47_Y20_N8
\sd1|Selector41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector41~2_combout\ = (\sd1|Selector41~1_combout\) # ((\sd1|Selector41~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector41~1_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(17),
	datad => \sd1|Selector41~0_combout\,
	combout => \sd1|Selector41~2_combout\);

-- Location: FF_X47_Y20_N9
\sd1|cmd_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector41~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(17));

-- Location: LCCOMB_X47_Y20_N20
\sd1|Selector40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector40~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(17) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(17),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector40~0_combout\);

-- Location: LCCOMB_X47_Y20_N28
\sd1|Selector40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector40~2_combout\ = (\sd1|Selector40~1_combout\) # ((\sd1|Selector40~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector40~1_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(18),
	datad => \sd1|Selector40~0_combout\,
	combout => \sd1|Selector40~2_combout\);

-- Location: FF_X47_Y20_N29
\sd1|cmd_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector40~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(18));

-- Location: LCCOMB_X47_Y20_N24
\sd1|Selector39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector39~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(18) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(18),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector39~0_combout\);

-- Location: LCCOMB_X47_Y20_N14
\sd1|Selector39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector39~2_combout\ = (\sd1|Selector39~1_combout\) # ((\sd1|Selector39~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector39~1_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(19),
	datad => \sd1|Selector39~0_combout\,
	combout => \sd1|Selector39~2_combout\);

-- Location: FF_X47_Y20_N15
\sd1|cmd_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector39~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(19));

-- Location: LCCOMB_X45_Y20_N24
\sd1|Selector38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector38~0_combout\ = (\sd1|cmd_out\(19) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(19),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector38~0_combout\);

-- Location: LCCOMB_X45_Y20_N4
\sd1|Selector38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector38~2_combout\ = (\sd1|Selector38~1_combout\) # ((\sd1|Selector38~0_combout\) # ((\sd1|cmd_out\(20) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector38~1_combout\,
	datab => \sd1|Selector38~0_combout\,
	datac => \sd1|cmd_out\(20),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector38~2_combout\);

-- Location: FF_X45_Y20_N5
\sd1|cmd_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector38~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(20));

-- Location: LCCOMB_X45_Y20_N2
\sd1|Selector37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector37~0_combout\ = (\sd1|cmd_out\(20) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(20),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector37~0_combout\);

-- Location: LCCOMB_X45_Y20_N18
\sd1|Selector37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector37~2_combout\ = (\sd1|Selector37~1_combout\) # ((\sd1|Selector37~0_combout\) # ((\sd1|cmd_out\(21) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector37~1_combout\,
	datab => \sd1|Selector37~0_combout\,
	datac => \sd1|cmd_out\(21),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector37~2_combout\);

-- Location: FF_X45_Y20_N19
\sd1|cmd_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector37~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(21));

-- Location: LCCOMB_X45_Y20_N6
\sd1|Selector36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector36~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(21) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(21),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector36~0_combout\);

-- Location: FF_X46_Y20_N13
\sd1|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(5),
	sload => VCC,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(14));

-- Location: LCCOMB_X46_Y20_N28
\sd1|Selector36~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector36~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(14) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(14),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector36~1_combout\);

-- Location: LCCOMB_X45_Y20_N28
\sd1|Selector36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector36~2_combout\ = (\sd1|Selector36~0_combout\) # ((\sd1|Selector36~1_combout\) # ((\sd1|cmd_out\(22) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector36~0_combout\,
	datab => \sd1|Selector36~1_combout\,
	datac => \sd1|cmd_out\(22),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector36~2_combout\);

-- Location: FF_X45_Y20_N29
\sd1|cmd_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector36~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(22));

-- Location: LCCOMB_X45_Y20_N26
\sd1|Selector35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector35~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(22) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(22),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector35~0_combout\);

-- Location: LCCOMB_X46_Y20_N4
\sd1|address[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[15]~feeder_combout\ = \t80s:cpu|u0|DO\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(6),
	combout => \sd1|address[15]~feeder_combout\);

-- Location: FF_X46_Y20_N5
\sd1|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[15]~feeder_combout\,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(15));

-- Location: LCCOMB_X46_Y20_N18
\sd1|Selector35~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector35~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(15) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|address\(15),
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector35~1_combout\);

-- Location: LCCOMB_X45_Y20_N22
\sd1|Selector35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector35~2_combout\ = (\sd1|Selector35~0_combout\) # ((\sd1|Selector35~1_combout\) # ((\sd1|cmd_out\(23) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector35~0_combout\,
	datab => \sd1|Selector35~1_combout\,
	datac => \sd1|cmd_out\(23),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector35~2_combout\);

-- Location: FF_X45_Y20_N23
\sd1|cmd_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector35~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(23));

-- Location: LCCOMB_X45_Y20_N10
\sd1|Selector34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector34~0_combout\ = (\sd1|cmd_out\(23) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(23),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector34~0_combout\);

-- Location: FF_X46_Y20_N27
\sd1|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(7),
	sload => VCC,
	ena => \sd1|Equal4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(16));

-- Location: LCCOMB_X46_Y20_N8
\sd1|Selector34~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector34~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(16) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(16),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector34~1_combout\);

-- Location: LCCOMB_X45_Y20_N20
\sd1|Selector34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector34~2_combout\ = (\sd1|Selector34~0_combout\) # ((\sd1|Selector34~1_combout\) # ((\sd1|cmd_out\(24) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector34~0_combout\,
	datab => \sd1|Selector34~1_combout\,
	datac => \sd1|cmd_out\(24),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector34~2_combout\);

-- Location: FF_X45_Y20_N21
\sd1|cmd_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector34~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(24));

-- Location: LCCOMB_X45_Y20_N0
\sd1|Selector33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector33~0_combout\ = (\sd1|cmd_out\(24) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(24),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector33~0_combout\);

-- Location: LCCOMB_X45_Y20_N8
\sd1|Selector33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector33~2_combout\ = (\sd1|Selector33~1_combout\) # ((\sd1|Selector33~0_combout\) # ((\sd1|cmd_out\(25) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector33~1_combout\,
	datab => \sd1|Selector33~0_combout\,
	datac => \sd1|cmd_out\(25),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector33~2_combout\);

-- Location: FF_X45_Y20_N9
\sd1|cmd_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector33~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(25));

-- Location: LCCOMB_X45_Y20_N12
\sd1|Selector32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector32~0_combout\ = (\sd1|cmd_out\(25) & (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(25),
	datab => \sd1|Equal9~2_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector32~0_combout\);

-- Location: LCCOMB_X46_Y20_N10
\sd1|address[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[18]~feeder_combout\ = \t80s:cpu|u0|DO\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(1),
	combout => \sd1|address[18]~feeder_combout\);

-- Location: FF_X46_Y20_N11
\sd1|address[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[18]~feeder_combout\,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(18));

-- Location: LCCOMB_X46_Y20_N24
\sd1|Selector32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector32~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(18) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(18),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector32~1_combout\);

-- Location: LCCOMB_X45_Y20_N16
\sd1|Selector32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector32~2_combout\ = (\sd1|Selector32~0_combout\) # ((\sd1|Selector32~1_combout\) # ((\sd1|cmd_out\(26) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector32~0_combout\,
	datab => \sd1|Selector32~1_combout\,
	datac => \sd1|cmd_out\(26),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector32~2_combout\);

-- Location: FF_X45_Y20_N17
\sd1|cmd_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector32~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(26));

-- Location: LCCOMB_X45_Y20_N30
\sd1|Selector31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector31~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(26) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(26),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector31~0_combout\);

-- Location: FF_X44_Y20_N7
\sd1|address[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(2),
	sload => VCC,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(19));

-- Location: LCCOMB_X44_Y20_N24
\sd1|Selector31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector31~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(19) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(19),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector31~1_combout\);

-- Location: LCCOMB_X45_Y20_N14
\sd1|Selector31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector31~2_combout\ = (\sd1|Selector31~0_combout\) # ((\sd1|Selector31~1_combout\) # ((\sd1|cmd_out\(27) & \sd1|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector31~0_combout\,
	datab => \sd1|Selector31~1_combout\,
	datac => \sd1|cmd_out\(27),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector31~2_combout\);

-- Location: FF_X45_Y20_N15
\sd1|cmd_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector31~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(27));

-- Location: LCCOMB_X45_Y19_N8
\sd1|Selector30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector30~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(27) & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(27),
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector30~0_combout\);

-- Location: FF_X44_Y20_N5
\sd1|address[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(3),
	sload => VCC,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(20));

-- Location: LCCOMB_X44_Y20_N30
\sd1|Selector30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector30~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(20) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|address\(20),
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector30~1_combout\);

-- Location: LCCOMB_X45_Y19_N26
\sd1|Selector30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector30~2_combout\ = (\sd1|Selector30~0_combout\) # ((\sd1|Selector30~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector30~0_combout\,
	datac => \sd1|cmd_out\(28),
	datad => \sd1|Selector30~1_combout\,
	combout => \sd1|Selector30~2_combout\);

-- Location: FF_X45_Y19_N27
\sd1|cmd_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector30~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(28));

-- Location: LCCOMB_X45_Y19_N28
\sd1|Selector29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector29~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(28) & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(28),
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector29~0_combout\);

-- Location: LCCOMB_X44_Y20_N12
\sd1|address[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[21]~feeder_combout\ = \t80s:cpu|u0|DO\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(4),
	combout => \sd1|address[21]~feeder_combout\);

-- Location: FF_X44_Y20_N13
\sd1|address[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[21]~feeder_combout\,
	ena => \sd1|Equal4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(21));

-- Location: LCCOMB_X44_Y20_N2
\sd1|Selector29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector29~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(21) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(21),
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector29~1_combout\);

-- Location: LCCOMB_X45_Y19_N2
\sd1|Selector29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector29~2_combout\ = (\sd1|Selector29~0_combout\) # ((\sd1|Selector29~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector29~0_combout\,
	datac => \sd1|cmd_out\(29),
	datad => \sd1|Selector29~1_combout\,
	combout => \sd1|Selector29~2_combout\);

-- Location: FF_X45_Y19_N3
\sd1|cmd_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector29~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(29));

-- Location: LCCOMB_X45_Y19_N10
\sd1|Selector28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector28~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|cmd_out\(29) & (\sd1|state.send_cmd~q\ & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|cmd_out\(29),
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector28~0_combout\);

-- Location: LCCOMB_X45_Y19_N16
\sd1|Selector28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector28~2_combout\ = (\sd1|Selector28~1_combout\) # ((\sd1|Selector28~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector28~1_combout\,
	datac => \sd1|cmd_out\(30),
	datad => \sd1|Selector28~0_combout\,
	combout => \sd1|Selector28~2_combout\);

-- Location: FF_X45_Y19_N17
\sd1|cmd_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector28~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(30));

-- Location: LCCOMB_X45_Y19_N0
\sd1|Selector27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector27~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|cmd_out\(30) & (\sd1|state.send_cmd~q\ & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|cmd_out\(30),
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector27~0_combout\);

-- Location: LCCOMB_X45_Y19_N20
\sd1|Selector27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector27~2_combout\ = (\sd1|Selector27~1_combout\) # ((\sd1|Selector27~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector27~1_combout\,
	datac => \sd1|cmd_out\(31),
	datad => \sd1|Selector27~0_combout\,
	combout => \sd1|Selector27~2_combout\);

-- Location: FF_X45_Y19_N21
\sd1|cmd_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector27~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(31));

-- Location: LCCOMB_X45_Y19_N12
\sd1|Selector26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector26~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|cmd_out\(31) & (\sd1|state.send_cmd~q\ & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|cmd_out\(31),
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector26~0_combout\);

-- Location: LCCOMB_X45_Y19_N4
\sd1|Selector26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector26~2_combout\ = (\sd1|Selector26~1_combout\) # ((\sd1|Selector26~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector26~1_combout\,
	datac => \sd1|cmd_out\(32),
	datad => \sd1|Selector26~0_combout\,
	combout => \sd1|Selector26~2_combout\);

-- Location: FF_X45_Y19_N5
\sd1|cmd_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector26~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(32));

-- Location: LCCOMB_X45_Y19_N24
\sd1|Selector25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector25~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(32) & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(32),
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector25~0_combout\);

-- Location: FF_X46_Y19_N21
\sd1|address[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	asdata => \t80s:cpu|u0|DO\(0),
	sload => VCC,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(25));

-- Location: LCCOMB_X45_Y19_N18
\sd1|Selector25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector25~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(25) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(25),
	datab => \sd1|state.rst~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector25~1_combout\);

-- Location: LCCOMB_X45_Y19_N22
\sd1|Selector25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector25~2_combout\ = (\sd1|Selector25~0_combout\) # ((\sd1|Selector25~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector25~0_combout\,
	datac => \sd1|cmd_out\(33),
	datad => \sd1|Selector25~1_combout\,
	combout => \sd1|Selector25~2_combout\);

-- Location: FF_X45_Y19_N23
\sd1|cmd_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector25~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(33));

-- Location: LCCOMB_X45_Y19_N6
\sd1|Selector24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector24~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(33) & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(33),
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector24~0_combout\);

-- Location: LCCOMB_X47_Y19_N2
\sd1|Selector24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector24~2_combout\ = (\sd1|Selector24~1_combout\) # ((\sd1|Selector24~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector24~1_combout\,
	datac => \sd1|cmd_out\(34),
	datad => \sd1|Selector24~0_combout\,
	combout => \sd1|Selector24~2_combout\);

-- Location: FF_X47_Y19_N3
\sd1|cmd_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector24~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(34));

-- Location: LCCOMB_X47_Y19_N12
\sd1|Selector23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector23~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & (\sd1|sclk_sig~q\ & \sd1|cmd_out\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|cmd_out\(34),
	combout => \sd1|Selector23~0_combout\);

-- Location: LCCOMB_X47_Y19_N30
\sd1|Selector23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector23~2_combout\ = (\sd1|Selector23~1_combout\) # ((\sd1|Selector23~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector23~1_combout\,
	datac => \sd1|cmd_out\(35),
	datad => \sd1|Selector23~0_combout\,
	combout => \sd1|Selector23~2_combout\);

-- Location: FF_X47_Y19_N31
\sd1|cmd_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector23~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(35));

-- Location: LCCOMB_X47_Y19_N24
\sd1|Selector22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector22~0_combout\ = (\sd1|cmd_out\(35) & (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(35),
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector22~0_combout\);

-- Location: LCCOMB_X46_Y19_N18
\sd1|address[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[28]~feeder_combout\ = \t80s:cpu|u0|DO\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(3),
	combout => \sd1|address[28]~feeder_combout\);

-- Location: FF_X46_Y19_N19
\sd1|address[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[28]~feeder_combout\,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(28));

-- Location: LCCOMB_X47_Y19_N6
\sd1|Selector22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector22~1_combout\ = ((\sd1|state.idle~q\) # ((!\sd1|Selector134~0_combout\ & \sd1|address\(28)))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|Selector134~0_combout\,
	datad => \sd1|address\(28),
	combout => \sd1|Selector22~1_combout\);

-- Location: LCCOMB_X47_Y19_N16
\sd1|Selector22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector22~2_combout\ = (\sd1|Selector22~0_combout\) # ((\sd1|Selector22~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector22~0_combout\,
	datac => \sd1|cmd_out\(36),
	datad => \sd1|Selector22~1_combout\,
	combout => \sd1|Selector22~2_combout\);

-- Location: FF_X47_Y19_N17
\sd1|cmd_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector22~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(36));

-- Location: LCCOMB_X47_Y19_N28
\sd1|Selector21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector21~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & (\sd1|sclk_sig~q\ & \sd1|cmd_out\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|cmd_out\(36),
	combout => \sd1|Selector21~0_combout\);

-- Location: LCCOMB_X46_Y19_N16
\sd1|address[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[29]~feeder_combout\ = \t80s:cpu|u0|DO\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(4),
	combout => \sd1|address[29]~feeder_combout\);

-- Location: FF_X46_Y19_N17
\sd1|address[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[29]~feeder_combout\,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(29));

-- Location: LCCOMB_X47_Y19_N18
\sd1|Selector21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector21~1_combout\ = (\sd1|state.idle~q\) # (((\sd1|address\(29) & !\sd1|Selector134~0_combout\)) # (!\sd1|state.rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(29),
	datab => \sd1|state.idle~q\,
	datac => \sd1|Selector134~0_combout\,
	datad => \sd1|state.rst~q\,
	combout => \sd1|Selector21~1_combout\);

-- Location: LCCOMB_X47_Y19_N26
\sd1|Selector21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector21~2_combout\ = (\sd1|Selector21~0_combout\) # ((\sd1|Selector21~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector21~0_combout\,
	datac => \sd1|cmd_out\(37),
	datad => \sd1|Selector21~1_combout\,
	combout => \sd1|Selector21~2_combout\);

-- Location: FF_X47_Y19_N27
\sd1|cmd_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector21~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(37));

-- Location: LCCOMB_X47_Y19_N0
\sd1|Selector20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector20~0_combout\ = (\sd1|cmd_out\(37) & (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(37),
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector20~0_combout\);

-- Location: LCCOMB_X46_Y19_N22
\sd1|address[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[30]~feeder_combout\ = \t80s:cpu|u0|DO\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(5),
	combout => \sd1|address[30]~feeder_combout\);

-- Location: FF_X46_Y19_N23
\sd1|address[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[30]~feeder_combout\,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(30));

-- Location: LCCOMB_X47_Y19_N20
\sd1|Selector20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector20~1_combout\ = ((\sd1|state.idle~q\) # ((!\sd1|Selector134~0_combout\ & \sd1|address\(30)))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|Selector134~0_combout\,
	datad => \sd1|address\(30),
	combout => \sd1|Selector20~1_combout\);

-- Location: LCCOMB_X47_Y19_N10
\sd1|Selector20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector20~2_combout\ = (\sd1|Selector20~0_combout\) # ((\sd1|Selector20~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector20~0_combout\,
	datac => \sd1|cmd_out\(38),
	datad => \sd1|Selector20~1_combout\,
	combout => \sd1|Selector20~2_combout\);

-- Location: FF_X47_Y19_N11
\sd1|cmd_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector20~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(38));

-- Location: LCCOMB_X47_Y19_N14
\sd1|Selector19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector19~0_combout\ = (\sd1|cmd_out\(38) & (\sd1|state.send_cmd~q\ & (\sd1|sclk_sig~q\ & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(38),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector19~0_combout\);

-- Location: LCCOMB_X46_Y19_N6
\sd1|address[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|address[31]~feeder_combout\ = \t80s:cpu|u0|DO\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \t80s:cpu|u0|DO\(6),
	combout => \sd1|address[31]~feeder_combout\);

-- Location: FF_X46_Y19_N7
\sd1|address[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SD_nWR~clkctrl_outclk\,
	d => \sd1|address[31]~feeder_combout\,
	ena => \sd1|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(31));

-- Location: LCCOMB_X45_Y19_N30
\sd1|Selector19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector19~1_combout\ = ((\sd1|state.idle~q\) # ((\sd1|address\(31) & !\sd1|Selector134~0_combout\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(31),
	datab => \sd1|state.rst~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|Selector19~1_combout\);

-- Location: LCCOMB_X47_Y19_N22
\sd1|Selector19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector19~2_combout\ = (\sd1|Selector19~0_combout\) # ((\sd1|Selector19~1_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector19~0_combout\,
	datac => \sd1|cmd_out\(39),
	datad => \sd1|Selector19~1_combout\,
	combout => \sd1|Selector19~2_combout\);

-- Location: FF_X47_Y19_N23
\sd1|cmd_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector19~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(39));

-- Location: LCCOMB_X49_Y19_N4
\sd1|Selector18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector18~3_combout\ = (\sd1|Selector18~2_combout\) # ((!\sd1|cmd_out~0_combout\ & (\sd1|state.send_cmd~q\ & \sd1|cmd_out\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out~0_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Selector18~2_combout\,
	datad => \sd1|cmd_out\(39),
	combout => \sd1|Selector18~3_combout\);

-- Location: FF_X49_Y19_N5
\sd1|cmd_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector18~3_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(40));

-- Location: LCCOMB_X49_Y19_N12
\sd1|Selector17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector17~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(40) & !\sd1|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out\(40),
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector17~0_combout\);

-- Location: LCCOMB_X49_Y19_N20
\sd1|Selector17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector17~1_combout\ = ((\sd1|Selector17~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(41)))) # (!\sd1|Selector18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector18~1_combout\,
	datac => \sd1|cmd_out\(41),
	datad => \sd1|Selector17~0_combout\,
	combout => \sd1|Selector17~1_combout\);

-- Location: FF_X49_Y19_N21
\sd1|cmd_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector17~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(41));

-- Location: LCCOMB_X49_Y19_N10
\sd1|Selector16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector16~0_combout\ = (!\sd1|Equal9~2_combout\ & (\sd1|state.send_cmd~q\ & (\sd1|sclk_sig~q\ & \sd1|cmd_out\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|cmd_out\(41),
	combout => \sd1|Selector16~0_combout\);

-- Location: LCCOMB_X49_Y19_N26
\sd1|Selector16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector16~1_combout\ = ((\sd1|Selector16~0_combout\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(42)))) # (!\sd1|Selector18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector18~1_combout\,
	datac => \sd1|cmd_out\(42),
	datad => \sd1|Selector16~0_combout\,
	combout => \sd1|Selector16~1_combout\);

-- Location: FF_X49_Y19_N27
\sd1|cmd_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector16~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(42));

-- Location: LCCOMB_X50_Y20_N2
\sd1|Selector69~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector69~0_combout\ = (!\sd1|state.write_block_cmd~q\ & (\sd1|state.rst~q\ & !\sd1|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.write_block_cmd~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector69~0_combout\);

-- Location: LCCOMB_X49_Y19_N2
\sd1|Selector15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector15~0_combout\ = ((\sd1|state.cmd41~q\) # ((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(43)))) # (!\sd1|Selector69~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector69~0_combout\,
	datac => \sd1|cmd_out\(43),
	datad => \sd1|state.cmd41~q\,
	combout => \sd1|Selector15~0_combout\);

-- Location: LCCOMB_X49_Y19_N14
\sd1|Selector15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector15~1_combout\ = (\sd1|Selector15~0_combout\) # ((\sd1|cmd_out\(42) & (\sd1|state.send_cmd~q\ & !\sd1|cmd_out~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(42),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|cmd_out~0_combout\,
	datad => \sd1|Selector15~0_combout\,
	combout => \sd1|Selector15~1_combout\);

-- Location: FF_X49_Y19_N15
\sd1|cmd_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector15~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(43));

-- Location: LCCOMB_X49_Y19_N30
\sd1|Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector14~0_combout\ = (((\sd1|cmd_out\(44) & \sd1|Selector13~0_combout\)) # (!\sd1|Selector18~1_combout\)) # (!\sd1|Selector134~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(44),
	datab => \sd1|Selector134~0_combout\,
	datac => \sd1|Selector13~0_combout\,
	datad => \sd1|Selector18~1_combout\,
	combout => \sd1|Selector14~0_combout\);

-- Location: LCCOMB_X49_Y19_N6
\sd1|Selector14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector14~1_combout\ = (\sd1|Selector14~0_combout\) # ((!\sd1|cmd_out~0_combout\ & (\sd1|cmd_out\(43) & \sd1|state.send_cmd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out~0_combout\,
	datab => \sd1|cmd_out\(43),
	datac => \sd1|Selector14~0_combout\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector14~1_combout\);

-- Location: FF_X49_Y19_N7
\sd1|cmd_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector14~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(44));

-- Location: LCCOMB_X49_Y19_N16
\sd1|Selector13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector13~1_combout\ = (\sd1|cmd_out\(44) & (\sd1|state.send_cmd~q\ & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(44),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector13~1_combout\);

-- Location: LCCOMB_X49_Y19_N18
\sd1|Selector13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector13~2_combout\ = (\sd1|Selector13~1_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(45))) # (!\sd1|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~0_combout\,
	datab => \sd1|Selector13~1_combout\,
	datac => \sd1|cmd_out\(45),
	datad => \sd1|Selector18~0_combout\,
	combout => \sd1|Selector13~2_combout\);

-- Location: FF_X49_Y19_N19
\sd1|cmd_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector13~2_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(45));

-- Location: LCCOMB_X49_Y19_N8
\sd1|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector12~0_combout\ = ((!\sd1|Equal9~2_combout\ & (\sd1|sclk_sig~q\ & \sd1|cmd_out\(45)))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal9~2_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|cmd_out\(45),
	combout => \sd1|Selector12~0_combout\);

-- Location: LCCOMB_X49_Y20_N20
\sd1|Selector12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector12~1_combout\ = (\sd1|Selector12~0_combout\ & ((\sd1|WideOr4~0_combout\) # ((\sd1|cmd_out\(46))))) # (!\sd1|Selector12~0_combout\ & (((\sd1|cmd_out\(46) & \sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector12~0_combout\,
	datab => \sd1|WideOr4~0_combout\,
	datac => \sd1|cmd_out\(46),
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector12~1_combout\);

-- Location: FF_X49_Y20_N21
\sd1|cmd_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector12~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(46));

-- Location: LCCOMB_X49_Y20_N26
\sd1|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector11~0_combout\ = (\sd1|state.send_cmd~q\ & (\sd1|cmd_out\(46) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(46),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector11~0_combout\);

-- Location: LCCOMB_X49_Y20_N28
\sd1|Selector11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector11~1_combout\ = (\sd1|Selector11~0_combout\) # (((\sd1|Selector13~0_combout\ & \sd1|cmd_out\(47))) # (!\sd1|sclk_sig~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector11~0_combout\,
	datab => \sd1|Selector13~0_combout\,
	datac => \sd1|cmd_out\(47),
	datad => \sd1|sclk_sig~0_combout\,
	combout => \sd1|Selector11~1_combout\);

-- Location: FF_X49_Y20_N29
\sd1|cmd_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector11~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(47));

-- Location: LCCOMB_X49_Y20_N12
\sd1|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector10~0_combout\ = ((\sd1|cmd_out\(47) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.send_cmd~q\,
	datab => \sd1|cmd_out\(47),
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector10~0_combout\);

-- Location: LCCOMB_X49_Y20_N14
\sd1|Selector10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector10~1_combout\ = (\sd1|Selector10~0_combout\ & ((\sd1|WideOr4~0_combout\) # ((\sd1|cmd_out\(48))))) # (!\sd1|Selector10~0_combout\ & (((\sd1|cmd_out\(48) & \sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector10~0_combout\,
	datab => \sd1|WideOr4~0_combout\,
	datac => \sd1|cmd_out\(48),
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector10~1_combout\);

-- Location: FF_X49_Y20_N15
\sd1|cmd_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector10~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(48));

-- Location: LCCOMB_X51_Y17_N6
\sd1|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector9~0_combout\ = ((\sd1|cmd_out\(48) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(48),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector9~0_combout\);

-- Location: LCCOMB_X51_Y17_N24
\sd1|Selector9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector9~1_combout\ = (\sd1|Selector9~0_combout\ & (((\sd1|cmd_out\(49)) # (\sd1|WideOr4~0_combout\)))) # (!\sd1|Selector9~0_combout\ & (\sd1|cmd_out~0_combout\ & (\sd1|cmd_out\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector9~0_combout\,
	datab => \sd1|cmd_out~0_combout\,
	datac => \sd1|cmd_out\(49),
	datad => \sd1|WideOr4~0_combout\,
	combout => \sd1|Selector9~1_combout\);

-- Location: FF_X51_Y17_N25
\sd1|cmd_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector9~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(49));

-- Location: LCCOMB_X51_Y17_N10
\sd1|Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector8~0_combout\ = ((\sd1|cmd_out\(49) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(49),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector8~0_combout\);

-- Location: LCCOMB_X51_Y17_N12
\sd1|Selector8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector8~1_combout\ = (\sd1|Selector8~0_combout\ & (((\sd1|cmd_out\(50)) # (\sd1|WideOr4~0_combout\)))) # (!\sd1|Selector8~0_combout\ & (\sd1|cmd_out~0_combout\ & (\sd1|cmd_out\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector8~0_combout\,
	datab => \sd1|cmd_out~0_combout\,
	datac => \sd1|cmd_out\(50),
	datad => \sd1|WideOr4~0_combout\,
	combout => \sd1|Selector8~1_combout\);

-- Location: FF_X51_Y17_N13
\sd1|cmd_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector8~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(50));

-- Location: LCCOMB_X51_Y17_N16
\sd1|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector7~0_combout\ = ((\sd1|cmd_out\(50) & (\sd1|sclk_sig~q\ & !\sd1|Equal9~2_combout\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(50),
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector7~0_combout\);

-- Location: LCCOMB_X51_Y17_N28
\sd1|Selector7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector7~1_combout\ = (\sd1|Selector7~0_combout\ & ((\sd1|WideOr4~0_combout\) # ((\sd1|cmd_out\(51))))) # (!\sd1|Selector7~0_combout\ & (((\sd1|cmd_out\(51) & \sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr4~0_combout\,
	datab => \sd1|Selector7~0_combout\,
	datac => \sd1|cmd_out\(51),
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector7~1_combout\);

-- Location: FF_X51_Y17_N29
\sd1|cmd_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector7~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(51));

-- Location: LCCOMB_X51_Y17_N22
\sd1|Selector6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector6~0_combout\ = ((\sd1|cmd_out\(51) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(51),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector6~0_combout\);

-- Location: LCCOMB_X51_Y17_N20
\sd1|Selector6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector6~1_combout\ = (\sd1|Selector6~0_combout\ & (((\sd1|cmd_out\(52)) # (\sd1|WideOr4~0_combout\)))) # (!\sd1|Selector6~0_combout\ & (\sd1|cmd_out~0_combout\ & (\sd1|cmd_out\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector6~0_combout\,
	datab => \sd1|cmd_out~0_combout\,
	datac => \sd1|cmd_out\(52),
	datad => \sd1|WideOr4~0_combout\,
	combout => \sd1|Selector6~1_combout\);

-- Location: FF_X51_Y17_N21
\sd1|cmd_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector6~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(52));

-- Location: LCCOMB_X51_Y17_N4
\sd1|Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector5~0_combout\ = ((\sd1|cmd_out\(52) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(52),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector5~0_combout\);

-- Location: LCCOMB_X51_Y17_N2
\sd1|Selector5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector5~1_combout\ = (\sd1|Selector5~0_combout\ & ((\sd1|WideOr4~0_combout\) # ((\sd1|cmd_out\(53))))) # (!\sd1|Selector5~0_combout\ & (((\sd1|cmd_out\(53) & \sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr4~0_combout\,
	datab => \sd1|Selector5~0_combout\,
	datac => \sd1|cmd_out\(53),
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector5~1_combout\);

-- Location: FF_X51_Y17_N3
\sd1|cmd_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector5~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(53));

-- Location: LCCOMB_X51_Y17_N8
\sd1|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector4~0_combout\ = ((\sd1|cmd_out\(53) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(53),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector4~0_combout\);

-- Location: LCCOMB_X51_Y17_N18
\sd1|Selector4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector4~1_combout\ = (\sd1|Selector4~0_combout\ & ((\sd1|WideOr4~0_combout\) # ((\sd1|cmd_out\(54))))) # (!\sd1|Selector4~0_combout\ & (((\sd1|cmd_out\(54) & \sd1|cmd_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr4~0_combout\,
	datab => \sd1|Selector4~0_combout\,
	datac => \sd1|cmd_out\(54),
	datad => \sd1|cmd_out~0_combout\,
	combout => \sd1|Selector4~1_combout\);

-- Location: FF_X51_Y17_N19
\sd1|cmd_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector4~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(54));

-- Location: LCCOMB_X51_Y17_N26
\sd1|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector3~0_combout\ = ((\sd1|cmd_out\(54) & (!\sd1|Equal9~2_combout\ & \sd1|sclk_sig~q\))) # (!\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(54),
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Equal9~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector3~0_combout\);

-- Location: LCCOMB_X51_Y17_N14
\sd1|Selector3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector3~1_combout\ = (\sd1|cmd_out\(55) & (((\sd1|cmd_out~0_combout\) # (\sd1|Selector3~0_combout\)))) # (!\sd1|cmd_out\(55) & (\sd1|WideOr4~0_combout\ & ((\sd1|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr4~0_combout\,
	datab => \sd1|cmd_out~0_combout\,
	datac => \sd1|cmd_out\(55),
	datad => \sd1|Selector3~0_combout\,
	combout => \sd1|Selector3~1_combout\);

-- Location: FF_X51_Y17_N15
\sd1|cmd_out[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector3~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(55));

-- Location: LCCOMB_X50_Y19_N6
\sd1|Selector69~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector69~1_combout\ = (!\sd1|state.write_block_wait~q\ & (\sd1|Selector69~0_combout\ & ((\sd1|state.write_block_init~q\) # (\sd1|cmd_mode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_init~q\,
	datab => \sd1|state.write_block_wait~q\,
	datac => \sd1|cmd_mode~q\,
	datad => \sd1|Selector69~0_combout\,
	combout => \sd1|Selector69~1_combout\);

-- Location: FF_X50_Y19_N7
\sd1|cmd_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector69~1_combout\,
	ena => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_mode~q\);

-- Location: LCCOMB_X51_Y17_N30
\sd1|sdMOSI~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|sdMOSI~0_combout\ = (\sd1|cmd_mode~q\ & (\sd1|data_sig\(7))) # (!\sd1|cmd_mode~q\ & ((\sd1|cmd_out\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|data_sig\(7),
	datab => \sd1|cmd_out\(55),
	datad => \sd1|cmd_mode~q\,
	combout => \sd1|sdMOSI~0_combout\);

-- Location: LCCOMB_X50_Y18_N0
\sd1|Selector79~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Selector79~0_combout\ = (\sd1|state.init~q\ & (((\sd1|sdCS~q\) # (\sd1|Equal9~2_combout\)))) # (!\sd1|state.init~q\ & (\sd1|state.rst~q\ & (\sd1|sdCS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.init~q\,
	datac => \sd1|sdCS~q\,
	datad => \sd1|Equal9~2_combout\,
	combout => \sd1|Selector79~0_combout\);

-- Location: FF_X50_Y18_N1
\sd1|sdCS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Selector79~0_combout\,
	clrn => \nRST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sdCS~q\);

-- Location: LCCOMB_X49_Y4_N6
\sd1|Add2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~4_combout\ = (\sd1|led_on_count\(2) & ((GND) # (!\sd1|Add2~3\))) # (!\sd1|led_on_count\(2) & (\sd1|Add2~3\ $ (GND)))
-- \sd1|Add2~5\ = CARRY((\sd1|led_on_count\(2)) # (!\sd1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(2),
	datad => VCC,
	cin => \sd1|Add2~3\,
	combout => \sd1|Add2~4_combout\,
	cout => \sd1|Add2~5\);

-- Location: LCCOMB_X49_Y4_N8
\sd1|Add2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~6_combout\ = (\sd1|led_on_count\(3) & (!\sd1|Add2~5\)) # (!\sd1|led_on_count\(3) & (\sd1|Add2~5\ & VCC))
-- \sd1|Add2~7\ = CARRY((\sd1|led_on_count\(3) & !\sd1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(3),
	datad => VCC,
	cin => \sd1|Add2~5\,
	combout => \sd1|Add2~6_combout\,
	cout => \sd1|Add2~7\);

-- Location: LCCOMB_X49_Y4_N26
\sd1|led_on_count[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[3]~3_combout\ = !\sd1|Add2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|Add2~6_combout\,
	combout => \sd1|led_on_count[3]~3_combout\);

-- Location: LCCOMB_X49_Y21_N30
\sd1|process_6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|process_6~0_combout\ = (\sd1|block_busy~q\) # (\sd1|init_busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_busy~q\,
	datac => \sd1|init_busy~q\,
	combout => \sd1|process_6~0_combout\);

-- Location: FF_X49_Y4_N27
\sd1|led_on_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|led_on_count[3]~3_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(3));

-- Location: LCCOMB_X49_Y4_N10
\sd1|Add2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~8_combout\ = (\sd1|led_on_count\(4) & ((GND) # (!\sd1|Add2~7\))) # (!\sd1|led_on_count\(4) & (\sd1|Add2~7\ $ (GND)))
-- \sd1|Add2~9\ = CARRY((\sd1|led_on_count\(4)) # (!\sd1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(4),
	datad => VCC,
	cin => \sd1|Add2~7\,
	combout => \sd1|Add2~8_combout\,
	cout => \sd1|Add2~9\);

-- Location: FF_X49_Y4_N11
\sd1|led_on_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Add2~8_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(4));

-- Location: LCCOMB_X49_Y4_N12
\sd1|Add2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~10_combout\ = (\sd1|led_on_count\(5) & (\sd1|Add2~9\ & VCC)) # (!\sd1|led_on_count\(5) & (!\sd1|Add2~9\))
-- \sd1|Add2~11\ = CARRY((!\sd1|led_on_count\(5) & !\sd1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(5),
	datad => VCC,
	cin => \sd1|Add2~9\,
	combout => \sd1|Add2~10_combout\,
	cout => \sd1|Add2~11\);

-- Location: FF_X49_Y4_N13
\sd1|led_on_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Add2~10_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(5));

-- Location: LCCOMB_X49_Y4_N14
\sd1|Add2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~12_combout\ = (\sd1|led_on_count\(6) & (\sd1|Add2~11\ $ (GND))) # (!\sd1|led_on_count\(6) & ((GND) # (!\sd1|Add2~11\)))
-- \sd1|Add2~13\ = CARRY((!\sd1|Add2~11\) # (!\sd1|led_on_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(6),
	datad => VCC,
	cin => \sd1|Add2~11\,
	combout => \sd1|Add2~12_combout\,
	cout => \sd1|Add2~13\);

-- Location: LCCOMB_X49_Y4_N22
\sd1|led_on_count[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[6]~2_combout\ = !\sd1|Add2~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|Add2~12_combout\,
	combout => \sd1|led_on_count[6]~2_combout\);

-- Location: FF_X49_Y4_N23
\sd1|led_on_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|led_on_count[6]~2_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(6));

-- Location: LCCOMB_X49_Y4_N16
\sd1|Add2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~14_combout\ = \sd1|Add2~13\ $ (\sd1|led_on_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sd1|led_on_count\(7),
	cin => \sd1|Add2~13\,
	combout => \sd1|Add2~14_combout\);

-- Location: LCCOMB_X49_Y4_N0
\sd1|led_on_count[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[7]~1_combout\ = !\sd1|Add2~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Add2~14_combout\,
	combout => \sd1|led_on_count[7]~1_combout\);

-- Location: FF_X49_Y4_N1
\sd1|led_on_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|led_on_count[7]~1_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(7));

-- Location: LCCOMB_X49_Y4_N28
\sd1|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|LessThan1~0_combout\ = (\sd1|led_on_count\(5)) # (((\sd1|led_on_count\(4)) # (!\sd1|led_on_count\(6))) # (!\sd1|led_on_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(5),
	datab => \sd1|led_on_count\(7),
	datac => \sd1|led_on_count\(6),
	datad => \sd1|led_on_count\(4),
	combout => \sd1|LessThan1~0_combout\);

-- Location: LCCOMB_X49_Y4_N20
\sd1|led_on_count[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[0]~0_combout\ = (!\sd1|led_on_count\(0) & ((\sd1|LessThan1~1_combout\) # ((\sd1|led_on_count\(1)) # (\sd1|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|LessThan1~1_combout\,
	datab => \sd1|led_on_count\(1),
	datac => \sd1|led_on_count\(0),
	datad => \sd1|LessThan1~0_combout\,
	combout => \sd1|led_on_count[0]~0_combout\);

-- Location: FF_X49_Y4_N21
\sd1|led_on_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|led_on_count[0]~0_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(0));

-- Location: LCCOMB_X49_Y4_N2
\sd1|Add2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~1_cout\ = CARRY(\sd1|led_on_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|led_on_count\(0),
	datad => VCC,
	cout => \sd1|Add2~1_cout\);

-- Location: LCCOMB_X49_Y4_N4
\sd1|Add2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|Add2~2_combout\ = (\sd1|led_on_count\(1) & (\sd1|Add2~1_cout\ & VCC)) # (!\sd1|led_on_count\(1) & (!\sd1|Add2~1_cout\))
-- \sd1|Add2~3\ = CARRY((!\sd1|led_on_count\(1) & !\sd1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|led_on_count\(1),
	datad => VCC,
	cin => \sd1|Add2~1_cout\,
	combout => \sd1|Add2~2_combout\,
	cout => \sd1|Add2~3\);

-- Location: FF_X49_Y4_N5
\sd1|led_on_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Add2~2_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(1));

-- Location: FF_X49_Y4_N7
\sd1|led_on_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|Add2~4_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	ena => \sd1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(2));

-- Location: LCCOMB_X49_Y4_N30
\sd1|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|LessThan1~1_combout\ = (\sd1|led_on_count\(2)) # (!\sd1|led_on_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(2),
	datac => \sd1|led_on_count\(3),
	combout => \sd1|LessThan1~1_combout\);

-- Location: LCCOMB_X49_Y4_N24
\sd1|LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|LessThan1~2_combout\ = (\sd1|LessThan1~1_combout\) # ((\sd1|LessThan1~0_combout\) # ((\sd1|led_on_count\(1)) # (\sd1|led_on_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|LessThan1~1_combout\,
	datab => \sd1|LessThan1~0_combout\,
	datac => \sd1|led_on_count\(1),
	datad => \sd1|led_on_count\(0),
	combout => \sd1|LessThan1~2_combout\);

-- Location: LCCOMB_X49_Y4_N18
\sd1|driveLED~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sd1|driveLED~0_combout\ = !\sd1|LessThan1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|LessThan1~2_combout\,
	combout => \sd1|driveLED~0_combout\);

-- Location: FF_X49_Y4_N19
\sd1|driveLED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_clk:clocks_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \sd1|driveLED~0_combout\,
	clrn => \sd1|ALT_INV_process_6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|driveLED~q\);

-- Location: IOIBUF_X20_Y0_N15
\nINT~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_nINT,
	o => \nINT~input_o\);

-- Location: IOIBUF_X51_Y54_N29
\rom_page_select[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rom_page_select(0),
	o => \rom_page_select[0]~input_o\);

-- Location: IOIBUF_X51_Y54_N22
\rom_page_select[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rom_page_select(1),
	o => \rom_page_select[1]~input_o\);

-- Location: IOIBUF_X51_Y54_N1
\rom_page_select[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rom_page_select(2),
	o => \rom_page_select[2]~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\D[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(0),
	o => \D[0]~input_o\);

-- Location: IOIBUF_X51_Y0_N22
\D[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(1),
	o => \D[1]~input_o\);

-- Location: IOIBUF_X46_Y0_N8
\D[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(2),
	o => \D[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\D[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(3),
	o => \D[3]~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\D[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(4),
	o => \D[4]~input_o\);

-- Location: IOIBUF_X38_Y0_N15
\D[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(5),
	o => \D[5]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\D[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(6),
	o => \D[6]~input_o\);

-- Location: IOIBUF_X31_Y0_N15
\D[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => D(7),
	o => \D[7]~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


