#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 17 10:43:52 2020
# Process ID: 29415
# Current directory: /home/hahaha/riscv/aquila_soc_0901
# Command line: vivado aquila_soc.xpr
# Log file: /home/hahaha/riscv/aquila_soc_0901/vivado.log
# Journal file: /home/hahaha/riscv/aquila_soc_0901/vivado.jou
#-----------------------------------------------------------
start_gui
open_project aquila_soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6565.680 ; gain = 238.410 ; free physical = 6030 ; free virtual = 8791
update_compile_order -fileset sources_1
open_bd_design {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd}
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_200M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:aquila:1.0 - aquila_0
Successfully read diagram <aquila_soc> from BD file </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd>
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml' ignored by IP packager.
set_property core_revision 256 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 255 to revision 256
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6913.504 ; gain = 90.418 ; free physical = 5624 ; free virtual = 8336
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 10:46:02 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 10:46:32 2020] Launched aquila_soc_aquila_0_1_synth_1, synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Thu Sep 17 10:46:32 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7883.672 ; gain = 0.000 ; free physical = 4653 ; free virtual = 7443
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7928.156 ; gain = 0.000 ; free physical = 4443 ; free virtual = 7483
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8037.211 ; gain = 0.000 ; free physical = 4131 ; free virtual = 7477
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 12:54:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 12:54:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8001_C000 [get_hw_probes aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8058.219 ; gain = 0.000 ; free physical = 3968 ; free virtual = 7343
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8058.219 ; gain = 0.000 ; free physical = 3950 ; free virtual = 7340
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 13:00:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 13:00:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8001_D000 [get_hw_probes aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8075.039 ; gain = 0.000 ; free physical = 3950 ; free virtual = 7346
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 13:01:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 13:01:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 257 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 256 to revision 257
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8119.207 ; gain = 44.168 ; free physical = 3607 ; free virtual = 6923
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 13:14:08 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 13:14:39 2020] Launched aquila_soc_aquila_0_1_synth_1, synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Thu Sep 17 13:14:39 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8200.379 ; gain = 0.000 ; free physical = 3686 ; free virtual = 7058
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 13:25:26
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8204.379 ; gain = 0.000 ; free physical = 3659 ; free virtual = 7022
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 13:25:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 13:26:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8223.387 ; gain = 0.000 ; free physical = 3492 ; free virtual = 6978
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8223.387 ; gain = 0.000 ; free physical = 3495 ; free virtual = 6970
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 258 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 257 to revision 258
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8266.047 ; gain = 42.660 ; free physical = 3057 ; free virtual = 6644
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 14:38:10 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 17 14:38:28 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
[Thu Sep 17 14:38:28 2020] Launched synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/aquila_soc_aquila_0_1.dcp' for cell 'aquila_soc_i/aquila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/aquila_soc_smartconnect_0_0.dcp' for cell 'aquila_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.dcp' for cell 'aquila_soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0.dcp' for cell 'aquila_soc_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.dcp' for cell 'aquila_soc_i/rst_mig_7series_0_200M'
INFO: [Netlist 29-17] Analyzing 4215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8833.152 ; gain = 0.000 ; free physical = 2838 ; free virtual = 6340
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1359 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 8992.508 ; gain = 593.523 ; free physical = 2747 ; free virtual = 6252
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list aquila_soc_i/rst_mig_7series_0_200M_peripheral_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/stall_i ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8992.508 ; gain = 0.000 ; free physical = 2728 ; free virtual = 6249
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8992.508 ; gain = 0.000 ; free physical = 2733 ; free virtual = 6241
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8992.508 ; gain = 0.000 ; free physical = 2694 ; free virtual = 6220
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8992.508 ; gain = 0.000 ; free physical = 2677 ; free virtual = 6206
[Thu Sep 17 14:45:01 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 8992.508 ; gain = 0.000 ; free physical = 2677 ; free virtual = 6196
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 14:54:05 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8992.508 ; gain = 0.000 ; free physical = 2889 ; free virtual = 6053
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 14:55:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 14:55:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt} {aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/stall_i} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLOCK} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWUSER} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID} {aquila_soc_i/rst_mig_7series_0_200M_peripheral_aresetn} }
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9055.547 ; gain = 0.000 ; free physical = 2682 ; free virtual = 5877
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 15:06:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 15:06:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data {/home/hahaha/riscv/aquila_soc_0901/iladata.ila} hw_ila_data_1
/home/hahaha/riscv/aquila_soc_0901/iladata.ila
close_hw
close_design
open_bd_design {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd}
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 259 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 258 to revision 259
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9096.570 ; gain = 0.000 ; free physical = 2601 ; free virtual = 5788
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 15:09:48 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 15:10:23 2020] Launched aquila_soc_aquila_0_1_synth_1, synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Thu Sep 17 15:10:23 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/aquila_soc_aquila_0_1.dcp' for cell 'aquila_soc_i/aquila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/aquila_soc_smartconnect_0_0.dcp' for cell 'aquila_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.dcp' for cell 'aquila_soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0.dcp' for cell 'aquila_soc_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.dcp' for cell 'aquila_soc_i/rst_mig_7series_0_200M'
INFO: [Netlist 29-17] Analyzing 4206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[0]'. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc:22]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc:22]
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9096.570 ; gain = 0.000 ; free physical = 2215 ; free virtual = 5363
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1359 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 9096.930 ; gain = 0.359 ; free physical = 2138 ; free virtual = 5287
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLOCK ]]
aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLOCK
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/stall_i ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9196.812 ; gain = 0.000 ; free physical = 2111 ; free virtual = 5263
reset_run impl_1
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9196.812 ; gain = 0.000 ; free physical = 2102 ; free virtual = 5264
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.10 . Memory (MB): peak = 9196.812 ; gain = 0.000 ; free physical = 2070 ; free virtual = 5242
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9196.812 ; gain = 0.000 ; free physical = 2053 ; free virtual = 5228
[Thu Sep 17 21:00:57 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 9196.812 ; gain = 0.000 ; free physical = 2046 ; free virtual = 5220
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 21:10:02 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9196.812 ; gain = 0.000 ; free physical = 2889 ; free virtual = 5252
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size was not found in the design.
WARNING: Simulation object aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLOCK was not found in the design.
WARNING: Simulation object aquila_soc_i/aquila_0_M_DCACHE_PORT_AWUSER was not found in the design.
WARNING: Simulation object aquila_soc_i/rst_mig_7series_0_200M_peripheral_aresetn was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 21:11:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 21:11:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data {/home/hahaha/riscv/aquila_soc_0901/iladata2.ila} hw_ila_data_1
/home/hahaha/riscv/aquila_soc_0901/iladata2.ila
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_bd_design {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd}
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 260 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 259 to revision 260
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9251.266 ; gain = 0.000 ; free physical = 2872 ; free virtual = 5288
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 21:15:50 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 21:16:14 2020] Launched aquila_soc_aquila_0_1_synth_1, synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Thu Sep 17 21:16:14 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9288.730 ; gain = 0.000 ; free physical = 3765 ; free virtual = 5986
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 21:26:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 21:26:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt} {aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len_1} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len_2} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID} {PROBE_1} {PROBE_3} {PROBE_4} {PROBE_7} {PROBE_12} {PROBE_14} {PROBE_17} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[0]_1} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[0]_2} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[0]_3} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[0]_4} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[0]_5} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[0]_6} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_4} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_5} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_6} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_7} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_8} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_9} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_10} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_12} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_13} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_14} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_15} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_16} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_18} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_20} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_21} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_22} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_24} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_25} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_26} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_27} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_28} {u_ila_0_aquila_0_M_DCACHE_PORT_AWBURST[1]_29} {u_ila_0_stall_i} }
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9299.734 ; gain = 0.000 ; free physical = 3599 ; free virtual = 5976
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 21:27:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 21:27:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data {/home/hahaha/riscv/aquila_soc_0901/iladata.ila} hw_ila_data_1
/home/hahaha/riscv/aquila_soc_0901/iladata.ila
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 261 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 260 to revision 261
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9330.750 ; gain = 0.000 ; free physical = 3179 ; free virtual = 5751
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 21:43:00 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 21:43:54 2020] Launched aquila_soc_aquila_0_1_synth_1, synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Thu Sep 17 21:43:54 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9389.789 ; gain = 0.000 ; free physical = 3480 ; free virtual = 5798
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 21:54:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 21:54:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt} {aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index} }
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A0274DA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9405.797 ; gain = 0.000 ; free physical = 3966 ; free virtual = 6300
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 22:13:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 22:14:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 262 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 261 to revision 262
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9405.797 ; gain = 0.000 ; free physical = 3722 ; free virtual = 6108
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 22:21:43 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 17 22:22:39 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
[Thu Sep 17 22:22:39 2020] Launched synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/aquila_soc_aquila_0_1.dcp' for cell 'aquila_soc_i/aquila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/aquila_soc_smartconnect_0_0.dcp' for cell 'aquila_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.dcp' for cell 'aquila_soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0.dcp' for cell 'aquila_soc_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.dcp' for cell 'aquila_soc_i/rst_mig_7series_0_200M'
INFO: [Netlist 29-17] Analyzing 4183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc:5]
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9541.520 ; gain = 0.000 ; free physical = 3323 ; free virtual = 5777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1359 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 9602.625 ; gain = 123.355 ; free physical = 3260 ; free virtual = 5723
close_design
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 263 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 262 to revision 263
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9654.484 ; gain = 0.000 ; free physical = 3424 ; free virtual = 5852
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 22:27:30 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 17 22:28:47 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
[Thu Sep 17 22:28:47 2020] Launched synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/aquila_soc_aquila_0_1.dcp' for cell 'aquila_soc_i/aquila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/aquila_soc_smartconnect_0_0.dcp' for cell 'aquila_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.dcp' for cell 'aquila_soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0.dcp' for cell 'aquila_soc_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.dcp' for cell 'aquila_soc_i/rst_mig_7series_0_200M'
INFO: [Netlist 29-17] Analyzing 4183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc:5]
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9726.285 ; gain = 0.000 ; free physical = 3066 ; free virtual = 5560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1359 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 9767.492 ; gain = 41.207 ; free physical = 2996 ; free virtual = 5491
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/stall_i ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9843.430 ; gain = 0.000 ; free physical = 2972 ; free virtual = 5470
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9843.430 ; gain = 0.000 ; free physical = 2977 ; free virtual = 5474
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.10 . Memory (MB): peak = 9843.430 ; gain = 0.000 ; free physical = 2948 ; free virtual = 5455
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9843.430 ; gain = 0.000 ; free physical = 2926 ; free virtual = 5436
[Thu Sep 17 22:35:06 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 9843.430 ; gain = 0.000 ; free physical = 2917 ; free virtual = 5429
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 22:44:13 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9843.430 ; gain = 0.000 ; free physical = 2436 ; free virtual = 4981
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_2} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_3} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 22:45:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 22:46:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close_design
open_bd_design {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd}
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml' ignored by IP packager.
set_property core_revision 264 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 263 to revision 264
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9904.445 ; gain = 0.000 ; free physical = 2792 ; free virtual = 5399
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 22:51:47 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 17 22:52:50 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
[Thu Sep 17 22:52:50 2020] Launched synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/aquila_soc_aquila_0_1.dcp' for cell 'aquila_soc_i/aquila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/aquila_soc_smartconnect_0_0.dcp' for cell 'aquila_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.dcp' for cell 'aquila_soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0.dcp' for cell 'aquila_soc_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.dcp' for cell 'aquila_soc_i/rst_mig_7series_0_200M'
INFO: [Netlist 29-17] Analyzing 4183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc:5]
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9943.426 ; gain = 0.000 ; free physical = 2628 ; free virtual = 5141
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1359 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 9943.426 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5043
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/burst_read_active ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/burst_write_active ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_resp_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/reads_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/RISCV_rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rnext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list aquila_soc_i/rst_mig_7series_0_200M_peripheral_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/stall_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/start_single_burst_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/start_single_burst_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/wnext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_resp_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/writes_done ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10011.273 ; gain = 0.000 ; free physical = 2311 ; free virtual = 4856
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10011.273 ; gain = 0.000 ; free physical = 2298 ; free virtual = 4859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.10 . Memory (MB): peak = 10011.273 ; gain = 0.000 ; free physical = 2271 ; free virtual = 4836
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10011.273 ; gain = 0.000 ; free physical = 2255 ; free virtual = 4821
[Thu Sep 17 23:01:05 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 10011.273 ; gain = 0.000 ; free physical = 2097 ; free virtual = 4765
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 23:11:01 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10011.273 ; gain = 0.000 ; free physical = 2796 ; free virtual = 4862
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_2 was not found in the design.
WARNING: Simulation object aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_3 was not found in the design.
WARNING: Simulation object aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_1 was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/wnext} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 23:13:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Sep-17 23:13:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST} }
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close_design
open_bd_design {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd}
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 265 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 264 to revision 265
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10113.781 ; gain = 0.000 ; free physical = 2599 ; free virtual = 4980
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 23:28:12 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 17 23:28:34 2020] Launched aquila_soc_aquila_0_1_synth_1, synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Thu Sep 17 23:28:34 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10137.738 ; gain = 0.000 ; free physical = 3134 ; free virtual = 4807
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10137.738 ; gain = 0.000 ; free physical = 3098 ; free virtual = 4796
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10137.738 ; gain = 0.000 ; free physical = 3080 ; free virtual = 4795
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Sep-17 23:40:05
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Sep-17 23:40:22
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
save_wave_config {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
set_property core_revision 266 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 265 to revision 266
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 10137.738 ; gain = 0.000 ; free physical = 2560 ; free virtual = 4583
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep 17 23:44:27 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 17 23:45:45 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
[Thu Sep 17 23:45:45 2020] Launched synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/aquila_soc_aquila_0_1.dcp' for cell 'aquila_soc_i/aquila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/aquila_soc_smartconnect_0_0.dcp' for cell 'aquila_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.dcp' for cell 'aquila_soc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0.dcp' for cell 'aquila_soc_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.dcp' for cell 'aquila_soc_i/rst_mig_7series_0_200M'
INFO: [Netlist 29-17] Analyzing 4151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0/user_design/constraints/aquila_soc_mig_7series_0_0.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/aquila_soc_mig_7series_0_0_board.xdc] for cell 'aquila_soc_i/mig_7series_0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0_board.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_axi_uartlite_0_0/aquila_soc_axi_uartlite_0_0.xdc] for cell 'aquila_soc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_1/bd_bb3d_psr0_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_2/bd_bb3d_psr_aclk_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0_board.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/ip/ip_3/bd_bb3d_psr_aclk1_0.xdc] for cell 'aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0_board.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_rst_mig_7series_0_200M_0/aquila_soc_rst_mig_7series_0_200M_0.xdc] for cell 'aquila_soc_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc:5]
Finished Parsing XDC File [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/constrs_1/new/aquila_soc_wrapper.xdc]
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10223.801 ; gain = 0.000 ; free physical = 1945 ; free virtual = 4334
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1359 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 10297.164 ; gain = 73.363 ; free physical = 1873 ; free virtual = 4264
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/MAIN_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/allocator/FREE_ST[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size_before[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_burst_counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/read_len[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_datain[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[0]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[1]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[2]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[3]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[4]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[5]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[6]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[7]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[8]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[9]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[10]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[11]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[12]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[13]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[14]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[15]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[16]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[17]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[18]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[19]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[20]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[21]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[22]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[23]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[24]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[25]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[26]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[27]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[28]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[29]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[30]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[31]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[32]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[33]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[34]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[35]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[36]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[37]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[38]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[39]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[40]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[41]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[42]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[43]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[44]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[45]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[46]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[47]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[48]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[49]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[50]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[51]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[52]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[53]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[54]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[55]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[56]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[57]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[58]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[59]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[60]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[61]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[62]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[63]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[64]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[65]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[66]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[67]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[68]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[69]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[70]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[71]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[72]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[73]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[74]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[75]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[76]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[77]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[78]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[79]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[80]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[81]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[82]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[83]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[84]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[85]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[86]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[87]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[88]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[89]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[90]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[91]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[92]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[93]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[94]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[95]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[96]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[97]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[98]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[99]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[100]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[101]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[102]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[103]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[104]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[105]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[106]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[107]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[108]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[109]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[110]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[111]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[112]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[113]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[114]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[115]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[116]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[117]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[118]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[119]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[120]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[121]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[122]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[123]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[124]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[125]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[126]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[127]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[128]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[129]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[130]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[131]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[132]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[133]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[134]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[135]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[136]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[137]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[138]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[139]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[140]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[141]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[142]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[143]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[144]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[145]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[146]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[147]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[148]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[149]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[150]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[151]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[152]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[153]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[154]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[155]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[156]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[157]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[158]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[159]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[160]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[161]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[162]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[163]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[164]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[165]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[166]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[167]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[168]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[169]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[170]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[171]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[172]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[173]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[174]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[175]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[176]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[177]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[178]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[179]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[180]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[181]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[182]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[183]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[184]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[185]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[186]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[187]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[188]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[189]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[190]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[191]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[192]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[193]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[194]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[195]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[196]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[197]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[198]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[199]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[200]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[201]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[202]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[203]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[204]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[205]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[206]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[207]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[208]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[209]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[210]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[211]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[212]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[213]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[214]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[215]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[216]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[217]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[218]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[219]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[220]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[221]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[222]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[223]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[224]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[225]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[226]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[227]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[228]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[229]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[230]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[231]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[232]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[233]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[234]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[235]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[236]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[237]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[238]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[239]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[240]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[241]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[242]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[243]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[244]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[245]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[246]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[247]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[248]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[249]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[250]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[251]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[252]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[253]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[254]} {aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_dataout[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[0]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[1]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[2]} {aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/S[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_burst_counter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARQOS[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[0]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[1]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[2]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[3]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[4]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[5]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[6]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[7]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[8]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[9]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[10]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[11]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[12]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[13]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[14]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[15]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[16]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[17]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[18]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[19]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[20]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[21]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[22]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[23]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[24]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[25]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[26]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[27]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[28]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[29]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[30]} {aquila_soc_i/aquila_0_M_DCACHE_PORT_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[0]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[1]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[2]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[3]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[4]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[5]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[6]} {aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/my_burst_size[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARLOCK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BUSER ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list aquila_soc_i/aquila_0_M_DCACHE_PORT_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/burst_read_active ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/burst_write_active ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/dcache_is_flushing ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_rw ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/dmm_unit_strobe ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/free_request_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_resp_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/reads_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/RISCV_rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rnext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_core/Memory_Management/stall_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/start_single_burst_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/start_single_burst_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/wnext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_resp_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/writes_done ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10345.055 ; gain = 0.000 ; free physical = 1815 ; free virtual = 4225
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10345.055 ; gain = 0.000 ; free physical = 1791 ; free virtual = 4220
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.13 . Memory (MB): peak = 10345.055 ; gain = 0.000 ; free physical = 1770 ; free virtual = 4199
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10345.055 ; gain = 0.000 ; free physical = 1746 ; free virtual = 4153
[Thu Sep 17 23:51:28 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 10345.055 ; gain = 0.000 ; free physical = 1743 ; free virtual = 4155
