<stg><name>lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %conv_i_i185 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i185"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %conv_i_i18_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_17"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %conv_i_i18_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %conv_i_i18_311 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_311"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv_i_i18_413 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_413"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %conv_i_i18_515 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_515"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %conv_i_i18_617 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_617"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %conv_i_i18_719 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_719"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %conv_i_i18_821 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_821"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %conv_i_i18_923 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i18_923"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %p_promoted_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted

]]></Node>
<StgValue><ssdm name="p_promoted_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %p_promoted6_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted6

]]></Node>
<StgValue><ssdm name="p_promoted6_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:12 %p_promoted8_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted8

]]></Node>
<StgValue><ssdm name="p_promoted8_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %p_promoted10_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted10

]]></Node>
<StgValue><ssdm name="p_promoted10_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:14 %p_promoted12_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted12

]]></Node>
<StgValue><ssdm name="p_promoted12_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:15 %p_promoted14_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted14

]]></Node>
<StgValue><ssdm name="p_promoted14_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:16 %p_promoted16_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted16

]]></Node>
<StgValue><ssdm name="p_promoted16_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:17 %p_promoted18_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted18

]]></Node>
<StgValue><ssdm name="p_promoted18_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:18 %p_promoted20_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted20

]]></Node>
<StgValue><ssdm name="p_promoted20_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:19 %p_promoted22_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_promoted22

]]></Node>
<StgValue><ssdm name="p_promoted22_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:20 %p_promoted_cast = sext i9 %p_promoted_read

]]></Node>
<StgValue><ssdm name="p_promoted_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:21 %p_promoted6_cast = sext i9 %p_promoted6_read

]]></Node>
<StgValue><ssdm name="p_promoted6_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:22 %p_promoted8_cast = sext i9 %p_promoted8_read

]]></Node>
<StgValue><ssdm name="p_promoted8_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:23 %p_promoted10_cast = sext i9 %p_promoted10_read

]]></Node>
<StgValue><ssdm name="p_promoted10_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:24 %p_promoted12_cast = sext i9 %p_promoted12_read

]]></Node>
<StgValue><ssdm name="p_promoted12_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:25 %p_promoted14_cast = sext i9 %p_promoted14_read

]]></Node>
<StgValue><ssdm name="p_promoted14_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:26 %p_promoted16_cast = sext i9 %p_promoted16_read

]]></Node>
<StgValue><ssdm name="p_promoted16_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:27 %p_promoted18_cast = sext i9 %p_promoted18_read

]]></Node>
<StgValue><ssdm name="p_promoted18_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:28 %p_promoted20_cast = sext i9 %p_promoted20_read

]]></Node>
<StgValue><ssdm name="p_promoted20_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:29 %p_promoted22_cast = sext i9 %p_promoted22_read

]]></Node>
<StgValue><ssdm name="p_promoted22_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out1, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i16 %p_promoted22_cast, i16 %conv_i_i18_923

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i16 %p_promoted20_cast, i16 %conv_i_i18_821

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i16 %p_promoted18_cast, i16 %conv_i_i18_719

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i16 %p_promoted16_cast, i16 %conv_i_i18_617

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i16 %p_promoted14_cast, i16 %conv_i_i18_515

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i16 %p_promoted12_cast, i16 %conv_i_i18_413

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i16 %p_promoted10_cast, i16 %conv_i_i18_311

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i16 %p_promoted8_cast, i16 %conv_i_i18_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i16 %p_promoted6_cast, i16 %conv_i_i18_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i16 %p_promoted_cast, i16 %conv_i_i185

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln71 = br void %VITIS_LOOP_73_1

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_73_1:13 %out1_read = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %out1

]]></Node>
<StgValue><ssdm name="out1_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_73_1:14 %idxprom39 = zext i10 %out1_read

]]></Node>
<StgValue><ssdm name="idxprom39"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:15 %weights_1_0_addr = getelementptr i12 %weights_1_0, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:16 %weights_1_0_load = load i7 %weights_1_0_addr

]]></Node>
<StgValue><ssdm name="weights_1_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:19 %weights_1_1_addr = getelementptr i12 %weights_1_1, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:20 %weights_1_1_load = load i7 %weights_1_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:23 %weights_1_2_addr = getelementptr i12 %weights_1_2, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_2_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:24 %weights_1_2_load = load i7 %weights_1_2_addr

]]></Node>
<StgValue><ssdm name="weights_1_2_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:27 %weights_1_3_addr = getelementptr i12 %weights_1_3, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:28 %weights_1_3_load = load i7 %weights_1_3_addr

]]></Node>
<StgValue><ssdm name="weights_1_3_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:31 %weights_1_4_addr = getelementptr i12 %weights_1_4, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_4_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:32 %weights_1_4_load = load i7 %weights_1_4_addr

]]></Node>
<StgValue><ssdm name="weights_1_4_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:35 %weights_1_5_addr = getelementptr i12 %weights_1_5, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_5_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:36 %weights_1_5_load = load i7 %weights_1_5_addr

]]></Node>
<StgValue><ssdm name="weights_1_5_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:39 %weights_1_6_addr = getelementptr i12 %weights_1_6, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_6_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:40 %weights_1_6_load = load i7 %weights_1_6_addr

]]></Node>
<StgValue><ssdm name="weights_1_6_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:43 %weights_1_7_addr = getelementptr i12 %weights_1_7, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_7_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:44 %weights_1_7_load = load i7 %weights_1_7_addr

]]></Node>
<StgValue><ssdm name="weights_1_7_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:47 %weights_1_8_addr = getelementptr i12 %weights_1_8, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_8_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:48 %weights_1_8_load = load i7 %weights_1_8_addr

]]></Node>
<StgValue><ssdm name="weights_1_8_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_73_1:51 %weights_1_9_addr = getelementptr i12 %weights_1_9, i64 0, i64 %idxprom39

]]></Node>
<StgValue><ssdm name="weights_1_9_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:52 %weights_1_9_load = load i7 %weights_1_9_addr

]]></Node>
<StgValue><ssdm name="weights_1_9_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:55 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %out1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_73_1:66 %br_ln69 = br i1 %tmp_s, void %mergeST17.loopexit.exitStub, void %VITIS_LOOP_73_1

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:16 %weights_1_0_load = load i7 %weights_1_0_addr

]]></Node>
<StgValue><ssdm name="weights_1_0_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:20 %weights_1_1_load = load i7 %weights_1_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_1_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:24 %weights_1_2_load = load i7 %weights_1_2_addr

]]></Node>
<StgValue><ssdm name="weights_1_2_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:28 %weights_1_3_load = load i7 %weights_1_3_addr

]]></Node>
<StgValue><ssdm name="weights_1_3_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:32 %weights_1_4_load = load i7 %weights_1_4_addr

]]></Node>
<StgValue><ssdm name="weights_1_4_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:36 %weights_1_5_load = load i7 %weights_1_5_addr

]]></Node>
<StgValue><ssdm name="weights_1_5_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:40 %weights_1_6_load = load i7 %weights_1_6_addr

]]></Node>
<StgValue><ssdm name="weights_1_6_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:44 %weights_1_7_load = load i7 %weights_1_7_addr

]]></Node>
<StgValue><ssdm name="weights_1_7_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:48 %weights_1_8_load = load i7 %weights_1_8_addr

]]></Node>
<StgValue><ssdm name="weights_1_8_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_73_1:52 %weights_1_9_load = load i7 %weights_1_9_addr

]]></Node>
<StgValue><ssdm name="weights_1_9_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:0 %conv_i_i185_load = load i16 %conv_i_i185

]]></Node>
<StgValue><ssdm name="conv_i_i185_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:1 %conv_i_i18_17_load = load i16 %conv_i_i18_17

]]></Node>
<StgValue><ssdm name="conv_i_i18_17_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:2 %conv_i_i18_29_load = load i16 %conv_i_i18_29

]]></Node>
<StgValue><ssdm name="conv_i_i18_29_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:3 %conv_i_i18_311_load = load i16 %conv_i_i18_311

]]></Node>
<StgValue><ssdm name="conv_i_i18_311_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:4 %conv_i_i18_413_load = load i16 %conv_i_i18_413

]]></Node>
<StgValue><ssdm name="conv_i_i18_413_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:5 %conv_i_i18_515_load = load i16 %conv_i_i18_515

]]></Node>
<StgValue><ssdm name="conv_i_i18_515_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:6 %conv_i_i18_617_load = load i16 %conv_i_i18_617

]]></Node>
<StgValue><ssdm name="conv_i_i18_617_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:7 %conv_i_i18_719_load = load i16 %conv_i_i18_719

]]></Node>
<StgValue><ssdm name="conv_i_i18_719_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:8 %conv_i_i18_821_load = load i16 %conv_i_i18_821

]]></Node>
<StgValue><ssdm name="conv_i_i18_821_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:9 %conv_i_i18_923_load = load i16 %conv_i_i18_923

]]></Node>
<StgValue><ssdm name="conv_i_i18_923_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_73_1:10 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_73_1:11 %speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 128, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln70"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1:12 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:17 %sext_ln74 = sext i12 %weights_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:18 %add_ln74 = add i16 %sext_ln74, i16 %conv_i_i185_load

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:21 %sext_ln74_128 = sext i12 %weights_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln74_128"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:22 %add_ln74_128 = add i16 %sext_ln74_128, i16 %conv_i_i18_17_load

]]></Node>
<StgValue><ssdm name="add_ln74_128"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:25 %sext_ln74_129 = sext i12 %weights_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln74_129"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:26 %add_ln74_129 = add i16 %sext_ln74_129, i16 %conv_i_i18_29_load

]]></Node>
<StgValue><ssdm name="add_ln74_129"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:29 %sext_ln74_130 = sext i12 %weights_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln74_130"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:30 %add_ln74_130 = add i16 %sext_ln74_130, i16 %conv_i_i18_311_load

]]></Node>
<StgValue><ssdm name="add_ln74_130"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:33 %sext_ln74_131 = sext i12 %weights_1_4_load

]]></Node>
<StgValue><ssdm name="sext_ln74_131"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:34 %add_ln74_131 = add i16 %sext_ln74_131, i16 %conv_i_i18_413_load

]]></Node>
<StgValue><ssdm name="add_ln74_131"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:37 %sext_ln74_132 = sext i12 %weights_1_5_load

]]></Node>
<StgValue><ssdm name="sext_ln74_132"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:38 %add_ln74_132 = add i16 %sext_ln74_132, i16 %conv_i_i18_515_load

]]></Node>
<StgValue><ssdm name="add_ln74_132"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:41 %sext_ln74_133 = sext i12 %weights_1_6_load

]]></Node>
<StgValue><ssdm name="sext_ln74_133"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:42 %add_ln74_133 = add i16 %sext_ln74_133, i16 %conv_i_i18_617_load

]]></Node>
<StgValue><ssdm name="add_ln74_133"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:45 %sext_ln74_134 = sext i12 %weights_1_7_load

]]></Node>
<StgValue><ssdm name="sext_ln74_134"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:46 %add_ln74_134 = add i16 %sext_ln74_134, i16 %conv_i_i18_719_load

]]></Node>
<StgValue><ssdm name="add_ln74_134"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:49 %sext_ln74_135 = sext i12 %weights_1_8_load

]]></Node>
<StgValue><ssdm name="sext_ln74_135"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:50 %add_ln74_135 = add i16 %sext_ln74_135, i16 %conv_i_i18_821_load

]]></Node>
<StgValue><ssdm name="add_ln74_135"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="12">
<![CDATA[
VITIS_LOOP_73_1:53 %sext_ln74_136 = sext i12 %weights_1_9_load

]]></Node>
<StgValue><ssdm name="sext_ln74_136"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_73_1:54 %add_ln74_136 = add i16 %sext_ln74_136, i16 %conv_i_i18_923_load

]]></Node>
<StgValue><ssdm name="add_ln74_136"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:56 %store_ln74 = store i16 %add_ln74_136, i16 %conv_i_i18_923

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:57 %store_ln74 = store i16 %add_ln74_135, i16 %conv_i_i18_821

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:58 %store_ln74 = store i16 %add_ln74_134, i16 %conv_i_i18_719

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:59 %store_ln74 = store i16 %add_ln74_133, i16 %conv_i_i18_617

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:60 %store_ln74 = store i16 %add_ln74_132, i16 %conv_i_i18_515

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:61 %store_ln74 = store i16 %add_ln74_131, i16 %conv_i_i18_413

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:62 %store_ln74 = store i16 %add_ln74_130, i16 %conv_i_i18_311

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:63 %store_ln74 = store i16 %add_ln74_129, i16 %conv_i_i18_29

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:64 %store_ln74 = store i16 %add_ln74_128, i16 %conv_i_i18_17

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_73_1:65 %store_ln74 = store i16 %add_ln74, i16 %conv_i_i185

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:0 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_out, i16 %add_ln74

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:1 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_128_out, i16 %add_ln74_128

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:2 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_129_out, i16 %add_ln74_129

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:3 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_130_out, i16 %add_ln74_130

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:4 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_131_out, i16 %add_ln74_131

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:5 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_132_out, i16 %add_ln74_132

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:6 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_133_out, i16 %add_ln74_133

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:7 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_134_out, i16 %add_ln74_134

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:8 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_135_out, i16 %add_ln74_135

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST17.loopexit.exitStub:9 %write_ln74 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %add_ln74_136_out, i16 %add_ln74_136

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
mergeST17.loopexit.exitStub:10 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
