// Seed: 3813912575
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor  id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  uwire id_9;
  always @(1'd0 or negedge id_6) begin : LABEL_0
    id_9 = 1;
  end
  id_10(
      .id_0(id_4 / id_1), .id_1(""), .id_2(1)
  );
  assign id_3 = 1;
endmodule
