
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013fcc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000aa18  08014270  08014270  00024270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ec88  0801ec88  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801ec88  0801ec88  0002ec88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ec90  0801ec90  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ec90  0801ec90  0002ec90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ec94  0801ec94  0002ec94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000066c  24000000  0801ec98  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000dee8  24000680  0801f304  00030680  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2400e568  0801f304  0003e568  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004a77f  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000885d  00000000  00000000  000997ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0002ff58  00000000  00000000  000a200a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bc0  00000000  00000000  000d1f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00004fe8  00000000  00000000  000d3b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000966f  00000000  00000000  000d8b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00044570  00000000  00000000  000e217f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00187989  00000000  00000000  001266ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000c5  00000000  00000000  002ae078  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000071ec  00000000  00000000  002ae140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000680 	.word	0x24000680
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014254 	.word	0x08014254

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000684 	.word	0x24000684
 80002dc:	08014254 	.word	0x08014254

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 8000694:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 8000696:	4c05      	ldr	r4, [pc, #20]	; (80006ac <loadWPM+0x18>)
{
 8000698:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 800069a:	17c3      	asrs	r3, r0, #31
 800069c:	2100      	movs	r1, #0
 800069e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80006a2:	f7ff fe75 	bl	8000390 <__aeabi_uldivmod>
 80006a6:	6020      	str	r0, [r4, #0]

}
 80006a8:	bd10      	pop	{r4, pc}
 80006aa:	bf00      	nop
 80006ac:	24008cb8 	.word	0x24008cb8

080006b0 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80006b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

void DoKeyer(void)
{

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80006b4:	4c9a      	ldr	r4, [pc, #616]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80006b6:	6823      	ldr	r3, [r4, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d12f      	bne.n	800071c <HAL_TIM_PeriodElapsedCallback+0x6c>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 80006bc:	4a99      	ldr	r2, [pc, #612]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80006be:	7812      	ldrb	r2, [r2, #0]
 80006c0:	2a02      	cmp	r2, #2
 80006c2:	d029      	beq.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 80006c4:	4d98      	ldr	r5, [pc, #608]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80006c6:	782a      	ldrb	r2, [r5, #0]
 80006c8:	2a05      	cmp	r2, #5
 80006ca:	d825      	bhi.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
 80006cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80006d0:	009f0070 	.word	0x009f0070
 80006d4:	000600d9 	.word	0x000600d9
 80006d8:	004000ad 	.word	0x004000ad
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 80006dc:	4a93      	ldr	r2, [pc, #588]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80006de:	2001      	movs	r0, #1
 80006e0:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	f000 80e2 	beq.w	80008ac <HAL_TIM_PeriodElapsedCallback+0x1fc>
 80006e8:	4f91      	ldr	r7, [pc, #580]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
	tx = tx_enable;
 80006ea:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 80006ec:	2300      	movs	r3, #0
			CarrierEnable(1);
 80006ee:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 80006f0:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80006f2:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 80006f4:	f004 f868 	bl	80047c8 <CarrierEnable>
		TXSwitch(1);
 80006f8:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 80006fa:	2404      	movs	r4, #4
		TXSwitch(1);
 80006fc:	f004 f800 	bl	8004700 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000700:	f005 faee 	bl	8005ce0 <HAL_GetTick>
 8000704:	498b      	ldr	r1, [pc, #556]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8000706:	4a8c      	ldr	r2, [pc, #560]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000708:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 800070a:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800070c:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800070e:	7813      	ldrb	r3, [r2, #0]
 8000710:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000714:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8000716:	7013      	strb	r3, [r2, #0]
}
 8000718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 800071c:	f005 fae0 	bl	8005ce0 <HAL_GetTick>
 8000720:	6823      	ldr	r3, [r4, #0]
 8000722:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8000726:	4290      	cmp	r0, r2
 8000728:	f200 80b9 	bhi.w	800089e <HAL_TIM_PeriodElapsedCallback+0x1ee>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 800072c:	2b00      	cmp	r3, #0
 800072e:	d0c5      	beq.n	80006bc <HAL_TIM_PeriodElapsedCallback+0xc>
 8000730:	f005 fad6 	bl	8005ce0 <HAL_GetTick>
 8000734:	6823      	ldr	r3, [r4, #0]
 8000736:	4298      	cmp	r0, r3
 8000738:	d9c0      	bls.n	80006bc <HAL_TIM_PeriodElapsedCallback+0xc>
						pk = Saved_pk;
 800073a:	4f80      	ldr	r7, [pc, #512]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
			TXSwitch(0);
 800073c:	2000      	movs	r0, #0
 800073e:	f003 ffdf 	bl	8004700 <TXSwitch>
						pk = Saved_pk;
 8000742:	4e7f      	ldr	r6, [pc, #508]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
			semi_qsk_timeout = 0;
 8000744:	2200      	movs	r2, #0
						pk = Saved_pk;
 8000746:	6839      	ldr	r1, [r7, #0]
 8000748:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 800074a:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 800074c:	6031      	str	r1, [r6, #0]
 800074e:	e7b5      	b.n	80006bc <HAL_TIM_PeriodElapsedCallback+0xc>
	if(KEYER_DASH) {
 8000750:	2140      	movs	r1, #64	; 0x40
 8000752:	487c      	ldr	r0, [pc, #496]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000754:	f008 fa4e 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000758:	b948      	cbnz	r0, 800076e <HAL_TIM_PeriodElapsedCallback+0xbe>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800075a:	4b7b      	ldr	r3, [pc, #492]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800075c:	4a76      	ldr	r2, [pc, #472]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	7811      	ldrb	r1, [r2, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	bf14      	ite	ne
 8000766:	2302      	movne	r3, #2
 8000768:	2301      	moveq	r3, #1
 800076a:	430b      	orrs	r3, r1
 800076c:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 800076e:	2180      	movs	r1, #128	; 0x80
 8000770:	4874      	ldr	r0, [pc, #464]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000772:	f008 fa3f 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000776:	b948      	cbnz	r0, 800078c <HAL_TIM_PeriodElapsedCallback+0xdc>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 8000778:	4b73      	ldr	r3, [pc, #460]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800077a:	4a6f      	ldr	r2, [pc, #444]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	7811      	ldrb	r1, [r2, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	bf14      	ite	ne
 8000784:	2301      	movne	r3, #1
 8000786:	2302      	moveq	r3, #2
 8000788:	430b      	orrs	r3, r1
 800078a:	7013      	strb	r3, [r2, #0]
			}
			break;
		case INTER_ELEMENT:
			// Insert time between dits/dahs
			update_PaddleLatch();               // latch paddle state
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 800078c:	f005 faa8 	bl	8005ce0 <HAL_GetTick>
 8000790:	4b68      	ldr	r3, [pc, #416]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4298      	cmp	r0, r3
 8000796:	d9bf      	bls.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 8000798:	4a67      	ldr	r2, [pc, #412]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800079a:	7813      	ldrb	r3, [r2, #0]
 800079c:	f013 0104 	ands.w	r1, r3, #4
 80007a0:	f000 80b9 	beq.w	8000916 <HAL_TIM_PeriodElapsedCallback+0x266>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007a4:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007a8:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007aa:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007ac:	7029      	strb	r1, [r5, #0]
 80007ae:	e7b3      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if((KEYER_DASH) ||
 80007b0:	2140      	movs	r1, #64	; 0x40
 80007b2:	4864      	ldr	r0, [pc, #400]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007b4:	f008 fa1e 	bl	8008bf4 <HAL_GPIO_ReadPin>
 80007b8:	b140      	cbz	r0, 80007cc <HAL_TIM_PeriodElapsedCallback+0x11c>
					(KEYER_DOT) ||
 80007ba:	2180      	movs	r1, #128	; 0x80
 80007bc:	4861      	ldr	r0, [pc, #388]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007be:	f008 fa19 	bl	8008bf4 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 80007c2:	b118      	cbz	r0, 80007cc <HAL_TIM_PeriodElapsedCallback+0x11c>
					(keyerControl & 0x03))
 80007c4:	4b5c      	ldr	r3, [pc, #368]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
					(KEYER_DOT) ||
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	0798      	lsls	r0, r3, #30
 80007ca:	d0a5      	beq.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
	if(KEYER_DASH) {
 80007cc:	2140      	movs	r1, #64	; 0x40
 80007ce:	485d      	ldr	r0, [pc, #372]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007d0:	f008 fa10 	bl	8008bf4 <HAL_GPIO_ReadPin>
 80007d4:	b948      	cbnz	r0, 80007ea <HAL_TIM_PeriodElapsedCallback+0x13a>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80007d6:	4b5c      	ldr	r3, [pc, #368]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80007d8:	4a57      	ldr	r2, [pc, #348]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	7811      	ldrb	r1, [r2, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	bf14      	ite	ne
 80007e2:	2302      	movne	r3, #2
 80007e4:	2301      	moveq	r3, #1
 80007e6:	430b      	orrs	r3, r1
 80007e8:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80007ea:	2180      	movs	r1, #128	; 0x80
 80007ec:	4855      	ldr	r0, [pc, #340]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007ee:	f008 fa01 	bl	8008bf4 <HAL_GPIO_ReadPin>
 80007f2:	b948      	cbnz	r0, 8000808 <HAL_TIM_PeriodElapsedCallback+0x158>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80007f4:	4b54      	ldr	r3, [pc, #336]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80007f6:	4a50      	ldr	r2, [pc, #320]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	7811      	ldrb	r1, [r2, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	bf14      	ite	ne
 8000800:	2301      	movne	r3, #1
 8000802:	2302      	moveq	r3, #2
 8000804:	430b      	orrs	r3, r1
 8000806:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8000808:	2301      	movs	r3, #1
 800080a:	702b      	strb	r3, [r5, #0]
 800080c:	e784      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(keyerControl & DIT_L) {
 800080e:	4a4a      	ldr	r2, [pc, #296]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000810:	7813      	ldrb	r3, [r2, #0]
 8000812:	07d9      	lsls	r1, r3, #31
 8000814:	d55e      	bpl.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x224>
				keyerControl |= DIT_PROC;
 8000816:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 800081a:	484c      	ldr	r0, [pc, #304]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800081c:	4945      	ldr	r1, [pc, #276]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800081e:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 8000820:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 8000822:	2303      	movs	r3, #3
				ktimer = ditTime;
 8000824:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 8000826:	702b      	strb	r3, [r5, #0]
 8000828:	e776      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 800082a:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8000934 <HAL_TIM_PeriodElapsedCallback+0x284>
 800082e:	f005 fa57 	bl	8005ce0 <HAL_GetTick>
 8000832:	f8d8 3000 	ldr.w	r3, [r8]
 8000836:	4298      	cmp	r0, r3
 8000838:	d84f      	bhi.n	80008da <HAL_TIM_PeriodElapsedCallback+0x22a>
			} else if(keyerControl & IAMBICB) {
 800083a:	4c3f      	ldr	r4, [pc, #252]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800083c:	7823      	ldrb	r3, [r4, #0]
 800083e:	06db      	lsls	r3, r3, #27
 8000840:	f57f af6a 	bpl.w	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
	if(KEYER_DASH) {
 8000844:	2140      	movs	r1, #64	; 0x40
 8000846:	483f      	ldr	r0, [pc, #252]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000848:	f008 f9d4 	bl	8008bf4 <HAL_GPIO_ReadPin>
 800084c:	b940      	cbnz	r0, 8000860 <HAL_TIM_PeriodElapsedCallback+0x1b0>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800084e:	4b3e      	ldr	r3, [pc, #248]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000850:	7822      	ldrb	r2, [r4, #0]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	bf14      	ite	ne
 8000858:	2302      	movne	r3, #2
 800085a:	2301      	moveq	r3, #1
 800085c:	4313      	orrs	r3, r2
 800085e:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	4838      	ldr	r0, [pc, #224]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000864:	f008 f9c6 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000868:	2800      	cmp	r0, #0
 800086a:	f47f af55 	bne.w	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800086e:	4b36      	ldr	r3, [pc, #216]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000870:	7822      	ldrb	r2, [r4, #0]
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	2b00      	cmp	r3, #0
 8000876:	bf14      	ite	ne
 8000878:	2301      	movne	r3, #1
 800087a:	2302      	moveq	r3, #2
 800087c:	4313      	orrs	r3, r2
 800087e:	7023      	strb	r3, [r4, #0]
}
 8000880:	e74a      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(keyerControl & DAH_L) {
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	f013 0302 	ands.w	r3, r3, #2
 800088a:	d00d      	beq.n	80008a8 <HAL_TIM_PeriodElapsedCallback+0x1f8>
				ktimer = ditTime*3;
 800088c:	4b2f      	ldr	r3, [pc, #188]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
				keyerState = KEYED_PREP;
 800088e:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 8000890:	4a28      	ldr	r2, [pc, #160]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000892:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 8000894:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 8000896:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800089a:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800089c:	e73c      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
		TXSwitch(0);
 800089e:	2000      	movs	r0, #0
 80008a0:	f003 ff2e 	bl	8004700 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80008a4:	6823      	ldr	r3, [r4, #0]
 80008a6:	e741      	b.n	800072c <HAL_TIM_PeriodElapsedCallback+0x7c>
				keyerState = IDLE;
 80008a8:	702b      	strb	r3, [r5, #0]
 80008aa:	e735      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80008ac:	4e28      	ldr	r6, [pc, #160]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80008ae:	4f20      	ldr	r7, [pc, #128]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80008b0:	7833      	ldrb	r3, [r6, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f43f af19 	beq.w	80006ea <HAL_TIM_PeriodElapsedCallback+0x3a>
 80008b8:	783b      	ldrb	r3, [r7, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f47f af15 	bne.w	80006ea <HAL_TIM_PeriodElapsedCallback+0x3a>
					Saved_pk = pk;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b1d      	ldr	r3, [pc, #116]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80008c6:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 80008c8:	f003 ff1a 	bl	8004700 <TXSwitch>
			HAL_Delay(txdelay);
 80008cc:	7830      	ldrb	r0, [r6, #0]
 80008ce:	f005 fa0d 	bl	8005cec <HAL_Delay>
 80008d2:	e70a      	b.n	80006ea <HAL_TIM_PeriodElapsedCallback+0x3a>
				keyerState = CHK_DAH;
 80008d4:	2302      	movs	r3, #2
 80008d6:	702b      	strb	r3, [r5, #0]
 80008d8:	e71e      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
				Key_state = LOW;
 80008da:	4a14      	ldr	r2, [pc, #80]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80008dc:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 80008de:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 80008e0:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 80008e2:	bbb8      	cbnz	r0, 8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>
	tx = tx_enable;
 80008e4:	4b12      	ldr	r3, [pc, #72]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008e6:	f8df 9064 	ldr.w	r9, [pc, #100]	; 800094c <HAL_TIM_PeriodElapsedCallback+0x29c>
	tx = tx_enable;
 80008ea:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 80008ec:	f003 ff6c 	bl	80047c8 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008f0:	f005 f9f6 	bl	8005ce0 <HAL_GetTick>
 80008f4:	f8d9 3000 	ldr.w	r3, [r9]
 80008f8:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80008fc:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80008fe:	2800      	cmp	r0, #0
 8000900:	d039      	beq.n	8000976 <HAL_TIM_PeriodElapsedCallback+0x2c6>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8000902:	f005 f9ed 	bl	8005ce0 <HAL_GetTick>
 8000906:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 800090a:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800090c:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 800090e:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8000910:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 8000914:	e700      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
				} else {
					keyerControl &= ~(DAH_L);              // clear dah latch
 8000916:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 800091a:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 800091c:	7013      	strb	r3, [r2, #0]
}
 800091e:	e6fb      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
 8000920:	2400ba14 	.word	0x2400ba14
 8000924:	2400b88a 	.word	0x2400b88a
 8000928:	2400b889 	.word	0x2400b889
 800092c:	240062d0 	.word	0x240062d0
 8000930:	2400ca48 	.word	0x2400ca48
 8000934:	2400b894 	.word	0x2400b894
 8000938:	2400b888 	.word	0x2400b888
 800093c:	24007308 	.word	0x24007308
 8000940:	2400b8c0 	.word	0x2400b8c0
 8000944:	58020000 	.word	0x58020000
 8000948:	2400b890 	.word	0x2400b890
 800094c:	24008cb8 	.word	0x24008cb8
 8000950:	2400ca49 	.word	0x2400ca49
	tx = tx_enable;
 8000954:	4a09      	ldr	r2, [pc, #36]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
			pk = Saved_pk;
 8000956:	4f0a      	ldr	r7, [pc, #40]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000958:	4e0a      	ldr	r6, [pc, #40]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
			semi_qsk_timeout = 0;
 800095a:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 800095c:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 800095e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8000988 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 8000966:	2000      	movs	r0, #0
 8000968:	f003 feca 	bl	8004700 <TXSwitch>
						pk = Saved_pk;
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 8000974:	e7c5      	b.n	8000902 <HAL_TIM_PeriodElapsedCallback+0x252>
 8000976:	4e03      	ldr	r6, [pc, #12]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000978:	4f01      	ldr	r7, [pc, #4]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800097a:	e7f4      	b.n	8000966 <HAL_TIM_PeriodElapsedCallback+0x2b6>
 800097c:	2400ca48 	.word	0x2400ca48
 8000980:	24007308 	.word	0x24007308
 8000984:	2400b8c0 	.word	0x2400b8c0
 8000988:	24008cb8 	.word	0x24008cb8

0800098c <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 800098c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 8000990:	497d      	ldr	r1, [pc, #500]	; (8000b88 <cw_tx_char+0x1fc>)
 8000992:	237e      	movs	r3, #126	; 0x7e
 8000994:	2500      	movs	r5, #0
 8000996:	e004      	b.n	80009a2 <cw_tx_char+0x16>
 8000998:	b2d5      	uxtb	r5, r2
 800099a:	5d4b      	ldrb	r3, [r1, r5]
 800099c:	2b00      	cmp	r3, #0
 800099e:	f000 808b 	beq.w	8000ab8 <cw_tx_char+0x12c>
    if(sym == ch){  // found -> transmit CW character j
 80009a2:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80009a4:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 80009a8:	d1f6      	bne.n	8000998 <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80009aa:	062b      	lsls	r3, r5, #24
 80009ac:	f100 80e6 	bmi.w	8000b7c <cw_tx_char+0x1f0>
 80009b0:	2380      	movs	r3, #128	; 0x80
 80009b2:	461e      	mov	r6, r3
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	422b      	tst	r3, r5
 80009b8:	d0fb      	beq.n	80009b2 <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 80009ba:	08b6      	lsrs	r6, r6, #2
 80009bc:	f000 80b2 	beq.w	8000b24 <cw_tx_char+0x198>
 80009c0:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 8000b9c <cw_tx_char+0x210>
 80009c4:	4f71      	ldr	r7, [pc, #452]	; (8000b8c <cw_tx_char+0x200>)
 80009c6:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 8000ba4 <cw_tx_char+0x218>
					Saved_pk = pk;
 80009ca:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 8000ba0 <cw_tx_char+0x214>
	if(!(semi_qsk_timeout))
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b93b      	cbnz	r3, 80009e2 <cw_tx_char+0x56>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80009d2:	4b6f      	ldr	r3, [pc, #444]	; (8000b90 <cw_tx_char+0x204>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b123      	cbz	r3, 80009e2 <cw_tx_char+0x56>
 80009d8:	f898 3000 	ldrb.w	r3, [r8]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	f000 8095 	beq.w	8000b0c <cw_tx_char+0x180>
	tx = tx_enable;
 80009e2:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 80009e4:	2300      	movs	r3, #0
			CarrierEnable(1);
 80009e6:	4620      	mov	r0, r4
		semi_qsk_timeout = 0;
 80009e8:	603b      	str	r3, [r7, #0]
	tx = tx_enable;
 80009ea:	f888 4000 	strb.w	r4, [r8]
			CarrierEnable(1);
 80009ee:	f003 feeb 	bl	80047c8 <CarrierEnable>
		TXSwitch(1);
 80009f2:	4620      	mov	r0, r4
    if(KEYER_DASH || KEYER_DOT){
 80009f4:	4c67      	ldr	r4, [pc, #412]	; (8000b94 <cw_tx_char+0x208>)
		TXSwitch(1);
 80009f6:	f003 fe83 	bl	8004700 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 80009fa:	422e      	tst	r6, r5
 80009fc:	f8d9 0000 	ldr.w	r0, [r9]
 8000a00:	bf14      	ite	ne
 8000a02:	f04f 0b03 	movne.w	fp, #3
 8000a06:	f04f 0b01 	moveq.w	fp, #1
 8000a0a:	fb00 fb0b 	mul.w	fp, r0, fp
  uint32_t event = HAL_GetTick() + ms;
 8000a0e:	f005 f967 	bl	8005ce0 <HAL_GetTick>
 8000a12:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 8000a14:	e00a      	b.n	8000a2c <cw_tx_char+0xa0>
    if(KEYER_DASH || KEYER_DOT){
 8000a16:	f008 f8ed 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2180      	movs	r1, #128	; 0x80
 8000a1e:	4620      	mov	r0, r4
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d04c      	beq.n	8000abe <cw_tx_char+0x132>
 8000a24:	f008 f8e6 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000a28:	2800      	cmp	r0, #0
 8000a2a:	d048      	beq.n	8000abe <cw_tx_char+0x132>
  while(HAL_GetTick() < event){
 8000a2c:	f005 f958 	bl	8005ce0 <HAL_GetTick>
 8000a30:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000a32:	2140      	movs	r1, #64	; 0x40
 8000a34:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000a36:	459b      	cmp	fp, r3
 8000a38:	d8ed      	bhi.n	8000a16 <cw_tx_char+0x8a>
	if(!(semi_qsk_timeout))
 8000a3a:	6838      	ldr	r0, [r7, #0]
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d151      	bne.n	8000ae4 <cw_tx_char+0x158>
	tx = tx_enable;
 8000a40:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8000a44:	f003 fec0 	bl	80047c8 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8000a48:	f005 f94a 	bl	8005ce0 <HAL_GetTick>
 8000a4c:	f8d9 b000 	ldr.w	fp, [r9]
 8000a50:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 8000a54:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8000a56:	2800      	cmp	r0, #0
 8000a58:	d04c      	beq.n	8000af4 <cw_tx_char+0x168>
  uint32_t event = HAL_GetTick() + ms;
 8000a5a:	f005 f941 	bl	8005ce0 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 8000a5e:	4c4d      	ldr	r4, [pc, #308]	; (8000b94 <cw_tx_char+0x208>)
  uint32_t event = HAL_GetTick() + ms;
 8000a60:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 8000a62:	e008      	b.n	8000a76 <cw_tx_char+0xea>
    if(KEYER_DASH || KEYER_DOT){
 8000a64:	f008 f8c6 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	4620      	mov	r0, r4
 8000a6e:	b3b3      	cbz	r3, 8000ade <cw_tx_char+0x152>
 8000a70:	f008 f8c0 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000a74:	b398      	cbz	r0, 8000ade <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 8000a76:	f005 f933 	bl	8005ce0 <HAL_GetTick>
 8000a7a:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000a7c:	2140      	movs	r1, #64	; 0x40
 8000a7e:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000a80:	459b      	cmp	fp, r3
 8000a82:	d8ef      	bhi.n	8000a64 <cw_tx_char+0xd8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 8000a84:	0876      	lsrs	r6, r6, #1
 8000a86:	d1a2      	bne.n	80009ce <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 8000a88:	f8d9 6000 	ldr.w	r6, [r9]
  uint32_t event = HAL_GetTick() + ms;
 8000a8c:	f005 f928 	bl	8005ce0 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 8000a90:	4c40      	ldr	r4, [pc, #256]	; (8000b94 <cw_tx_char+0x208>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 8000a92:	0076      	lsls	r6, r6, #1
  uint32_t event = HAL_GetTick() + ms;
 8000a94:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 8000a96:	e008      	b.n	8000aaa <cw_tx_char+0x11e>
    if(KEYER_DASH || KEYER_DOT){
 8000a98:	f008 f8ac 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2180      	movs	r1, #128	; 0x80
 8000aa0:	4620      	mov	r0, r4
 8000aa2:	b1e3      	cbz	r3, 8000ade <cw_tx_char+0x152>
 8000aa4:	f008 f8a6 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000aa8:	b1c8      	cbz	r0, 8000ade <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 8000aaa:	f005 f919 	bl	8005ce0 <HAL_GetTick>
 8000aae:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000ab0:	2140      	movs	r1, #64	; 0x40
 8000ab2:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000ab4:	429e      	cmp	r6, r3
 8000ab6:	d8ef      	bhi.n	8000a98 <cw_tx_char+0x10c>
      }
      break; // next character
    }
  }
  return 0;
 8000ab8:	2000      	movs	r0, #0
}
 8000aba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!(semi_qsk_timeout))
 8000abe:	6838      	ldr	r0, [r7, #0]
 8000ac0:	2800      	cmp	r0, #0
 8000ac2:	d14a      	bne.n	8000b5a <cw_tx_char+0x1ce>
	tx = tx_enable;
 8000ac4:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8000ac8:	f003 fe7e 	bl	80047c8 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8000acc:	f005 f908 	bl	8005ce0 <HAL_GetTick>
 8000ad0:	f8d9 3000 	ldr.w	r3, [r9]
 8000ad4:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8000ad8:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8000ada:	2800      	cmp	r0, #0
 8000adc:	d050      	beq.n	8000b80 <cw_tx_char+0x1f4>
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8000ade:	2001      	movs	r0, #1
}
 8000ae0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	tx = tx_enable;
 8000ae4:	2300      	movs	r3, #0
			pk = Saved_pk;
 8000ae6:	4a2c      	ldr	r2, [pc, #176]	; (8000b98 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8000ae8:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8000aec:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8000aee:	f8da 3000 	ldr.w	r3, [sl]
 8000af2:	6013      	str	r3, [r2, #0]
			TXSwitch(0);
 8000af4:	2000      	movs	r0, #0
 8000af6:	f003 fe03 	bl	8004700 <TXSwitch>
			semi_qsk_timeout = 0;
 8000afa:	2300      	movs	r3, #0
						pk = Saved_pk;
 8000afc:	4a26      	ldr	r2, [pc, #152]	; (8000b98 <cw_tx_char+0x20c>)
			semi_qsk_timeout = 0;
 8000afe:	603b      	str	r3, [r7, #0]
						pk = Saved_pk;
 8000b00:	f8da 3000 	ldr.w	r3, [sl]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 8000b04:	f8d9 b000 	ldr.w	fp, [r9]
						pk = Saved_pk;
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	e7a6      	b.n	8000a5a <cw_tx_char+0xce>
					Saved_pk = pk;
 8000b0c:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <cw_tx_char+0x20c>)
			TXSwitch(1);
 8000b0e:	2001      	movs	r0, #1
					Saved_pk = pk;
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f8ca 3000 	str.w	r3, [sl]
			TXSwitch(1);
 8000b16:	f003 fdf3 	bl	8004700 <TXSwitch>
			HAL_Delay(txdelay);
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <cw_tx_char+0x204>)
 8000b1c:	7818      	ldrb	r0, [r3, #0]
 8000b1e:	f005 f8e5 	bl	8005cec <HAL_Delay>
 8000b22:	e75e      	b.n	80009e2 <cw_tx_char+0x56>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <cw_tx_char+0x210>)
    if(KEYER_DASH || KEYER_DOT){
 8000b26:	4c1b      	ldr	r4, [pc, #108]	; (8000b94 <cw_tx_char+0x208>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8000b28:	681e      	ldr	r6, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 8000b2a:	f005 f8d9 	bl	8005ce0 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8000b2e:	00b6      	lsls	r6, r6, #2
  uint32_t event = HAL_GetTick() + ms;
 8000b30:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 8000b32:	e00a      	b.n	8000b4a <cw_tx_char+0x1be>
    if(KEYER_DASH || KEYER_DOT){
 8000b34:	f008 f85e 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2180      	movs	r1, #128	; 0x80
 8000b3c:	4620      	mov	r0, r4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0ba      	beq.n	8000ab8 <cw_tx_char+0x12c>
 8000b42:	f008 f857 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8000b46:	2800      	cmp	r0, #0
 8000b48:	d0b6      	beq.n	8000ab8 <cw_tx_char+0x12c>
  while(HAL_GetTick() < event){
 8000b4a:	f005 f8c9 	bl	8005ce0 <HAL_GetTick>
 8000b4e:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000b50:	2140      	movs	r1, #64	; 0x40
 8000b52:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000b54:	429e      	cmp	r6, r3
 8000b56:	d8ed      	bhi.n	8000b34 <cw_tx_char+0x1a8>
 8000b58:	e7ae      	b.n	8000ab8 <cw_tx_char+0x12c>
	tx = tx_enable;
 8000b5a:	2300      	movs	r3, #0
			pk = Saved_pk;
 8000b5c:	4d10      	ldr	r5, [pc, #64]	; (8000ba0 <cw_tx_char+0x214>)
 8000b5e:	4c0e      	ldr	r4, [pc, #56]	; (8000b98 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8000b60:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8000b64:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8000b66:	682b      	ldr	r3, [r5, #0]
 8000b68:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 8000b6a:	2000      	movs	r0, #0
 8000b6c:	f003 fdc8 	bl	8004700 <TXSwitch>
			semi_qsk_timeout = 0;
 8000b70:	2200      	movs	r2, #0
						pk = Saved_pk;
 8000b72:	682b      	ldr	r3, [r5, #0]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8000b74:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 8000b76:	603a      	str	r2, [r7, #0]
						pk = Saved_pk;
 8000b78:	6023      	str	r3, [r4, #0]
 8000b7a:	e79e      	b.n	8000aba <cw_tx_char+0x12e>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 8000b7c:	2640      	movs	r6, #64	; 0x40
 8000b7e:	e71f      	b.n	80009c0 <cw_tx_char+0x34>
 8000b80:	4d07      	ldr	r5, [pc, #28]	; (8000ba0 <cw_tx_char+0x214>)
 8000b82:	4c05      	ldr	r4, [pc, #20]	; (8000b98 <cw_tx_char+0x20c>)
 8000b84:	e7f1      	b.n	8000b6a <cw_tx_char+0x1de>
 8000b86:	bf00      	nop
 8000b88:	08014298 	.word	0x08014298
 8000b8c:	2400ba14 	.word	0x2400ba14
 8000b90:	2400ca49 	.word	0x2400ca49
 8000b94:	58020000 	.word	0x58020000
 8000b98:	2400b8c0 	.word	0x2400b8c0
 8000b9c:	24008cb8 	.word	0x24008cb8
 8000ba0:	24007308 	.word	0x24007308
 8000ba4:	2400ca48 	.word	0x2400ca48

08000ba8 <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 8000ba8:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 8000baa:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <SendCWMessage+0x28>)
 8000bb0:	012a      	lsls	r2, r5, #4
 8000bb2:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 8000bb6:	5c98      	ldrb	r0, [r3, r2]
 8000bb8:	b148      	cbz	r0, 8000bce <SendCWMessage+0x26>
 8000bba:	2400      	movs	r4, #0
 8000bbc:	e002      	b.n	8000bc4 <SendCWMessage+0x1c>
 8000bbe:	b2e4      	uxtb	r4, r4
 8000bc0:	5d28      	ldrb	r0, [r5, r4]
 8000bc2:	b120      	cbz	r0, 8000bce <SendCWMessage+0x26>
 8000bc4:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8000bc6:	f7ff fee1 	bl	800098c <cw_tx_char>
 8000bca:	2800      	cmp	r0, #0
 8000bcc:	d0f7      	beq.n	8000bbe <SendCWMessage+0x16>
}
 8000bce:	bd38      	pop	{r3, r4, r5, pc}
 8000bd0:	24000000 	.word	0x24000000

08000bd4 <DecodeDCF77>:
{
	uint8_t i;
	static uint8_t MinParity, HourParity;
	MinParity = HourParity = 0;
	for (i = 21 ; i < 28; i++)
		if (DCF77Message[i])
 8000bd4:	4b52      	ldr	r3, [pc, #328]	; (8000d20 <DecodeDCF77+0x14c>)
{
 8000bd6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		if (DCF77Message[i])
 8000bda:	7d5a      	ldrb	r2, [r3, #21]
{
 8000bdc:	b085      	sub	sp, #20
		if (DCF77Message[i])
 8000bde:	f893 a016 	ldrb.w	sl, [r3, #22]
			MinParity ^= 1;
 8000be2:	1e11      	subs	r1, r2, #0
 8000be4:	bf18      	it	ne
 8000be6:	2101      	movne	r1, #1
		if (DCF77Message[i])
 8000be8:	f1ba 0f00 	cmp.w	sl, #0
 8000bec:	d001      	beq.n	8000bf2 <DecodeDCF77+0x1e>
			MinParity ^= 1;
 8000bee:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000bf2:	7ddf      	ldrb	r7, [r3, #23]
 8000bf4:	b10f      	cbz	r7, 8000bfa <DecodeDCF77+0x26>
			MinParity ^= 1;
 8000bf6:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000bfa:	7e18      	ldrb	r0, [r3, #24]
 8000bfc:	9003      	str	r0, [sp, #12]
 8000bfe:	b108      	cbz	r0, 8000c04 <DecodeDCF77+0x30>
			MinParity ^= 1;
 8000c00:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000c04:	7e5c      	ldrb	r4, [r3, #25]
 8000c06:	b10c      	cbz	r4, 8000c0c <DecodeDCF77+0x38>
			MinParity ^= 1;
 8000c08:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000c0c:	f893 901a 	ldrb.w	r9, [r3, #26]
 8000c10:	f1b9 0f00 	cmp.w	r9, #0
 8000c14:	d001      	beq.n	8000c1a <DecodeDCF77+0x46>
			MinParity ^= 1;
 8000c16:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000c1a:	7ede      	ldrb	r6, [r3, #27]
 8000c1c:	b10e      	cbz	r6, 8000c22 <DecodeDCF77+0x4e>
			MinParity ^= 1;
 8000c1e:	f081 0101 	eor.w	r1, r1, #1
	for (i = 21 ; i < 28; i++)
 8000c22:	4840      	ldr	r0, [pc, #256]	; (8000d24 <DecodeDCF77+0x150>)
	for (i = 29 ; i < 35; i++)
		if (DCF77Message[i])
 8000c24:	f893 801e 	ldrb.w	r8, [r3, #30]
 8000c28:	7001      	strb	r1, [r0, #0]
 8000c2a:	7f58      	ldrb	r0, [r3, #29]
			HourParity ^= 1;
 8000c2c:	f1b0 0c00 	subs.w	ip, r0, #0
 8000c30:	bf18      	it	ne
 8000c32:	f04f 0c01 	movne.w	ip, #1
		if (DCF77Message[i])
 8000c36:	f1b8 0f00 	cmp.w	r8, #0
 8000c3a:	d001      	beq.n	8000c40 <DecodeDCF77+0x6c>
			HourParity ^= 1;
 8000c3c:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c40:	7fdd      	ldrb	r5, [r3, #31]
 8000c42:	9501      	str	r5, [sp, #4]
 8000c44:	b10d      	cbz	r5, 8000c4a <DecodeDCF77+0x76>
			HourParity ^= 1;
 8000c46:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c4a:	f893 5020 	ldrb.w	r5, [r3, #32]
 8000c4e:	9502      	str	r5, [sp, #8]
 8000c50:	b10d      	cbz	r5, 8000c56 <DecodeDCF77+0x82>
			HourParity ^= 1;
 8000c52:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c56:	f893 5021 	ldrb.w	r5, [r3, #33]	; 0x21
 8000c5a:	b10d      	cbz	r5, 8000c60 <DecodeDCF77+0x8c>
			HourParity ^= 1;
 8000c5c:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c60:	f893 e022 	ldrb.w	lr, [r3, #34]	; 0x22
 8000c64:	f1be 0f00 	cmp.w	lr, #0
 8000c68:	d141      	bne.n	8000cee <DecodeDCF77+0x11a>
	for (i = 29 ; i < 35; i++)
 8000c6a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8000d40 <DecodeDCF77+0x16c>
 8000c6e:	f88b c000 	strb.w	ip, [fp]

	if (MinParity != DCF77Message[28] && HourParity != DCF77Message[35])
 8000c72:	f893 b01c 	ldrb.w	fp, [r3, #28]
 8000c76:	458b      	cmp	fp, r1
 8000c78:	d006      	beq.n	8000c88 <DecodeDCF77+0xb4>
 8000c7a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000c7e:	4563      	cmp	r3, ip
 8000c80:	d002      	beq.n	8000c88 <DecodeDCF77+0xb4>
			SystemSeconds = 0;
			WSPRBeaconState = FIRST_FIX;
		}
		break;
	}
}
 8000c82:	b005      	add	sp, #20
 8000c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000c88:	eb04 0449 	add.w	r4, r4, r9, lsl #1
		DCF77Hour += (DCF77Message[29+i] << i);
 8000c8c:	9b01      	ldr	r3, [sp, #4]
		DCF77Min += DCF77Message[21+i] << i;
 8000c8e:	eb02 024a 	add.w	r2, r2, sl, lsl #1
		DCF77Hour += (DCF77Message[29+i] << i);
 8000c92:	eb00 0048 	add.w	r0, r0, r8, lsl #1
		DCF77Min += DCF77Message[21+i] << i;
 8000c96:	eb02 0287 	add.w	r2, r2, r7, lsl #2
	switch (WSPRBeaconState)
 8000c9a:	4f23      	ldr	r7, [pc, #140]	; (8000d28 <DecodeDCF77+0x154>)
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000c9c:	eb04 0686 	add.w	r6, r4, r6, lsl #2
		DCF77Hour += (DCF77Message[29+i] << i);
 8000ca0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
		DCF77Min += DCF77Message[21+i] << i;
 8000ca4:	9b03      	ldr	r3, [sp, #12]
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8000ca6:	eb05 054e 	add.w	r5, r5, lr, lsl #1
	switch (WSPRBeaconState)
 8000caa:	783c      	ldrb	r4, [r7, #0]
		DCF77Min += DCF77Message[21+i] << i;
 8000cac:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
		DCF77Hour += (DCF77Message[29+i] << i);
 8000cb0:	9b02      	ldr	r3, [sp, #8]
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000cb2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
		DCF77Hour += (DCF77Message[29+i] << i);
 8000cb6:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8000cba:	4b1c      	ldr	r3, [pc, #112]	; (8000d2c <DecodeDCF77+0x158>)
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000cbc:	eb02 0646 	add.w	r6, r2, r6, lsl #1
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8000cc0:	4a1b      	ldr	r2, [pc, #108]	; (8000d30 <DecodeDCF77+0x15c>)
 8000cc2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000cc6:	b2f6      	uxtb	r6, r6
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8000cc8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8000ccc:	701e      	strb	r6, [r3, #0]
 8000cce:	7015      	strb	r5, [r2, #0]
	switch (WSPRBeaconState)
 8000cd0:	b184      	cbz	r4, 8000cf4 <DecodeDCF77+0x120>
 8000cd2:	2c01      	cmp	r4, #1
 8000cd4:	d1d5      	bne.n	8000c82 <DecodeDCF77+0xae>
		if (SystemMinutes == DCF77Min)
 8000cd6:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <DecodeDCF77+0x160>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	4296      	cmp	r6, r2
 8000cdc:	d013      	beq.n	8000d06 <DecodeDCF77+0x132>
			SystemSeconds = 0;
 8000cde:	4a16      	ldr	r2, [pc, #88]	; (8000d38 <DecodeDCF77+0x164>)
			SystemMinutes = DCF77Min;
 8000ce0:	601e      	str	r6, [r3, #0]
			SystemSeconds = 0;
 8000ce2:	2300      	movs	r3, #0
			WSPRBeaconState = FIRST_FIX;
 8000ce4:	703c      	strb	r4, [r7, #0]
			SystemSeconds = 0;
 8000ce6:	6013      	str	r3, [r2, #0]
}
 8000ce8:	b005      	add	sp, #20
 8000cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			HourParity ^= 1;
 8000cee:	f08c 0c01 	eor.w	ip, ip, #1
 8000cf2:	e7ba      	b.n	8000c6a <DecodeDCF77+0x96>
		SystemMinutes = DCF77Min;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <DecodeDCF77+0x160>)
		SystemSeconds = 0;
 8000cf6:	4a10      	ldr	r2, [pc, #64]	; (8000d38 <DecodeDCF77+0x164>)
		SystemMinutes = DCF77Min;
 8000cf8:	601e      	str	r6, [r3, #0]
		WSPRBeaconState = FIRST_FIX;
 8000cfa:	2301      	movs	r3, #1
		SystemSeconds = 0;
 8000cfc:	6014      	str	r4, [r2, #0]
		WSPRBeaconState = FIRST_FIX;
 8000cfe:	703b      	strb	r3, [r7, #0]
}
 8000d00:	b005      	add	sp, #20
 8000d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			SystemSeconds = 0;
 8000d06:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <DecodeDCF77+0x164>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
			srand((unsigned) HAL_GetTick());
 8000d0c:	f004 ffe8 	bl	8005ce0 <HAL_GetTick>
 8000d10:	f00f fe1c 	bl	801094c <srand>
			TransmittingWSPR = 1;
 8000d14:	4a09      	ldr	r2, [pc, #36]	; (8000d3c <DecodeDCF77+0x168>)
			WSPRBeaconState = SEND_WSPR;
 8000d16:	2302      	movs	r3, #2
			TransmittingWSPR = 1;
 8000d18:	7014      	strb	r4, [r2, #0]
			WSPRBeaconState = SEND_WSPR;
 8000d1a:	703b      	strb	r3, [r7, #0]
 8000d1c:	e7b1      	b.n	8000c82 <DecodeDCF77+0xae>
 8000d1e:	bf00      	nop
 8000d20:	240006ac 	.word	0x240006ac
 8000d24:	240006ea 	.word	0x240006ea
 8000d28:	24008479 	.word	0x24008479
 8000d2c:	2400209c 	.word	0x2400209c
 8000d30:	24002099 	.word	0x24002099
 8000d34:	24007350 	.word	0x24007350
 8000d38:	24007354 	.word	0x24007354
 8000d3c:	24007365 	.word	0x24007365
 8000d40:	240006e9 	.word	0x240006e9

08000d44 <DoDCF77>:

void DoDCF77(uint16_t DCF77In)
{
 8000d44:	b5f0      	push	{r4, r5, r6, r7, lr}
//100 mSec (DCF77 0) is 3200 samples
//200 mSec (DCF77 1) is 6400 samples
//2 Sec (DCF77 Sync) is 64000 samples


	if (DCF77In && !LastDCF77In)
 8000d46:	4d3c      	ldr	r5, [pc, #240]	; (8000e38 <DoDCF77+0xf4>)
{
 8000d48:	b083      	sub	sp, #12
	if (DCF77In && !LastDCF77In)
 8000d4a:	b1f8      	cbz	r0, 8000d8c <DoDCF77+0x48>
 8000d4c:	8829      	ldrh	r1, [r5, #0]
 8000d4e:	2900      	cmp	r1, #0
 8000d50:	d141      	bne.n	8000dd6 <DoDCF77+0x92>
		RisingEdge = 1;
 8000d52:	4b3a      	ldr	r3, [pc, #232]	; (8000e3c <DoDCF77+0xf8>)
 8000d54:	2201      	movs	r2, #1
		DCF77LowSampleCounter = 0;
	}

	if (RisingEdge)
	{
		if (DCF77LowSampleCounter > 3000 && DCF77LowSampleCounter < 6000)
 8000d56:	f640 34b6 	movw	r4, #2998	; 0xbb6
		RisingEdge = 1;
 8000d5a:	701a      	strb	r2, [r3, #0]
	if (!DCF77In && LastDCF77In)
 8000d5c:	4b38      	ldr	r3, [pc, #224]	; (8000e40 <DoDCF77+0xfc>)
 8000d5e:	7019      	strb	r1, [r3, #0]
		if (DCF77LowSampleCounter > 3000 && DCF77LowSampleCounter < 6000)
 8000d60:	4b38      	ldr	r3, [pc, #224]	; (8000e44 <DoDCF77+0x100>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f6a3 36b9 	subw	r6, r3, #3001	; 0xbb9
 8000d68:	42a6      	cmp	r6, r4
 8000d6a:	d855      	bhi.n	8000e18 <DoDCF77+0xd4>
			DCF77Message[DCF77BitCounter++] = 0;
 8000d6c:	4c36      	ldr	r4, [pc, #216]	; (8000e48 <DoDCF77+0x104>)
 8000d6e:	4a37      	ldr	r2, [pc, #220]	; (8000e4c <DoDCF77+0x108>)
 8000d70:	6823      	ldr	r3, [r4, #0]
 8000d72:	54d1      	strb	r1, [r2, r3]
 8000d74:	3301      	adds	r3, #1
 8000d76:	6023      	str	r3, [r4, #0]
{
 8000d78:	2201      	movs	r2, #1
 8000d7a:	4935      	ldr	r1, [pc, #212]	; (8000e50 <DoDCF77+0x10c>)
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
				DCF77Message[DCF77BitCounter++] = 1;
		DCF77HighSampleCounter = 0;
	}
	if (DCF77In && DCF77HighSampleCounter < 100000)
		DCF77HighSampleCounter++;
 8000d7c:	600a      	str	r2, [r1, #0]

	if (!DCF77In && DCF77LowSampleCounter < 100000)
		DCF77LowSampleCounter++;

	if (DCF77BitCounter > 59)
 8000d7e:	2b3b      	cmp	r3, #59	; 0x3b
 8000d80:	d901      	bls.n	8000d86 <DoDCF77+0x42>
		DCF77BitCounter = 59;
 8000d82:	233b      	movs	r3, #59	; 0x3b
 8000d84:	6023      	str	r3, [r4, #0]
	LastDCF77In = DCF77In;
 8000d86:	8028      	strh	r0, [r5, #0]
}
 8000d88:	b003      	add	sp, #12
 8000d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!DCF77In && LastDCF77In)
 8000d8c:	882a      	ldrh	r2, [r5, #0]
		RisingEdge = 0;
 8000d8e:	4f2b      	ldr	r7, [pc, #172]	; (8000e3c <DoDCF77+0xf8>)
	if (!DCF77In && LastDCF77In)
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <DoDCF77+0xfc>)
		RisingEdge = 0;
 8000d94:	7038      	strb	r0, [r7, #0]
	if (!DCF77In && LastDCF77In)
 8000d96:	bf14      	ite	ne
 8000d98:	2201      	movne	r2, #1
 8000d9a:	2200      	moveq	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
	if (FallingEdge)
 8000d9e:	d027      	beq.n	8000df0 <DoDCF77+0xac>
		if (DCF77HighSampleCounter > 40000 && DCF77HighSampleCounter < 90000)
 8000da0:	4e2b      	ldr	r6, [pc, #172]	; (8000e50 <DoDCF77+0x10c>)
 8000da2:	4b2c      	ldr	r3, [pc, #176]	; (8000e54 <DoDCF77+0x110>)
 8000da4:	6832      	ldr	r2, [r6, #0]
 8000da6:	4413      	add	r3, r2
 8000da8:	f24c 324e 	movw	r2, #49998	; 0xc34e
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d90a      	bls.n	8000dc6 <DoDCF77+0x82>
		DCF77LowSampleCounter = 0;
 8000db0:	4a24      	ldr	r2, [pc, #144]	; (8000e44 <DoDCF77+0x100>)
 8000db2:	4c25      	ldr	r4, [pc, #148]	; (8000e48 <DoDCF77+0x104>)
 8000db4:	6010      	str	r0, [r2, #0]
	if (DCF77BitCounter > 59)
 8000db6:	6823      	ldr	r3, [r4, #0]
	if (!DCF77In && DCF77LowSampleCounter < 100000)
 8000db8:	6811      	ldr	r1, [r2, #0]
 8000dba:	4e27      	ldr	r6, [pc, #156]	; (8000e58 <DoDCF77+0x114>)
 8000dbc:	42b1      	cmp	r1, r6
 8000dbe:	d8de      	bhi.n	8000d7e <DoDCF77+0x3a>
		DCF77LowSampleCounter++;
 8000dc0:	3101      	adds	r1, #1
 8000dc2:	6011      	str	r1, [r2, #0]
 8000dc4:	e7db      	b.n	8000d7e <DoDCF77+0x3a>
			if (DCF77BitCounter == 59)
 8000dc6:	4c20      	ldr	r4, [pc, #128]	; (8000e48 <DoDCF77+0x104>)
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	2b3b      	cmp	r3, #59	; 0x3b
 8000dcc:	d013      	beq.n	8000df6 <DoDCF77+0xb2>
		DCF77LowSampleCounter = 0;
 8000dce:	4a1d      	ldr	r2, [pc, #116]	; (8000e44 <DoDCF77+0x100>)
			DCF77BitCounter = 0;
 8000dd0:	6020      	str	r0, [r4, #0]
		DCF77LowSampleCounter = 0;
 8000dd2:	6010      	str	r0, [r2, #0]
	if (RisingEdge)
 8000dd4:	e7ef      	b.n	8000db6 <DoDCF77+0x72>
		RisingEdge = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <DoDCF77+0xf8>)
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8000dda:	491d      	ldr	r1, [pc, #116]	; (8000e50 <DoDCF77+0x10c>)
		RisingEdge = 0;
 8000ddc:	7013      	strb	r3, [r2, #0]
	if (!DCF77In && LastDCF77In)
 8000dde:	4a18      	ldr	r2, [pc, #96]	; (8000e40 <DoDCF77+0xfc>)
 8000de0:	7013      	strb	r3, [r2, #0]
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8000de2:	680a      	ldr	r2, [r1, #0]
 8000de4:	4b1c      	ldr	r3, [pc, #112]	; (8000e58 <DoDCF77+0x114>)
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d912      	bls.n	8000e10 <DoDCF77+0xcc>
	if (DCF77BitCounter > 59)
 8000dea:	4c17      	ldr	r4, [pc, #92]	; (8000e48 <DoDCF77+0x104>)
 8000dec:	6823      	ldr	r3, [r4, #0]
 8000dee:	e7c6      	b.n	8000d7e <DoDCF77+0x3a>
 8000df0:	4a14      	ldr	r2, [pc, #80]	; (8000e44 <DoDCF77+0x100>)
 8000df2:	4c15      	ldr	r4, [pc, #84]	; (8000e48 <DoDCF77+0x104>)
 8000df4:	e7df      	b.n	8000db6 <DoDCF77+0x72>
				DecodeDCF77();
 8000df6:	9001      	str	r0, [sp, #4]
 8000df8:	f7ff feec 	bl	8000bd4 <DecodeDCF77>
			DCF77BitCounter = 0;
 8000dfc:	9801      	ldr	r0, [sp, #4]
		DCF77LowSampleCounter = 0;
 8000dfe:	4a11      	ldr	r2, [pc, #68]	; (8000e44 <DoDCF77+0x100>)
	if (RisingEdge)
 8000e00:	783b      	ldrb	r3, [r7, #0]
			DCF77BitCounter = 0;
 8000e02:	6020      	str	r0, [r4, #0]
		DCF77LowSampleCounter = 0;
 8000e04:	6010      	str	r0, [r2, #0]
	if (RisingEdge)
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d0d5      	beq.n	8000db6 <DoDCF77+0x72>
	if (DCF77BitCounter > 59)
 8000e0a:	4603      	mov	r3, r0
		DCF77HighSampleCounter = 0;
 8000e0c:	6030      	str	r0, [r6, #0]
 8000e0e:	e7d3      	b.n	8000db8 <DoDCF77+0x74>
	if (DCF77BitCounter > 59)
 8000e10:	4c0d      	ldr	r4, [pc, #52]	; (8000e48 <DoDCF77+0x104>)
		DCF77HighSampleCounter++;
 8000e12:	3201      	adds	r2, #1
	if (DCF77BitCounter > 59)
 8000e14:	6823      	ldr	r3, [r4, #0]
 8000e16:	e7b1      	b.n	8000d7c <DoDCF77+0x38>
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8000e18:	4910      	ldr	r1, [pc, #64]	; (8000e5c <DoDCF77+0x118>)
				DCF77Message[DCF77BitCounter++] = 1;
 8000e1a:	4c0b      	ldr	r4, [pc, #44]	; (8000e48 <DoDCF77+0x104>)
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8000e1c:	4419      	add	r1, r3
 8000e1e:	f241 736e 	movw	r3, #5998	; 0x176e
 8000e22:	4299      	cmp	r1, r3
				DCF77Message[DCF77BitCounter++] = 1;
 8000e24:	6823      	ldr	r3, [r4, #0]
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8000e26:	d901      	bls.n	8000e2c <DoDCF77+0xe8>
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8000e28:	4909      	ldr	r1, [pc, #36]	; (8000e50 <DoDCF77+0x10c>)
 8000e2a:	e7a7      	b.n	8000d7c <DoDCF77+0x38>
				DCF77Message[DCF77BitCounter++] = 1;
 8000e2c:	4907      	ldr	r1, [pc, #28]	; (8000e4c <DoDCF77+0x108>)
 8000e2e:	54ca      	strb	r2, [r1, r3]
 8000e30:	3301      	adds	r3, #1
 8000e32:	6023      	str	r3, [r4, #0]
 8000e34:	e7a0      	b.n	8000d78 <DoDCF77+0x34>
 8000e36:	bf00      	nop
 8000e38:	240072da 	.word	0x240072da
 8000e3c:	240006eb 	.word	0x240006eb
 8000e40:	240006e8 	.word	0x240006e8
 8000e44:	240006a8 	.word	0x240006a8
 8000e48:	2400069c 	.word	0x2400069c
 8000e4c:	240006ac 	.word	0x240006ac
 8000e50:	240006a4 	.word	0x240006a4
 8000e54:	ffff63bf 	.word	0xffff63bf
 8000e58:	0001869f 	.word	0x0001869f
 8000e5c:	ffffe88f 	.word	0xffffe88f

08000e60 <DCF77StatusDisplay>:

void DCF77StatusDisplay(void)
{
	static uint16_t DCF77DisplayCounter, DCF77DisplayPrescaler;

	if (DCF77DisplayPrescaler++ == 1)
 8000e60:	4a18      	ldr	r2, [pc, #96]	; (8000ec4 <DCF77StatusDisplay+0x64>)
{
 8000e62:	b538      	push	{r3, r4, r5, lr}
	if (DCF77DisplayPrescaler++ == 1)
 8000e64:	8813      	ldrh	r3, [r2, #0]
	{
		DCF77DisplayPrescaler = 0;
		DCF77DisplayCounter++;
 8000e66:	4c18      	ldr	r4, [pc, #96]	; (8000ec8 <DCF77StatusDisplay+0x68>)
	if (DCF77DisplayPrescaler++ == 1)
 8000e68:	1c59      	adds	r1, r3, #1
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	8011      	strh	r1, [r2, #0]
 8000e6e:	d019      	beq.n	8000ea4 <DCF77StatusDisplay+0x44>
	}
	if (DCF77DisplayCounter % 2 == 0)
 8000e70:	8823      	ldrh	r3, [r4, #0]
 8000e72:	f013 0201 	ands.w	r2, r3, #1
 8000e76:	d01e      	beq.n	8000eb6 <DCF77StatusDisplay+0x56>
		LED_GREEN_OFF;
	else
	{
		if (DCF77DisplayCounter <= (WSPRBeaconState + 1) * 2 )
 8000e78:	4d14      	ldr	r5, [pc, #80]	; (8000ecc <DCF77StatusDisplay+0x6c>)
			LED_GREEN_ON;
		else
			LED_GREEN_OFF;
 8000e7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e7e:	4814      	ldr	r0, [pc, #80]	; (8000ed0 <DCF77StatusDisplay+0x70>)
		if (DCF77DisplayCounter <= (WSPRBeaconState + 1) * 2 )
 8000e80:	782a      	ldrb	r2, [r5, #0]
 8000e82:	3201      	adds	r2, #1
 8000e84:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
			LED_GREEN_ON;
 8000e88:	bfd4      	ite	le
 8000e8a:	2201      	movle	r2, #1
			LED_GREEN_OFF;
 8000e8c:	2200      	movgt	r2, #0
 8000e8e:	f007 feb7 	bl	8008c00 <HAL_GPIO_WritePin>
		if (DCF77DisplayCounter > (WSPRBeaconState + 3) * 2 )
 8000e92:	782b      	ldrb	r3, [r5, #0]
 8000e94:	8822      	ldrh	r2, [r4, #0]
 8000e96:	3303      	adds	r3, #3
 8000e98:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8000e9c:	dd01      	ble.n	8000ea2 <DCF77StatusDisplay+0x42>
			DCF77DisplayCounter = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	8023      	strh	r3, [r4, #0]
	}

}
 8000ea2:	bd38      	pop	{r3, r4, r5, pc}
		DCF77DisplayCounter++;
 8000ea4:	8823      	ldrh	r3, [r4, #0]
		DCF77DisplayPrescaler = 0;
 8000ea6:	2100      	movs	r1, #0
		DCF77DisplayCounter++;
 8000ea8:	3301      	adds	r3, #1
		DCF77DisplayPrescaler = 0;
 8000eaa:	8011      	strh	r1, [r2, #0]
		DCF77DisplayCounter++;
 8000eac:	b29b      	uxth	r3, r3
	if (DCF77DisplayCounter % 2 == 0)
 8000eae:	f013 0201 	ands.w	r2, r3, #1
		DCF77DisplayCounter++;
 8000eb2:	8023      	strh	r3, [r4, #0]
	if (DCF77DisplayCounter % 2 == 0)
 8000eb4:	d1e0      	bne.n	8000e78 <DCF77StatusDisplay+0x18>
		LED_GREEN_OFF;
 8000eb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eba:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <DCF77StatusDisplay+0x70>)
}
 8000ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		LED_GREEN_OFF;
 8000ec0:	f007 be9e 	b.w	8008c00 <HAL_GPIO_WritePin>
 8000ec4:	240006a2 	.word	0x240006a2
 8000ec8:	240006a0 	.word	0x240006a0
 8000ecc:	24008479 	.word	0x24008479
 8000ed0:	58020400 	.word	0x58020400

08000ed4 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <Load_Presets+0x40>)
{
 8000ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000eda:	4c0f      	ldr	r4, [pc, #60]	; (8000f18 <Load_Presets+0x44>)
 8000edc:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8000ee0:	4f0e      	ldr	r7, [pc, #56]	; (8000f1c <Load_Presets+0x48>)
 8000ee2:	4e0f      	ldr	r6, [pc, #60]	; (8000f20 <Load_Presets+0x4c>)
 8000ee4:	4d0f      	ldr	r5, [pc, #60]	; (8000f24 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8000ee6:	4621      	mov	r1, r4
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f00f fdbb 	bl	8010a64 <strcpy>
 8000eee:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8000ef0:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8000ef4:	3410      	adds	r4, #16
 8000ef6:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8000ef8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8000efc:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000f00:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8000f04:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8000f06:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8000f0a:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8000f0e:	d1ea      	bne.n	8000ee6 <Load_Presets+0x12>
	}
}
 8000f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f14:	2400b8c4 	.word	0x2400b8c4
 8000f18:	24000120 	.word	0x24000120
 8000f1c:	0801a328 	.word	0x0801a328
 8000f20:	0801a35f 	.word	0x0801a35f
 8000f24:	0801a317 	.word	0x0801a317

08000f28 <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 8000f28:	4b22      	ldr	r3, [pc, #136]	; (8000fb4 <SetBW+0x8c>)
	CurrentBW = newbw;
 8000f2a:	4a23      	ldr	r2, [pc, #140]	; (8000fb8 <SetBW+0x90>)
{
 8000f2c:	b410      	push	{r4}
	switch(CurrentMode)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 8000f30:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	d83a      	bhi.n	8000fac <SetBW+0x84>
 8000f36:	e8df f003 	tbb	[pc, r3]
 8000f3a:	232b      	.short	0x232b
 8000f3c:	0210      	.short	0x0210

		break;

	case CW  :

		bw[CW] = newbw;
 8000f3e:	4c1f      	ldr	r4, [pc, #124]	; (8000fbc <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 8000f40:	2100      	movs	r1, #0
 8000f42:	4a1f      	ldr	r2, [pc, #124]	; (8000fc0 <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 8000f48:	70e0      	strb	r0, [r4, #3]
		CWindex = 0; // TODO toglimi
 8000f4a:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000f4c:	481d      	ldr	r0, [pc, #116]	; (8000fc4 <SetBW+0x9c>)
 8000f4e:	4a1e      	ldr	r2, [pc, #120]	; (8000fc8 <SetBW+0xa0>)
 8000f50:	491e      	ldr	r1, [pc, #120]	; (8000fcc <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 8000f52:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000f56:	f001 b8ff 	b.w	8002158 <SDR_2R_toC_f32>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000f5a:	1e02      	subs	r2, r0, #0
		bw[USB] = newbw;
 8000f5c:	4917      	ldr	r1, [pc, #92]	; (8000fbc <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <SetBW+0xa8>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000f60:	bf18      	it	ne
 8000f62:	2201      	movne	r2, #1
		USBindex = 0; // TODO toglimi
 8000f64:	4c1b      	ldr	r4, [pc, #108]	; (8000fd4 <SetBW+0xac>)
		bw[USB] = newbw;
 8000f66:	7088      	strb	r0, [r1, #2]
		USBindex = 0; // TODO toglimi
 8000f68:	2000      	movs	r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f6a:	801a      	strh	r2, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000f6c:	491a      	ldr	r1, [pc, #104]	; (8000fd8 <SetBW+0xb0>)
 8000f6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8000f72:	8020      	strh	r0, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000f74:	4a14      	ldr	r2, [pc, #80]	; (8000fc8 <SetBW+0xa0>)
 8000f76:	4819      	ldr	r0, [pc, #100]	; (8000fdc <SetBW+0xb4>)
}	
 8000f78:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000f7c:	f001 b8ec 	b.w	8002158 <SDR_2R_toC_f32>
		bw[LSB] = newbw;
 8000f80:	490e      	ldr	r1, [pc, #56]	; (8000fbc <SetBW+0x94>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000f82:	1e02      	subs	r2, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f84:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <SetBW+0xa8>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000f86:	bf18      	it	ne
 8000f88:	2201      	movne	r2, #1
		LSBindex = 0; // TODO toglimi
 8000f8a:	4c15      	ldr	r4, [pc, #84]	; (8000fe0 <SetBW+0xb8>)
		bw[LSB] = newbw;
 8000f8c:	7048      	strb	r0, [r1, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000f8e:	e7eb      	b.n	8000f68 <SetBW+0x40>
		bw[AM] = newbw;
 8000f90:	4c0a      	ldr	r4, [pc, #40]	; (8000fbc <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 8000f92:	2100      	movs	r1, #0
 8000f94:	4a0e      	ldr	r2, [pc, #56]	; (8000fd0 <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000f96:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 8000f9a:	7020      	strb	r0, [r4, #0]
		AMindex = 0; // TODO toglimi
 8000f9c:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000f9e:	4811      	ldr	r0, [pc, #68]	; (8000fe4 <SetBW+0xbc>)
 8000fa0:	4a09      	ldr	r2, [pc, #36]	; (8000fc8 <SetBW+0xa0>)
 8000fa2:	4911      	ldr	r1, [pc, #68]	; (8000fe8 <SetBW+0xc0>)
}	
 8000fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000fa8:	f001 b8d6 	b.w	8002158 <SDR_2R_toC_f32>
}	
 8000fac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	24002098 	.word	0x24002098
 8000fb8:	24002097 	.word	0x24002097
 8000fbc:	24008cb0 	.word	0x24008cb0
 8000fc0:	24002094 	.word	0x24002094
 8000fc4:	08017318 	.word	0x08017318
 8000fc8:	20004000 	.word	0x20004000
 8000fcc:	08016318 	.word	0x08016318
 8000fd0:	24001860 	.word	0x24001860
 8000fd4:	24007370 	.word	0x24007370
 8000fd8:	08018318 	.word	0x08018318
 8000fdc:	08019318 	.word	0x08019318
 8000fe0:	240072d8 	.word	0x240072d8
 8000fe4:	08015318 	.word	0x08015318
 8000fe8:	08014318 	.word	0x08014318

08000fec <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8000fec:	4b25      	ldr	r3, [pc, #148]	; (8001084 <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8000fee:	4a26      	ldr	r2, [pc, #152]	; (8001088 <SetAGC+0x9c>)
{
 8000ff0:	b410      	push	{r4}
	switch(CurrentMode)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8000ff4:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d811      	bhi.n	800101e <SetAGC+0x32>
 8000ffa:	e8df f003 	tbb	[pc, r3]
 8000ffe:	2333      	.short	0x2333
 8001000:	0213      	.short	0x0213
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8001002:	4b22      	ldr	r3, [pc, #136]	; (800108c <SetAGC+0xa0>)
	case CW :       agc[CW] = newAGC;
 8001004:	4922      	ldr	r1, [pc, #136]	; (8001090 <SetAGC+0xa4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001006:	4c23      	ldr	r4, [pc, #140]	; (8001094 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8001008:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800100c:	4a22      	ldr	r2, [pc, #136]	; (8001098 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 800100e:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8001012:	681b      	ldr	r3, [r3, #0]
	case CW :       agc[CW] = newAGC;
 8001014:	70c8      	strb	r0, [r1, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001016:	4921      	ldr	r1, [pc, #132]	; (800109c <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001018:	60d3      	str	r3, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 800101a:	f8a1 c006 	strh.w	ip, [r1, #6]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 800101e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001022:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001026:	491a      	ldr	r1, [pc, #104]	; (8001090 <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001028:	4c1a      	ldr	r4, [pc, #104]	; (8001094 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 800102a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case USB :      agc[USB] = newAGC;
 800102e:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001030:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001034:	4a18      	ldr	r2, [pc, #96]	; (8001098 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001036:	4919      	ldr	r1, [pc, #100]	; (800109c <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001038:	681b      	ldr	r3, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 800103a:	808c      	strh	r4, [r1, #4]
	Decay[USB]  = AGC_decay[newAGC];
 800103c:	6093      	str	r3, [r2, #8]
}	
 800103e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001042:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001046:	4912      	ldr	r1, [pc, #72]	; (8001090 <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001048:	4c12      	ldr	r4, [pc, #72]	; (8001094 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 800104a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 800104e:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001050:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001054:	4a10      	ldr	r2, [pc, #64]	; (8001098 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001056:	4911      	ldr	r1, [pc, #68]	; (800109c <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001058:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 800105a:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 800105c:	6053      	str	r3, [r2, #4]
}	
 800105e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001062:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001066:	490a      	ldr	r1, [pc, #40]	; (8001090 <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001068:	4c0a      	ldr	r4, [pc, #40]	; (8001094 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 800106a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 800106e:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001070:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001074:	4a08      	ldr	r2, [pc, #32]	; (8001098 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001076:	4909      	ldr	r1, [pc, #36]	; (800109c <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001078:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 800107a:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 800107c:	6013      	str	r3, [r2, #0]
}	
 800107e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	24002098 	.word	0x24002098
 8001088:	24002096 	.word	0x24002096
 800108c:	24001858 	.word	0x24001858
 8001090:	24008ca0 	.word	0x24008ca0
 8001094:	240062c4 	.word	0x240062c4
 8001098:	240020a0 	.word	0x240020a0
 800109c:	240062c8 	.word	0x240062c8

080010a0 <Tune_Preset>:
{
 80010a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 80010a4:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80010a8:	4e47      	ldr	r6, [pc, #284]	; (80011c8 <Tune_Preset+0x128>)
 80010aa:	4a48      	ldr	r2, [pc, #288]	; (80011cc <Tune_Preset+0x12c>)
{
 80010ac:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 80010ae:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 80010b2:	4f47      	ldr	r7, [pc, #284]	; (80011d0 <Tune_Preset+0x130>)
	LOfreq = psets[Idx].freq;
 80010b4:	0045      	lsls	r5, r0, #1
 80010b6:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 80010b8:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 80010ba:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 80010bc:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 80010be:	2b03      	cmp	r3, #3
 80010c0:	d87b      	bhi.n	80011ba <Tune_Preset+0x11a>
 80010c2:	e8df f003 	tbb	[pc, r3]
 80010c6:	626e      	.short	0x626e
 80010c8:	0256      	.short	0x0256
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80010ca:	f8df 8140 	ldr.w	r8, [pc, #320]	; 800120c <Tune_Preset+0x16c>
 80010ce:	f898 0003 	ldrb.w	r0, [r8, #3]
 80010d2:	f7ff ff29 	bl	8000f28 <SetBW>
 80010d6:	4b3f      	ldr	r3, [pc, #252]	; (80011d4 <Tune_Preset+0x134>)
 80010d8:	78d8      	ldrb	r0, [r3, #3]
 80010da:	f7ff ff87 	bl	8000fec <SetAGC>
	switch(CurrentMode)
 80010de:	783a      	ldrb	r2, [r7, #0]
	SetBW( psets[Idx].bw);
 80010e0:	4425      	add	r5, r4
	CurrentBW = newbw;
 80010e2:	493d      	ldr	r1, [pc, #244]	; (80011d8 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 80010e4:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 80010e8:	7d6b      	ldrb	r3, [r5, #21]
	CurrentBW = newbw;
 80010ea:	700b      	strb	r3, [r1, #0]
	switch(CurrentMode)
 80010ec:	2a03      	cmp	r2, #3
 80010ee:	d80f      	bhi.n	8001110 <Tune_Preset+0x70>
 80010f0:	e8df f002 	tbb	[pc, r2]
 80010f4:	02173629 	.word	0x02173629
		CWindex = 0; // TODO toglimi
 80010f8:	4a38      	ldr	r2, [pc, #224]	; (80011dc <Tune_Preset+0x13c>)
 80010fa:	2100      	movs	r1, #0
		bw[CW] = newbw;
 80010fc:	f888 3003 	strb.w	r3, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001100:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8001104:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001106:	4836      	ldr	r0, [pc, #216]	; (80011e0 <Tune_Preset+0x140>)
 8001108:	4a36      	ldr	r2, [pc, #216]	; (80011e4 <Tune_Preset+0x144>)
 800110a:	4937      	ldr	r1, [pc, #220]	; (80011e8 <Tune_Preset+0x148>)
 800110c:	f001 f824 	bl	8002158 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001110:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001114:	4835      	ldr	r0, [pc, #212]	; (80011ec <Tune_Preset+0x14c>)
 8001116:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 800111a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 800111e:	f00f bca1 	b.w	8010a64 <strcpy>
		bw[USB] = newbw;
 8001122:	f888 3002 	strb.w	r3, [r8, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001126:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001128:	4a31      	ldr	r2, [pc, #196]	; (80011f0 <Tune_Preset+0x150>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 800112a:	bf18      	it	ne
 800112c:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 800112e:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8001130:	4a30      	ldr	r2, [pc, #192]	; (80011f4 <Tune_Preset+0x154>)
 8001132:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001134:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001138:	482f      	ldr	r0, [pc, #188]	; (80011f8 <Tune_Preset+0x158>)
		USBindex = 0; // TODO toglimi
 800113a:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 800113c:	4a29      	ldr	r2, [pc, #164]	; (80011e4 <Tune_Preset+0x144>)
 800113e:	492f      	ldr	r1, [pc, #188]	; (80011fc <Tune_Preset+0x15c>)
 8001140:	f001 f80a 	bl	8002158 <SDR_2R_toC_f32>
		break;
 8001144:	e7e4      	b.n	8001110 <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8001146:	4a2a      	ldr	r2, [pc, #168]	; (80011f0 <Tune_Preset+0x150>)
 8001148:	2100      	movs	r1, #0
		bw[AM] = newbw;
 800114a:	f888 3000 	strb.w	r3, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 800114e:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8001152:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001154:	482a      	ldr	r0, [pc, #168]	; (8001200 <Tune_Preset+0x160>)
 8001156:	4a23      	ldr	r2, [pc, #140]	; (80011e4 <Tune_Preset+0x144>)
 8001158:	492a      	ldr	r1, [pc, #168]	; (8001204 <Tune_Preset+0x164>)
 800115a:	f000 fffd 	bl	8002158 <SDR_2R_toC_f32>
		break;
 800115e:	e7d7      	b.n	8001110 <Tune_Preset+0x70>
		bw[LSB] = newbw;
 8001160:	f888 3001 	strb.w	r3, [r8, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001164:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001166:	4a22      	ldr	r2, [pc, #136]	; (80011f0 <Tune_Preset+0x150>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001168:	bf18      	it	ne
 800116a:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 800116c:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 800116e:	4a26      	ldr	r2, [pc, #152]	; (8001208 <Tune_Preset+0x168>)
 8001170:	e7df      	b.n	8001132 <Tune_Preset+0x92>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001172:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800120c <Tune_Preset+0x16c>
 8001176:	f898 0002 	ldrb.w	r0, [r8, #2]
 800117a:	f7ff fed5 	bl	8000f28 <SetBW>
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <Tune_Preset+0x134>)
 8001180:	7898      	ldrb	r0, [r3, #2]
 8001182:	f7ff ff33 	bl	8000fec <SetAGC>
	switch(CurrentMode)
 8001186:	783a      	ldrb	r2, [r7, #0]
		break;
 8001188:	e7aa      	b.n	80010e0 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800118a:	f8df 8080 	ldr.w	r8, [pc, #128]	; 800120c <Tune_Preset+0x16c>
 800118e:	f898 0001 	ldrb.w	r0, [r8, #1]
 8001192:	f7ff fec9 	bl	8000f28 <SetBW>
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <Tune_Preset+0x134>)
 8001198:	7858      	ldrb	r0, [r3, #1]
 800119a:	f7ff ff27 	bl	8000fec <SetAGC>
	switch(CurrentMode)
 800119e:	783a      	ldrb	r2, [r7, #0]
		break;
 80011a0:	e79e      	b.n	80010e0 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 80011a2:	f8df 8068 	ldr.w	r8, [pc, #104]	; 800120c <Tune_Preset+0x16c>
 80011a6:	f898 0000 	ldrb.w	r0, [r8]
 80011aa:	f7ff febd 	bl	8000f28 <SetBW>
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <Tune_Preset+0x134>)
 80011b0:	7818      	ldrb	r0, [r3, #0]
 80011b2:	f7ff ff1b 	bl	8000fec <SetAGC>
	switch(CurrentMode)
 80011b6:	783a      	ldrb	r2, [r7, #0]
		break;

	default :
		break;
	}
}	
 80011b8:	e792      	b.n	80010e0 <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 80011ba:	2318      	movs	r3, #24
	CurrentBW = newbw;
 80011bc:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 80011be:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 80011c2:	7d5b      	ldrb	r3, [r3, #21]
 80011c4:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 80011c6:	e7a3      	b.n	8001110 <Tune_Preset+0x70>
 80011c8:	2400b8c4 	.word	0x2400b8c4
 80011cc:	240072d4 	.word	0x240072d4
 80011d0:	24002098 	.word	0x24002098
 80011d4:	24008ca0 	.word	0x24008ca0
 80011d8:	24002097 	.word	0x24002097
 80011dc:	24002094 	.word	0x24002094
 80011e0:	08017318 	.word	0x08017318
 80011e4:	20004000 	.word	0x20004000
 80011e8:	08016318 	.word	0x08016318
 80011ec:	2400b89c 	.word	0x2400b89c
 80011f0:	24001860 	.word	0x24001860
 80011f4:	24007370 	.word	0x24007370
 80011f8:	08019318 	.word	0x08019318
 80011fc:	08018318 	.word	0x08018318
 8001200:	08015318 	.word	0x08015318
 8001204:	08014318 	.word	0x08014318
 8001208:	240072d8 	.word	0x240072d8
 800120c:	24008cb0 	.word	0x24008cb0

08001210 <SetMode>:
{
 8001210:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8001212:	4b18      	ldr	r3, [pc, #96]	; (8001274 <SetMode+0x64>)
 8001214:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001216:	2803      	cmp	r0, #3
 8001218:	d82b      	bhi.n	8001272 <SetMode+0x62>
 800121a:	e8df f000 	tbb	[pc, r0]
 800121e:	1620      	.short	0x1620
 8001220:	020c      	.short	0x020c
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <SetMode+0x68>)
 8001224:	78d8      	ldrb	r0, [r3, #3]
 8001226:	f7ff fe7f 	bl	8000f28 <SetBW>
 800122a:	4b14      	ldr	r3, [pc, #80]	; (800127c <SetMode+0x6c>)
 800122c:	78d8      	ldrb	r0, [r3, #3]
}	
 800122e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001232:	f7ff bedb 	b.w	8000fec <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <SetMode+0x68>)
 8001238:	7898      	ldrb	r0, [r3, #2]
 800123a:	f7ff fe75 	bl	8000f28 <SetBW>
 800123e:	4b0f      	ldr	r3, [pc, #60]	; (800127c <SetMode+0x6c>)
 8001240:	7898      	ldrb	r0, [r3, #2]
}	
 8001242:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001246:	f7ff bed1 	b.w	8000fec <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <SetMode+0x68>)
 800124c:	7858      	ldrb	r0, [r3, #1]
 800124e:	f7ff fe6b 	bl	8000f28 <SetBW>
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <SetMode+0x6c>)
 8001254:	7858      	ldrb	r0, [r3, #1]
}	
 8001256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800125a:	f7ff bec7 	b.w	8000fec <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <SetMode+0x68>)
 8001260:	7818      	ldrb	r0, [r3, #0]
 8001262:	f7ff fe61 	bl	8000f28 <SetBW>
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <SetMode+0x6c>)
 8001268:	7818      	ldrb	r0, [r3, #0]
}	
 800126a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800126e:	f7ff bebd 	b.w	8000fec <SetAGC>
}	
 8001272:	bd08      	pop	{r3, pc}
 8001274:	24002098 	.word	0x24002098
 8001278:	24008cb0 	.word	0x24008cb0
 800127c:	24008ca0 	.word	0x24008ca0

08001280 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8001280:	2809      	cmp	r0, #9
{
 8001282:	b508      	push	{r3, lr}
	if (idx == 9)
 8001284:	d012      	beq.n	80012ac <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8001286:	f1c0 0005 	rsb	r0, r0, #5
 800128a:	ee07 0a90 	vmov	s15, r0
 800128e:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 80012b8 <SetFstep+0x38>
 8001292:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001296:	ee27 0b00 	vmul.f64	d0, d7, d0
 800129a:	f011 feb1 	bl	8013000 <exp>
 800129e:	4a08      	ldr	r2, [pc, #32]	; (80012c0 <SetFstep+0x40>)
 80012a0:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 80012a4:	ee17 3a90 	vmov	r3, s15
 80012a8:	6013      	str	r3, [r2, #0]
}	
 80012aa:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 80012ac:	f242 3328 	movw	r3, #9000	; 0x2328
 80012b0:	4a03      	ldr	r2, [pc, #12]	; (80012c0 <SetFstep+0x40>)
 80012b2:	6013      	str	r3, [r2, #0]
}	
 80012b4:	bd08      	pop	{r3, pc}
 80012b6:	bf00      	nop
 80012b8:	bbb55516 	.word	0xbbb55516
 80012bc:	40026bb1 	.word	0x40026bb1
 80012c0:	240062c0 	.word	0x240062c0

080012c4 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80012c4:	4b2c      	ldr	r3, [pc, #176]	; (8001378 <FplusClicked+0xb4>)
 80012c6:	ee07 0a90 	vmov	s15, r0
 80012ca:	4a2c      	ldr	r2, [pc, #176]	; (800137c <FplusClicked+0xb8>)
 80012cc:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80012d0:	ed93 6a00 	vldr	s12, [r3]
 80012d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012d8:	ed92 7a00 	vldr	s14, [r2]
 80012dc:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80012e0:	4b27      	ldr	r3, [pc, #156]	; (8001380 <FplusClicked+0xbc>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80012e2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 80012e6:	4927      	ldr	r1, [pc, #156]	; (8001384 <FplusClicked+0xc0>)
	LOfreq  = min(LOfreq, 50000000.f);
 80012e8:	eddf 5a27 	vldr	s11, [pc, #156]	; 8001388 <FplusClicked+0xc4>
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80012ec:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 80012f0:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80012f2:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4c24      	ldr	r4, [pc, #144]	; (800138c <FplusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 80012fa:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80012fc:	eea6 7b04 	vfma.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001300:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8001302:	7560      	strb	r0, [r4, #21]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001304:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8001308:	fe87 7a65 	vminnm.f32	s14, s14, s11
 800130c:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001310:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8001314:	2b03      	cmp	r3, #3
 8001316:	d80b      	bhi.n	8001330 <FplusClicked+0x6c>
 8001318:	e8df f003 	tbb	[pc, r3]
 800131c:	02121b24 	.word	0x02121b24
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001320:	78c8      	ldrb	r0, [r1, #3]
 8001322:	f7ff fe01 	bl	8000f28 <SetBW>
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <FplusClicked+0xcc>)
 8001328:	78d8      	ldrb	r0, [r3, #3]
 800132a:	f7ff fe5f 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 800132e:	7d60      	ldrb	r0, [r4, #21]
 8001330:	f7ff fdfa 	bl	8000f28 <SetBW>
	strcpy(msg, psets[Idx].name);
 8001334:	4915      	ldr	r1, [pc, #84]	; (800138c <FplusClicked+0xc8>)
 8001336:	4817      	ldr	r0, [pc, #92]	; (8001394 <FplusClicked+0xd0>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8001338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800133c:	f00f bb92 	b.w	8010a64 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001340:	7888      	ldrb	r0, [r1, #2]
 8001342:	f7ff fdf1 	bl	8000f28 <SetBW>
 8001346:	4b12      	ldr	r3, [pc, #72]	; (8001390 <FplusClicked+0xcc>)
 8001348:	7898      	ldrb	r0, [r3, #2]
 800134a:	f7ff fe4f 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 800134e:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001350:	e7ee      	b.n	8001330 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001352:	7848      	ldrb	r0, [r1, #1]
 8001354:	f7ff fde8 	bl	8000f28 <SetBW>
 8001358:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <FplusClicked+0xcc>)
 800135a:	7858      	ldrb	r0, [r3, #1]
 800135c:	f7ff fe46 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 8001360:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001362:	e7e5      	b.n	8001330 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001364:	7808      	ldrb	r0, [r1, #0]
 8001366:	f7ff fddf 	bl	8000f28 <SetBW>
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <FplusClicked+0xcc>)
 800136c:	7818      	ldrb	r0, [r3, #0]
 800136e:	f7ff fe3d 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 8001372:	7d60      	ldrb	r0, [r4, #21]
}	
 8001374:	e7dc      	b.n	8001330 <FplusClicked+0x6c>
 8001376:	bf00      	nop
 8001378:	240062c0 	.word	0x240062c0
 800137c:	240072d4 	.word	0x240072d4
 8001380:	24002098 	.word	0x24002098
 8001384:	24008cb0 	.word	0x24008cb0
 8001388:	4c3ebc20 	.word	0x4c3ebc20
 800138c:	2400b8c4 	.word	0x2400b8c4
 8001390:	24008ca0 	.word	0x24008ca0
 8001394:	2400b89c 	.word	0x2400b89c

08001398 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001398:	4b2c      	ldr	r3, [pc, #176]	; (800144c <FminusClicked+0xb4>)
 800139a:	ee07 0a90 	vmov	s15, r0
 800139e:	4a2c      	ldr	r2, [pc, #176]	; (8001450 <FminusClicked+0xb8>)
 80013a0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80013a4:	ed93 6a00 	vldr	s12, [r3]
 80013a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013ac:	ed92 7a00 	vldr	s14, [r2]
 80013b0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013b4:	4b27      	ldr	r3, [pc, #156]	; (8001454 <FminusClicked+0xbc>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80013b6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 80013ba:	4927      	ldr	r1, [pc, #156]	; (8001458 <FminusClicked+0xc0>)
	LOfreq  = max(LOfreq, 8000.f);
 80013bc:	eddf 5a27 	vldr	s11, [pc, #156]	; 800145c <FminusClicked+0xc4>
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80013c0:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 80013c4:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80013c6:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4c24      	ldr	r4, [pc, #144]	; (8001460 <FminusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 80013ce:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80013d0:	eea6 7b44 	vfms.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013d4:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 80013d6:	7560      	strb	r0, [r4, #21]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80013d8:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 80013dc:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 80013e0:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013e4:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 80013e8:	2b03      	cmp	r3, #3
 80013ea:	d80b      	bhi.n	8001404 <FminusClicked+0x6c>
 80013ec:	e8df f003 	tbb	[pc, r3]
 80013f0:	02121b24 	.word	0x02121b24
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80013f4:	78c8      	ldrb	r0, [r1, #3]
 80013f6:	f7ff fd97 	bl	8000f28 <SetBW>
 80013fa:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <FminusClicked+0xcc>)
 80013fc:	78d8      	ldrb	r0, [r3, #3]
 80013fe:	f7ff fdf5 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 8001402:	7d60      	ldrb	r0, [r4, #21]
 8001404:	f7ff fd90 	bl	8000f28 <SetBW>
	strcpy(msg, psets[Idx].name);
 8001408:	4915      	ldr	r1, [pc, #84]	; (8001460 <FminusClicked+0xc8>)
 800140a:	4817      	ldr	r0, [pc, #92]	; (8001468 <FminusClicked+0xd0>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 800140c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001410:	f00f bb28 	b.w	8010a64 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001414:	7888      	ldrb	r0, [r1, #2]
 8001416:	f7ff fd87 	bl	8000f28 <SetBW>
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <FminusClicked+0xcc>)
 800141c:	7898      	ldrb	r0, [r3, #2]
 800141e:	f7ff fde5 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 8001422:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001424:	e7ee      	b.n	8001404 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001426:	7848      	ldrb	r0, [r1, #1]
 8001428:	f7ff fd7e 	bl	8000f28 <SetBW>
 800142c:	4b0d      	ldr	r3, [pc, #52]	; (8001464 <FminusClicked+0xcc>)
 800142e:	7858      	ldrb	r0, [r3, #1]
 8001430:	f7ff fddc 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 8001434:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001436:	e7e5      	b.n	8001404 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001438:	7808      	ldrb	r0, [r1, #0]
 800143a:	f7ff fd75 	bl	8000f28 <SetBW>
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <FminusClicked+0xcc>)
 8001440:	7818      	ldrb	r0, [r3, #0]
 8001442:	f7ff fdd3 	bl	8000fec <SetAGC>
	SetBW( psets[Idx].bw);
 8001446:	7d60      	ldrb	r0, [r4, #21]
}	
 8001448:	e7dc      	b.n	8001404 <FminusClicked+0x6c>
 800144a:	bf00      	nop
 800144c:	240062c0 	.word	0x240062c0
 8001450:	240072d4 	.word	0x240072d4
 8001454:	24002098 	.word	0x24002098
 8001458:	24008cb0 	.word	0x24008cb0
 800145c:	45fa0000 	.word	0x45fa0000
 8001460:	2400b8c4 	.word	0x2400b8c4
 8001464:	24008ca0 	.word	0x24008ca0
 8001468:	2400b89c 	.word	0x2400b89c

0800146c <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop

08001470 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8001470:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001474:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001478:	498b      	ldr	r1, [pc, #556]	; (80016a8 <HAL_GPIO_EXTI_Callback+0x238>)
 800147a:	488c      	ldr	r0, [pc, #560]	; (80016ac <HAL_GPIO_EXTI_Callback+0x23c>)
	 */

	// TODO: check why with the original code above LSB and USB are swapped

	//if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800147c:	4c8c      	ldr	r4, [pc, #560]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x240>)
{
 800147e:	ed2d 8b08 	vpush	{d8-d11}
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001482:	f000 ff7d 	bl	8002380 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8001486:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800148a:	498a      	ldr	r1, [pc, #552]	; (80016b4 <HAL_GPIO_EXTI_Callback+0x244>)
 800148c:	488a      	ldr	r0, [pc, #552]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x248>)
 800148e:	f000 ff77 	bl	8002380 <SDR_memcpy_f32>
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8001492:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001496:	4a89      	ldr	r2, [pc, #548]	; (80016bc <HAL_GPIO_EXTI_Callback+0x24c>)
 8001498:	4984      	ldr	r1, [pc, #528]	; (80016ac <HAL_GPIO_EXTI_Callback+0x23c>)
 800149a:	4889      	ldr	r0, [pc, #548]	; (80016c0 <HAL_GPIO_EXTI_Callback+0x250>)
 800149c:	f00e f88c 	bl	800f5b8 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 80014a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014a4:	4a87      	ldr	r2, [pc, #540]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x254>)
 80014a6:	4984      	ldr	r1, [pc, #528]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x248>)
 80014a8:	4887      	ldr	r0, [pc, #540]	; (80016c8 <HAL_GPIO_EXTI_Callback+0x258>)
 80014aa:	f00e f885 	bl	800f5b8 <arm_fir_decimate_f32>
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 80014ae:	4987      	ldr	r1, [pc, #540]	; (80016cc <HAL_GPIO_EXTI_Callback+0x25c>)
 80014b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014b4:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 80014b8:	f000 ff62 	bl	8002380 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 80014bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014c0:	4a82      	ldr	r2, [pc, #520]	; (80016cc <HAL_GPIO_EXTI_Callback+0x25c>)
 80014c2:	4980      	ldr	r1, [pc, #512]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x254>)
 80014c4:	487d      	ldr	r0, [pc, #500]	; (80016bc <HAL_GPIO_EXTI_Callback+0x24c>)
 80014c6:	f000 fe47 	bl	8002158 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 80014ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014ce:	4980      	ldr	r1, [pc, #512]	; (80016d0 <HAL_GPIO_EXTI_Callback+0x260>)
 80014d0:	4880      	ldr	r0, [pc, #512]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x264>)
 80014d2:	f000 ff55 	bl	8002380 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 80014d6:	2301      	movs	r3, #1
 80014d8:	2200      	movs	r2, #0
 80014da:	497e      	ldr	r1, [pc, #504]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x264>)
 80014dc:	487e      	ldr	r0, [pc, #504]	; (80016d8 <HAL_GPIO_EXTI_Callback+0x268>)
 80014de:	f00d ffad 	bl	800f43c <arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80014e2:	7823      	ldrb	r3, [r4, #0]
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	f000 80c6 	beq.w	8001676 <HAL_GPIO_EXTI_Callback+0x206>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 80014ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014ee:	4a7b      	ldr	r2, [pc, #492]	; (80016dc <HAL_GPIO_EXTI_Callback+0x26c>)
 80014f0:	497b      	ldr	r1, [pc, #492]	; (80016e0 <HAL_GPIO_EXTI_Callback+0x270>)
 80014f2:	4878      	ldr	r0, [pc, #480]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x264>)
 80014f4:	f00e fa18 	bl	800f928 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 80014f8:	2301      	movs	r3, #1
 80014fa:	4978      	ldr	r1, [pc, #480]	; (80016dc <HAL_GPIO_EXTI_Callback+0x26c>)
 80014fc:	461a      	mov	r2, r3
 80014fe:	4876      	ldr	r0, [pc, #472]	; (80016d8 <HAL_GPIO_EXTI_Callback+0x268>)
 8001500:	f00d ff9c 	bl	800f43c <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8001504:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001508:	4976      	ldr	r1, [pc, #472]	; (80016e4 <HAL_GPIO_EXTI_Callback+0x274>)
 800150a:	4877      	ldr	r0, [pc, #476]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x278>)
 800150c:	f000 ff38 	bl	8002380 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8001510:	7823      	ldrb	r3, [r4, #0]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d833      	bhi.n	800157e <HAL_GPIO_EXTI_Callback+0x10e>
 8001516:	2b00      	cmp	r3, #0
 8001518:	f040 80a8 	bne.w	800166c <HAL_GPIO_EXTI_Callback+0x1fc>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 800151c:	4973      	ldr	r1, [pc, #460]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 800151e:	4872      	ldr	r0, [pc, #456]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x278>)
 8001520:	f001 f87e 	bl	8002620 <SDR_demodAM_AGC>
	}


#ifdef DCF77_DECODER

	if (WSPRBeaconMode == 1)
 8001524:	4b72      	ldr	r3, [pc, #456]	; (80016f0 <HAL_GPIO_EXTI_Callback+0x280>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d042      	beq.n	80015b2 <HAL_GPIO_EXTI_Callback+0x142>
#endif

#ifdef CW_TX_SIDETONE
	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 800152c:	4b71      	ldr	r3, [pc, #452]	; (80016f4 <HAL_GPIO_EXTI_Callback+0x284>)
 800152e:	7819      	ldrb	r1, [r3, #0]
 8001530:	2900      	cmp	r1, #0
 8001532:	d034      	beq.n	800159e <HAL_GPIO_EXTI_Callback+0x12e>
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
			else
				fAudio[i] = -volume * SIDETONE_VOLUME;
 8001534:	4b70      	ldr	r3, [pc, #448]	; (80016f8 <HAL_GPIO_EXTI_Callback+0x288>)
 8001536:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80016fc <HAL_GPIO_EXTI_Callback+0x28c>
 800153a:	edd3 7a00 	vldr	s15, [r3]
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 800153e:	2300      	movs	r3, #0
 8001540:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8001700 <HAL_GPIO_EXTI_Callback+0x290>
				fAudio[i] = -volume * SIDETONE_VOLUME;
 8001544:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001548:	4a68      	ldr	r2, [pc, #416]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 800154a:	ee67 7aa6 	vmul.f32	s15, s15, s13
			if (i % 64 > 31)
 800154e:	0699      	lsls	r1, r3, #26
		for (i=0; i<BSIZE; i++)
 8001550:	f103 0301 	add.w	r3, r3, #1
 8001554:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 8001558:	bf4c      	ite	mi
 800155a:	ed42 7a01 	vstrmi	s15, [r2, #-4]
				fAudio[i] = -volume * SIDETONE_VOLUME;
 800155e:	ed02 7a01 	vstrpl	s14, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 8001562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001566:	d1f2      	bne.n	800154e <HAL_GPIO_EXTI_Callback+0xde>
#endif

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001568:	4b66      	ldr	r3, [pc, #408]	; (8001704 <HAL_GPIO_EXTI_Callback+0x294>)
 800156a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156e:	485f      	ldr	r0, [pc, #380]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 8001570:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001572:	ecbd 8b08 	vpop	{d8-d11}
 8001576:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800157a:	f000 be8b 	b.w	8002294 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 800157e:	2b03      	cmp	r3, #3
 8001580:	d1d0      	bne.n	8001524 <HAL_GPIO_EXTI_Callback+0xb4>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001582:	495a      	ldr	r1, [pc, #360]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 8001584:	4858      	ldr	r0, [pc, #352]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x278>)
 8001586:	f001 f8db 	bl	8002740 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 800158a:	4b5f      	ldr	r3, [pc, #380]	; (8001708 <HAL_GPIO_EXTI_Callback+0x298>)
 800158c:	78db      	ldrb	r3, [r3, #3]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1c8      	bne.n	8001524 <HAL_GPIO_EXTI_Callback+0xb4>
			SDR_CWPeak(fAudio, BSIZE);
 8001592:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001596:	4855      	ldr	r0, [pc, #340]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 8001598:	f000 ffb8 	bl	800250c <SDR_CWPeak>
 800159c:	e7c2      	b.n	8001524 <HAL_GPIO_EXTI_Callback+0xb4>
		if (TransmissionEnabled)
 800159e:	4b5b      	ldr	r3, [pc, #364]	; (800170c <HAL_GPIO_EXTI_Callback+0x29c>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0e0      	beq.n	8001568 <HAL_GPIO_EXTI_Callback+0xf8>
				fAudio[i] = 0.;
 80015a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015aa:	4850      	ldr	r0, [pc, #320]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 80015ac:	f00e fd84 	bl	80100b8 <memset>
 80015b0:	e7da      	b.n	8001568 <HAL_GPIO_EXTI_Callback+0xf8>
		BaseNoiseLevel = 9999.f;
 80015b2:	4c4e      	ldr	r4, [pc, #312]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 80015b4:	4b56      	ldr	r3, [pc, #344]	; (8001710 <HAL_GPIO_EXTI_Callback+0x2a0>)
 80015b6:	4a57      	ldr	r2, [pc, #348]	; (8001714 <HAL_GPIO_EXTI_Callback+0x2a4>)
 80015b8:	f504 6a00 	add.w	sl, r4, #2048	; 0x800
 80015bc:	f8df b16c 	ldr.w	fp, [pc, #364]	; 800172c <HAL_GPIO_EXTI_Callback+0x2bc>
 80015c0:	4f55      	ldr	r7, [pc, #340]	; (8001718 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80015c2:	4e56      	ldr	r6, [pc, #344]	; (800171c <HAL_GPIO_EXTI_Callback+0x2ac>)
 80015c4:	f8df 9168 	ldr.w	r9, [pc, #360]	; 8001730 <HAL_GPIO_EXTI_Callback+0x2c0>
 80015c8:	4d55      	ldr	r5, [pc, #340]	; (8001720 <HAL_GPIO_EXTI_Callback+0x2b0>)
				LED_RED_ON;
 80015ca:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8001734 <HAL_GPIO_EXTI_Callback+0x2c4>
		BaseNoiseLevel = 9999.f;
 80015ce:	601a      	str	r2, [r3, #0]
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 80015d0:	ed9f bb2d 	vldr	d11, [pc, #180]	; 8001688 <HAL_GPIO_EXTI_Callback+0x218>
 80015d4:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8001690 <HAL_GPIO_EXTI_Callback+0x220>
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 80015d8:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 8001698 <HAL_GPIO_EXTI_Callback+0x228>
 80015dc:	ed9f 8b30 	vldr	d8, [pc, #192]	; 80016a0 <HAL_GPIO_EXTI_Callback+0x230>
 80015e0:	e008      	b.n	80015f4 <HAL_GPIO_EXTI_Callback+0x184>
				DCF77In = 0;
 80015e2:	f8a5 c000 	strh.w	ip, [r5]
				LED_RED_ON;
 80015e6:	f007 fb0b 	bl	8008c00 <HAL_GPIO_WritePin>
			DoDCF77(DCF77In);
 80015ea:	8828      	ldrh	r0, [r5, #0]
 80015ec:	f7ff fbaa 	bl	8000d44 <DoDCF77>
		for (i = 0; i < BSIZE; i++)
 80015f0:	45a2      	cmp	sl, r4
 80015f2:	d09b      	beq.n	800152c <HAL_GPIO_EXTI_Callback+0xbc>
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 80015f4:	ed97 6a00 	vldr	s12, [r7]
				DCF77In = 0;
 80015f8:	f04f 0c00 	mov.w	ip, #0
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 80015fc:	ed96 7a00 	vldr	s14, [r6]
				LED_RED_OFF;
 8001600:	4640      	mov	r0, r8
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001602:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
			CWLevel = fabs(fAudio[i]);
 8001606:	ecf4 5a01 	vldmia	r4!, {s11}
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 800160a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 800160e:	ed99 5a00 	vldr	s10, [r9]
			CWLevel = fabs(fAudio[i]);
 8001612:	eef0 5ae5 	vabs.f32	s11, s11
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001616:	4b43      	ldr	r3, [pc, #268]	; (8001724 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8001618:	ee26 6b0b 	vmul.f64	d6, d6, d11
				LED_RED_OFF;
 800161c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001620:	4662      	mov	r2, ip
			CWLevel = fabs(fAudio[i]);
 8001622:	edcb 5a00 	vstr	s11, [fp]
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8001626:	ee27 7b09 	vmul.f64	d7, d7, d9
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800162a:	eeb7 4ae5 	vcvt.f64.f32	d4, s11
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 800162e:	eea4 7b08 	vfma.f64	d7, d4, d8
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001632:	eea4 6b0a 	vfma.f64	d6, d4, d10
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8001636:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			OldMediumLevelAverage = MediumLevelFiltered;
 800163a:	ed86 7a00 	vstr	s14, [r6]
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800163e:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8001642:	ee77 7a46 	vsub.f32	s15, s14, s12
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001646:	ed83 6a00 	vstr	s12, [r3]
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 800164a:	4b37      	ldr	r3, [pc, #220]	; (8001728 <HAL_GPIO_EXTI_Callback+0x2b8>)
			OldCWLevelAverage = CWLevelFiltered;
 800164c:	ed87 6a00 	vstr	s12, [r7]
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8001650:	eef4 7ac5 	vcmpe.f32	s15, s10
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8001654:	ed83 7a00 	vstr	s14, [r3]
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8001658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165c:	dcc1      	bgt.n	80015e2 <HAL_GPIO_EXTI_Callback+0x172>
				DCF77In += 1; //TODO limit CW increase
 800165e:	882b      	ldrh	r3, [r5, #0]
				LED_RED_ON;
 8001660:	2201      	movs	r2, #1
 8001662:	f44f 4180 	mov.w	r1, #16384	; 0x4000
				DCF77In += 1; //TODO limit CW increase
 8001666:	4413      	add	r3, r2
 8001668:	802b      	strh	r3, [r5, #0]
 800166a:	e7bc      	b.n	80015e6 <HAL_GPIO_EXTI_Callback+0x176>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 800166c:	491f      	ldr	r1, [pc, #124]	; (80016ec <HAL_GPIO_EXTI_Callback+0x27c>)
 800166e:	481e      	ldr	r0, [pc, #120]	; (80016e8 <HAL_GPIO_EXTI_Callback+0x278>)
 8001670:	f001 f866 	bl	8002740 <SDR_demodSSB_CW_AGC>
 8001674:	e756      	b.n	8001524 <HAL_GPIO_EXTI_Callback+0xb4>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8001676:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800167a:	4816      	ldr	r0, [pc, #88]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x264>)
 800167c:	f000 fe9a 	bl	80023b4 <SDR_mirror_LSB>
 8001680:	e733      	b.n	80014ea <HAL_GPIO_EXTI_Callback+0x7a>
 8001682:	bf00      	nop
 8001684:	f3af 8000 	nop.w
 8001688:	d916872b 	.word	0xd916872b
 800168c:	3feff7ce 	.word	0x3feff7ce
 8001690:	d2f1a9fc 	.word	0xd2f1a9fc
 8001694:	3f50624d 	.word	0x3f50624d
 8001698:	074a771d 	.word	0x074a771d
 800169c:	3fefffeb 	.word	0x3fefffeb
 80016a0:	88e368f1 	.word	0x88e368f1
 80016a4:	3ee4f8b5 	.word	0x3ee4f8b5
 80016a8:	2000d000 	.word	0x2000d000
 80016ac:	20009000 	.word	0x20009000
 80016b0:	24002098 	.word	0x24002098
 80016b4:	2000b000 	.word	0x2000b000
 80016b8:	20007000 	.word	0x20007000
 80016bc:	20006800 	.word	0x20006800
 80016c0:	24007318 	.word	0x24007318
 80016c4:	20006000 	.word	0x20006000
 80016c8:	2400730c 	.word	0x2400730c
 80016cc:	2400a4bc 	.word	0x2400a4bc
 80016d0:	240094bc 	.word	0x240094bc
 80016d4:	20002000 	.word	0x20002000
 80016d8:	0801a6f4 	.word	0x0801a6f4
 80016dc:	20000000 	.word	0x20000000
 80016e0:	20004000 	.word	0x20004000
 80016e4:	20001000 	.word	0x20001000
 80016e8:	2400ba18 	.word	0x2400ba18
 80016ec:	24008cbc 	.word	0x24008cbc
 80016f0:	24008478 	.word	0x24008478
 80016f4:	24007358 	.word	0x24007358
 80016f8:	2400ca4c 	.word	0x2400ca4c
 80016fc:	be4ccccd 	.word	0xbe4ccccd
 8001700:	3e4ccccd 	.word	0x3e4ccccd
 8001704:	24008474 	.word	0x24008474
 8001708:	24008cb0 	.word	0x24008cb0
 800170c:	24007364 	.word	0x24007364
 8001710:	24002084 	.word	0x24002084
 8001714:	461c3c00 	.word	0x461c3c00
 8001718:	240072f0 	.word	0x240072f0
 800171c:	240072f4 	.word	0x240072f4
 8001720:	2400209a 	.word	0x2400209a
 8001724:	2400208c 	.word	0x2400208c
 8001728:	240072e8 	.word	0x240072e8
 800172c:	24002088 	.word	0x24002088
 8001730:	24002090 	.word	0x24002090
 8001734:	58020400 	.word	0x58020400

08001738 <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8001738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR)
 800173c:	4d8e      	ldr	r5, [pc, #568]	; (8001978 <ADC_Stream0_Handler+0x240>)
{
 800173e:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR)
 8001742:	782b      	ldrb	r3, [r5, #0]
{
 8001744:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR)
 8001746:	b123      	cbz	r3, 8001752 <ADC_Stream0_Handler+0x1a>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 8001748:	4a8c      	ldr	r2, [pc, #560]	; (800197c <ADC_Stream0_Handler+0x244>)
 800174a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800174c:	f023 0310 	bic.w	r3, r3, #16
 8001750:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001752:	4f8b      	ldr	r7, [pc, #556]	; (8001980 <ADC_Stream0_Handler+0x248>)
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8001754:	4b8b      	ldr	r3, [pc, #556]	; (8001984 <ADC_Stream0_Handler+0x24c>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001756:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 800175a:	781b      	ldrb	r3, [r3, #0]
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800175c:	2800      	cmp	r0, #0
 800175e:	bf08      	it	eq
 8001760:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 8001762:	2b03      	cmp	r3, #3
 8001764:	f000 8429 	beq.w	8001fba <ADC_Stream0_Handler+0x882>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8001768:	4b87      	ldr	r3, [pc, #540]	; (8001988 <ADC_Stream0_Handler+0x250>)
 800176a:	ed93 0a00 	vldr	s0, [r3]
 800176e:	f000 fc35 	bl	8001fdc <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 8001772:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 8001776:	1eb8      	subs	r0, r7, #2
	sum = 0; k = BSIZE;
 8001778:	ed9f 0a84 	vldr	s0, [pc, #528]	; 800198c <ADC_Stream0_Handler+0x254>
	{
		sum += pR[k-1];
 800177c:	8814      	ldrh	r4, [r2, #0]
	while(k)
 800177e:	3a08      	subs	r2, #8
		sum += pR[k-2];
 8001780:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 8001782:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 8001784:	8896      	ldrh	r6, [r2, #4]
		sum += pR[k-2];
 8001786:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 8001788:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 800178a:	ee07 4a90 	vmov	s15, r4
		sum += pR[k-3];
 800178e:	b2b6      	uxth	r6, r6
		sum += pR[k-2];
 8001790:	ee07 3a10 	vmov	s14, r3
		sum += pR[k-4];
 8001794:	b289      	uxth	r1, r1
		sum += pR[k-1];
 8001796:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-3];
 800179a:	ee07 6a90 	vmov	s15, r6
		sum += pR[k-2];
 800179e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		sum += pR[k-4];
 80017a2:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 80017a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 80017aa:	4290      	cmp	r0, r2
		sum += pR[k-4];
 80017ac:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	ee77 7a86 	vadd.f32	s15, s15, s12
 80017b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017bc:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80017c0:	d1dc      	bne.n	800177c <ADC_Stream0_Handler+0x44>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80017c2:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 80017c6:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80017c8:	eddf 7a71 	vldr	s15, [pc, #452]	; 8001990 <ADC_Stream0_Handler+0x258>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80017cc:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	4c70      	ldr	r4, [pc, #448]	; (8001994 <ADC_Stream0_Handler+0x25c>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80017d2:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80017d6:	4970      	ldr	r1, [pc, #448]	; (8001998 <ADC_Stream0_Handler+0x260>)
	TestSampledValue=pR[BSIZE/2];
 80017d8:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80017dc:	4b6f      	ldr	r3, [pc, #444]	; (800199c <ADC_Stream0_Handler+0x264>)
 80017de:	8022      	strh	r2, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 80017e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80017e4:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 80017e8:	4b6d      	ldr	r3, [pc, #436]	; (80019a0 <ADC_Stream0_Handler+0x268>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80017ea:	4a6e      	ldr	r2, [pc, #440]	; (80019a4 <ADC_Stream0_Handler+0x26c>)
	TestSampledValue=pR[BSIZE/2];
 80017ec:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80017f0:	f000 fcde 	bl	80021b0 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 80017f4:	782b      	ldrb	r3, [r5, #0]
 80017f6:	b30b      	cbz	r3, 800183c <ADC_Stream0_Handler+0x104>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 80017f8:	4d6b      	ldr	r5, [pc, #428]	; (80019a8 <ADC_Stream0_Handler+0x270>)
 80017fa:	496c      	ldr	r1, [pc, #432]	; (80019ac <ADC_Stream0_Handler+0x274>)
 80017fc:	f9b5 2000 	ldrsh.w	r2, [r5]
 8001800:	4b6b      	ldr	r3, [pc, #428]	; (80019b0 <ADC_Stream0_Handler+0x278>)
 8001802:	7809      	ldrb	r1, [r1, #0]
 8001804:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8001808:	1c53      	adds	r3, r2, #1
 800180a:	4282      	cmp	r2, r0
 800180c:	b21b      	sxth	r3, r3
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 800180e:	485b      	ldr	r0, [pc, #364]	; (800197c <ADC_Stream0_Handler+0x244>)
 8001810:	4a68      	ldr	r2, [pc, #416]	; (80019b4 <ADC_Stream0_Handler+0x27c>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8001812:	802b      	strh	r3, [r5, #0]
 8001814:	f2c0 8352 	blt.w	8001ebc <ADC_Stream0_Handler+0x784>
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8001818:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800181c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
		}
		if (IntCounter == 8)
 800181e:	2b08      	cmp	r3, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8001820:	4a65      	ldr	r2, [pc, #404]	; (80019b8 <ADC_Stream0_Handler+0x280>)
 8001822:	ea02 0206 	and.w	r2, r2, r6
 8001826:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800182a:	63c2      	str	r2, [r0, #60]	; 0x3c
		if (IntCounter == 8)
 800182c:	d101      	bne.n	8001832 <ADC_Stream0_Handler+0xfa>
		{
			IntCounter = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	802b      	strh	r3, [r5, #0]
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 8001832:	4a52      	ldr	r2, [pc, #328]	; (800197c <ADC_Stream0_Handler+0x244>)
 8001834:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001836:	f043 0310 	orr.w	r3, r3, #16
 800183a:	62d3      	str	r3, [r2, #44]	; 0x2c
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 800183c:	4a5f      	ldr	r2, [pc, #380]	; (80019bc <ADC_Stream0_Handler+0x284>)
 800183e:	23ff      	movs	r3, #255	; 0xff
 8001840:	495f      	ldr	r1, [pc, #380]	; (80019c0 <ADC_Stream0_Handler+0x288>)
 8001842:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8001846:	ed92 2a00 	vldr	s4, [r2]
 800184a:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 800184e:	4a5d      	ldr	r2, [pc, #372]	; (80019c4 <ADC_Stream0_Handler+0x28c>)
 8001850:	edd1 3a00 	vldr	s7, [r1]
 8001854:	edd2 1a00 	vldr	s3, [r2]
 8001858:	4a5b      	ldr	r2, [pc, #364]	; (80019c8 <ADC_Stream0_Handler+0x290>)
 800185a:	495c      	ldr	r1, [pc, #368]	; (80019cc <ADC_Stream0_Handler+0x294>)
 800185c:	ed92 7a00 	vldr	s14, [r2]
 8001860:	4a5b      	ldr	r2, [pc, #364]	; (80019d0 <ADC_Stream0_Handler+0x298>)
 8001862:	ed91 9a00 	vldr	s18, [r1]
 8001866:	eeb0 6a47 	vmov.f32	s12, s14
 800186a:	edd2 2a00 	vldr	s5, [r2]
 800186e:	4959      	ldr	r1, [pc, #356]	; (80019d4 <ADC_Stream0_Handler+0x29c>)
 8001870:	4a59      	ldr	r2, [pc, #356]	; (80019d8 <ADC_Stream0_Handler+0x2a0>)
 8001872:	edd1 ea00 	vldr	s29, [r1]
 8001876:	edd2 8a00 	vldr	s17, [r2]
 800187a:	4958      	ldr	r1, [pc, #352]	; (80019dc <ADC_Stream0_Handler+0x2a4>)
 800187c:	4a58      	ldr	r2, [pc, #352]	; (80019e0 <ADC_Stream0_Handler+0x2a8>)
 800187e:	edd1 6a00 	vldr	s13, [r1]
 8001882:	ed92 5a00 	vldr	s10, [r2]
 8001886:	4957      	ldr	r1, [pc, #348]	; (80019e4 <ADC_Stream0_Handler+0x2ac>)
 8001888:	4a57      	ldr	r2, [pc, #348]	; (80019e8 <ADC_Stream0_Handler+0x2b0>)
 800188a:	edd1 ca00 	vldr	s25, [r1]
 800188e:	edd2 fa00 	vldr	s31, [r2]
 8001892:	4956      	ldr	r1, [pc, #344]	; (80019ec <ADC_Stream0_Handler+0x2b4>)
 8001894:	4a56      	ldr	r2, [pc, #344]	; (80019f0 <ADC_Stream0_Handler+0x2b8>)
 8001896:	ed91 da00 	vldr	s26, [r1]
 800189a:	ed92 8a00 	vldr	s16, [r2]
 800189e:	4955      	ldr	r1, [pc, #340]	; (80019f4 <ADC_Stream0_Handler+0x2bc>)
 80018a0:	4a55      	ldr	r2, [pc, #340]	; (80019f8 <ADC_Stream0_Handler+0x2c0>)
 80018a2:	edcd 6a02 	vstr	s13, [sp, #8]
 80018a6:	edd2 5a00 	vldr	s11, [r2]
 80018aa:	edd1 6a00 	vldr	s13, [r1]
 80018ae:	4a53      	ldr	r2, [pc, #332]	; (80019fc <ADC_Stream0_Handler+0x2c4>)
 80018b0:	4953      	ldr	r1, [pc, #332]	; (8001a00 <ADC_Stream0_Handler+0x2c8>)
 80018b2:	ed92 fa00 	vldr	s30, [r2]
 80018b6:	ed91 ca00 	vldr	s24, [r1]
 80018ba:	4a52      	ldr	r2, [pc, #328]	; (8001a04 <ADC_Stream0_Handler+0x2cc>)
 80018bc:	4952      	ldr	r1, [pc, #328]	; (8001a08 <ADC_Stream0_Handler+0x2d0>)
 80018be:	edd2 ba00 	vldr	s23, [r2]
 80018c2:	edcd 6a01 	vstr	s13, [sp, #4]
 80018c6:	4a51      	ldr	r2, [pc, #324]	; (8001a0c <ADC_Stream0_Handler+0x2d4>)
 80018c8:	edd1 6a00 	vldr	s13, [r1]
 80018cc:	4950      	ldr	r1, [pc, #320]	; (8001a10 <ADC_Stream0_Handler+0x2d8>)
 80018ce:	ed92 3a00 	vldr	s6, [r2]
 80018d2:	edcd 6a03 	vstr	s13, [sp, #12]
 80018d6:	4a4f      	ldr	r2, [pc, #316]	; (8001a14 <ADC_Stream0_Handler+0x2dc>)
 80018d8:	edd1 6a00 	vldr	s13, [r1]
 80018dc:	494e      	ldr	r1, [pc, #312]	; (8001a18 <ADC_Stream0_Handler+0x2e0>)
 80018de:	edd2 9a00 	vldr	s19, [r2]
 80018e2:	edcd 6a08 	vstr	s13, [sp, #32]
 80018e6:	4a4d      	ldr	r2, [pc, #308]	; (8001a1c <ADC_Stream0_Handler+0x2e4>)
 80018e8:	edd1 6a00 	vldr	s13, [r1]
 80018ec:	f8df a158 	ldr.w	sl, [pc, #344]	; 8001a48 <ADC_Stream0_Handler+0x310>
 80018f0:	494b      	ldr	r1, [pc, #300]	; (8001a20 <ADC_Stream0_Handler+0x2e8>)
 80018f2:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8001a4c <ADC_Stream0_Handler+0x314>
 80018f6:	ed92 ba00 	vldr	s22, [r2]
 80018fa:	ed9a 1a00 	vldr	s2, [sl]
 80018fe:	edd9 7a00 	vldr	s15, [r9]
 8001902:	8023      	strh	r3, [r4, #0]
 8001904:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8001908:	edd1 6a00 	vldr	s13, [r1]
 800190c:	4945      	ldr	r1, [pc, #276]	; (8001a24 <ADC_Stream0_Handler+0x2ec>)
 800190e:	edcd 6a00 	vstr	s13, [sp]
 8001912:	edd1 6a00 	vldr	s13, [r1]
 8001916:	4944      	ldr	r1, [pc, #272]	; (8001a28 <ADC_Stream0_Handler+0x2f0>)
 8001918:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 800191c:	edd1 6a00 	vldr	s13, [r1]
 8001920:	4942      	ldr	r1, [pc, #264]	; (8001a2c <ADC_Stream0_Handler+0x2f4>)
 8001922:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8001a50 <ADC_Stream0_Handler+0x318>
 8001926:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 800192a:	edd1 6a00 	vldr	s13, [r1]
 800192e:	4f40      	ldr	r7, [pc, #256]	; (8001a30 <ADC_Stream0_Handler+0x2f8>)
 8001930:	edcd 6a06 	vstr	s13, [sp, #24]
 8001934:	edd8 6a00 	vldr	s13, [r8]
 8001938:	4e3e      	ldr	r6, [pc, #248]	; (8001a34 <ADC_Stream0_Handler+0x2fc>)
 800193a:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 800193e:	edd7 6a00 	vldr	s13, [r7]
 8001942:	493d      	ldr	r1, [pc, #244]	; (8001a38 <ADC_Stream0_Handler+0x300>)
 8001944:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 8001948:	edd6 6a00 	vldr	s13, [r6]
 800194c:	f8df b104 	ldr.w	fp, [pc, #260]	; 8001a54 <ADC_Stream0_Handler+0x31c>
 8001950:	edcd 6a07 	vstr	s13, [sp, #28]
 8001954:	edd1 6a00 	vldr	s13, [r1]
 8001958:	4938      	ldr	r1, [pc, #224]	; (8001a3c <ADC_Stream0_Handler+0x304>)
 800195a:	4a39      	ldr	r2, [pc, #228]	; (8001a40 <ADC_Stream0_Handler+0x308>)
 800195c:	f9bb 0000 	ldrsh.w	r0, [fp]
 8001960:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8001964:	f502 6c00 	add.w	ip, r2, #2048	; 0x800
 8001968:	edd1 6a00 	vldr	s13, [r1]
 800196c:	4686      	mov	lr, r0
 800196e:	4935      	ldr	r1, [pc, #212]	; (8001a44 <ADC_Stream0_Handler+0x30c>)
 8001970:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001974:	e173      	b.n	8001c5e <ADC_Stream0_Handler+0x526>
 8001976:	bf00      	nop
 8001978:	24007365 	.word	0x24007365
 800197c:	58024400 	.word	0x58024400
 8001980:	240088a0 	.word	0x240088a0
 8001984:	24002098 	.word	0x24002098
 8001988:	240072d4 	.word	0x240072d4
 800198c:	00000000 	.word	0x00000000
 8001990:	3b000000 	.word	0x3b000000
 8001994:	24000780 	.word	0x24000780
 8001998:	24001058 	.word	0x24001058
 800199c:	2400b898 	.word	0x2400b898
 80019a0:	24007360 	.word	0x24007360
 80019a4:	24000858 	.word	0x24000858
 80019a8:	240006ec 	.word	0x240006ec
 80019ac:	2400847b 	.word	0x2400847b
 80019b0:	240062b8 	.word	0x240062b8
 80019b4:	240062ac 	.word	0x240062ac
 80019b8:	ffff0007 	.word	0xffff0007
 80019bc:	240006f4 	.word	0x240006f4
 80019c0:	24000744 	.word	0x24000744
 80019c4:	24000720 	.word	0x24000720
 80019c8:	24000724 	.word	0x24000724
 80019cc:	24000700 	.word	0x24000700
 80019d0:	240006f0 	.word	0x240006f0
 80019d4:	24000758 	.word	0x24000758
 80019d8:	24000738 	.word	0x24000738
 80019dc:	2400075c 	.word	0x2400075c
 80019e0:	2400073c 	.word	0x2400073c
 80019e4:	2400070c 	.word	0x2400070c
 80019e8:	240006fc 	.word	0x240006fc
 80019ec:	24000750 	.word	0x24000750
 80019f0:	24000730 	.word	0x24000730
 80019f4:	24000754 	.word	0x24000754
 80019f8:	24000734 	.word	0x24000734
 80019fc:	240006f8 	.word	0x240006f8
 8001a00:	24000708 	.word	0x24000708
 8001a04:	24000748 	.word	0x24000748
 8001a08:	24000768 	.word	0x24000768
 8001a0c:	2400074c 	.word	0x2400074c
 8001a10:	2400076c 	.word	0x2400076c
 8001a14:	24000704 	.word	0x24000704
 8001a18:	24000714 	.word	0x24000714
 8001a1c:	24000740 	.word	0x24000740
 8001a20:	24000760 	.word	0x24000760
 8001a24:	24000764 	.word	0x24000764
 8001a28:	24000710 	.word	0x24000710
 8001a2c:	24000778 	.word	0x24000778
 8001a30:	2400071c 	.word	0x2400071c
 8001a34:	24000770 	.word	0x24000770
 8001a38:	24000774 	.word	0x24000774
 8001a3c:	24000718 	.word	0x24000718
 8001a40:	24001060 	.word	0x24001060
 8001a44:	24000860 	.word	0x24000860
 8001a48:	24000728 	.word	0x24000728
 8001a4c:	2400072c 	.word	0x2400072c
 8001a50:	2400077c 	.word	0x2400077c
 8001a54:	240006ee 	.word	0x240006ee
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001a58:	eea8 5a84 	vfma.f32	s10, s17, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001a5c:	0798      	lsls	r0, r3, #30
 8001a5e:	eee8 5a04 	vfma.f32	s11, s16, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001a62:	ee7f faaa 	vadd.f32	s31, s31, s21
 8001a66:	ee3f fa0a 	vadd.f32	s30, s30, s20
 8001a6a:	eeaf 5aa4 	vfma.f32	s10, s31, s9
 8001a6e:	eeef 5a24 	vfma.f32	s11, s30, s9
 8001a72:	ee75 6a27 	vadd.f32	s13, s10, s15
 8001a76:	ee35 6a87 	vadd.f32	s12, s11, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001a7a:	f100 8118 	bmi.w	8001cae <ADC_Stream0_Handler+0x576>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001a7e:	eeab 3a84 	vfma.f32	s6, s23, s8

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001a82:	075d      	lsls	r5, r3, #29
 8001a84:	eeeb 3a04 	vfma.f32	s7, s22, s8
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001a88:	ee79 9a8e 	vadd.f32	s19, s19, s28
 8001a8c:	ee39 9a2d 	vadd.f32	s18, s18, s27
 8001a90:	eea9 3aa4 	vfma.f32	s6, s19, s9
 8001a94:	eee9 3a24 	vfma.f32	s7, s18, s9
 8001a98:	ee33 9a26 	vadd.f32	s18, s6, s13
 8001a9c:	ee73 9a86 	vadd.f32	s19, s7, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001aa0:	f100 8116 	bmi.w	8001cd0 <ADC_Stream0_Handler+0x598>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001aa4:	eddd 5a02 	vldr	s11, [sp, #8]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001aa8:	0718      	lsls	r0, r3, #28
 8001aaa:	ed9d 5a01 	vldr	s10, [sp, #4]
 8001aae:	eeee 5a84 	vfma.f32	s11, s29, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001ab2:	eddd 3a05 	vldr	s7, [sp, #20]
 8001ab6:	eead 5a04 	vfma.f32	s10, s26, s8
 8001aba:	ed9d 3a04 	vldr	s6, [sp, #16]
 8001abe:	ee7c caa3 	vadd.f32	s25, s25, s7
 8001ac2:	ee3c ca03 	vadd.f32	s24, s24, s6
 8001ac6:	eeec 5aa4 	vfma.f32	s11, s25, s9
 8001aca:	eeac 5a24 	vfma.f32	s10, s24, s9
 8001ace:	ee39 ca25 	vadd.f32	s24, s18, s11
 8001ad2:	ee75 ca29 	vadd.f32	s25, s10, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001ad6:	f100 81a5 	bmi.w	8001e24 <ADC_Stream0_Handler+0x6ec>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001ada:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001ade:	f013 0010 	ands.w	r0, r3, #16
 8001ae2:	ed9d 3a03 	vldr	s6, [sp, #12]
 8001ae6:	eddd 5a00 	vldr	s11, [sp]
 8001aea:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 8001aee:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001af2:	ed9d 5a11 	vldr	s10, [sp, #68]	; 0x44
 8001af6:	eee5 fa84 	vfma.f32	s31, s11, s8
 8001afa:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8001afe:	ee75 5a25 	vadd.f32	s11, s10, s11
 8001b02:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 8001b06:	eea5 faa4 	vfma.f32	s30, s11, s9
 8001b0a:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001b0e:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001b10:	ee75 5a25 	vadd.f32	s11, s10, s11
 8001b14:	eee5 faa4 	vfma.f32	s31, s11, s9
 8001b18:	ee3c fa0f 	vadd.f32	s30, s24, s30
 8001b1c:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 8001b20:	ee7c faaf 	vadd.f32	s31, s25, s31
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001b24:	f040 819b 	bne.w	8001e5e <ADC_Stream0_Handler+0x726>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001b28:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001b2c:	ea4f 008e 	mov.w	r0, lr, lsl #2
 8001b30:	eddd 5a0c 	vldr	s11, [sp, #48]	; 0x30
 8001b34:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 8001b38:	eee3 5a84 	vfma.f32	s11, s7, s8
 8001b3c:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001b40:	ed9d fa0d 	vldr	s30, [sp, #52]	; 0x34
 8001b44:	eea3 5a84 	vfma.f32	s10, s7, s8
 8001b48:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001b4c:	4ddd      	ldr	r5, [pc, #884]	; (8001ec4 <ADC_Stream0_Handler+0x78c>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001b4e:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8001b52:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001b56:	4428      	add	r0, r5
 8001b58:	4ddb      	ldr	r5, [pc, #876]	; (8001ec8 <ADC_Stream0_Handler+0x790>)
 8001b5a:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001b5e:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 8001b62:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8001b66:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 8001b6a:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001b6e:	eddf 3ad7 	vldr	s7, [pc, #860]	; 8001ecc <ADC_Stream0_Handler+0x794>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001b72:	ee75 5a8f 	vadd.f32	s11, s11, s30
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001b76:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001b7a:	ee35 5a2f 	vadd.f32	s10, s10, s31
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001b7e:	ee25 5a23 	vmul.f32	s10, s10, s7
 8001b82:	ed80 5a00 	vstr	s10, [r0]
 8001b86:	f10e 0001 	add.w	r0, lr, #1
 8001b8a:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 8001b8e:	edce 5a00 	vstr	s11, [lr]
 8001b92:	fa0f fe80 	sxth.w	lr, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001b96:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 8001b9a:	f5be 6f00 	cmp.w	lr, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001b9e:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		if(idx < BSIZE*4)
 8001ba2:	f2c0 81d3 	blt.w	8001f4c <ADC_Stream0_Handler+0x814>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 8001ba6:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001baa:	eddd 3a06 	vldr	s7, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001bae:	eddd 5a00 	vldr	s11, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001bb2:	eeb0 5a68 	vmov.f32	s10, s17
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001bb6:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001bb8:	eef0 8a67 	vmov.f32	s17, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001bbc:	ed8d da01 	vstr	s26, [sp, #4]
 8001bc0:	eeb0 da69 	vmov.f32	s26, s19
 8001bc4:	edcd ea02 	vstr	s29, [sp, #8]
 8001bc8:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001bcc:	edcd 3a0c 	vstr	s7, [sp, #48]	; 0x30
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001bd0:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001bd4:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001bd8:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001bdc:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001be0:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001be4:	eeb0 3a6b 	vmov.f32	s6, s23
		idx = 0;
 8001be8:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001bec:	eeb0 ba46 	vmov.f32	s22, s12
		inE6Rold = inER;                           inE6Iold = inEI;
 8001bf0:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001bf4:	eef0 ba66 	vmov.f32	s23, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 8001bf8:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001bfc:	eeb0 8a47 	vmov.f32	s16, s14
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001c00:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001c04:	edcd fa07 	vstr	s31, [sp, #28]
 8001c08:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001c0c:	edcd ca00 	vstr	s25, [sp]
 8001c10:	ed8d ca03 	vstr	s24, [sp, #12]
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001c14:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001c16:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
 8001c1a:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001c1e:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 8001c22:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8001c26:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001c2a:	eeb0 9a6d 	vmov.f32	s18, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 8001c2e:	ed9d ca04 	vldr	s24, [sp, #16]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001c32:	eef0 9a4e 	vmov.f32	s19, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 8001c36:	eddd ca05 	vldr	s25, [sp, #20]
		inE2Rold = inER;                           inE2Iold = inEI;
 8001c3a:	eeb0 fa4a 	vmov.f32	s30, s20
 8001c3e:	eef0 fa6a 	vmov.f32	s31, s21
	while(k--)
 8001c42:	3208      	adds	r2, #8
 8001c44:	3b01      	subs	r3, #1
 8001c46:	eef0 7a41 	vmov.f32	s15, s2
 8001c4a:	3108      	adds	r1, #8
 8001c4c:	4594      	cmp	ip, r2
 8001c4e:	eeb0 6a61 	vmov.f32	s12, s3
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	d059      	beq.n	8001d0a <ADC_Stream0_Handler+0x5d2>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001c56:	eef0 1a60 	vmov.f32	s3, s1
 8001c5a:	eeb0 1a40 	vmov.f32	s2, s0
 8001c5e:	eeb0 7a42 	vmov.f32	s14, s4
 8001c62:	ed12 0a01 	vldr	s0, [r2, #-4]
 8001c66:	ed12 2a02 	vldr	s4, [r2, #-8]
 8001c6a:	eef0 6a62 	vmov.f32	s13, s5
 8001c6e:	ed51 0a01 	vldr	s1, [r1, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001c72:	07dd      	lsls	r5, r3, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001c74:	ee72 2a07 	vadd.f32	s5, s4, s14
 8001c78:	eeb0 7a40 	vmov.f32	s14, s0
 8001c7c:	eea1 7a04 	vfma.f32	s14, s2, s8
 8001c80:	eea2 7aa4 	vfma.f32	s14, s5, s9
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001c84:	ed51 2a02 	vldr	s5, [r1, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001c88:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8001c8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c90:	eeb0 7a60 	vmov.f32	s14, s1
 8001c94:	eea1 7a84 	vfma.f32	s14, s3, s8
 8001c98:	eea6 7aa4 	vfma.f32	s14, s13, s9
 8001c9c:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001ca0:	f57f aeda 	bpl.w	8001a58 <ADC_Stream0_Handler+0x320>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 8001ca4:	eeb0 aa47 	vmov.f32	s20, s14
 8001ca8:	eef0 aa67 	vmov.f32	s21, s15
 8001cac:	e7c9      	b.n	8001c42 <ADC_Stream0_Handler+0x50a>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001cae:	eef0 5a48 	vmov.f32	s11, s16
 8001cb2:	eeb0 5a68 	vmov.f32	s10, s17
 8001cb6:	eeb0 8a47 	vmov.f32	s16, s14
 8001cba:	eef0 8a67 	vmov.f32	s17, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8001cbe:	eef0 da46 	vmov.f32	s27, s12
 8001cc2:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001cc6:	eeb0 fa4a 	vmov.f32	s30, s20
 8001cca:	eef0 fa6a 	vmov.f32	s31, s21
 8001cce:	e7b8      	b.n	8001c42 <ADC_Stream0_Handler+0x50a>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001cd0:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001cd4:	edcd 9a04 	vstr	s19, [sp, #16]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001cd8:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001cdc:	ed8d 9a05 	vstr	s18, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001ce0:	eef0 5a48 	vmov.f32	s11, s16
 8001ce4:	eeb0 5a68 	vmov.f32	s10, s17
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001ce8:	eeb0 ba46 	vmov.f32	s22, s12
 8001cec:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001cf0:	eeb0 8a47 	vmov.f32	s16, s14
 8001cf4:	eef0 8a67 	vmov.f32	s17, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001cf8:	eeb0 9a6d 	vmov.f32	s18, s27
 8001cfc:	eef0 9a4e 	vmov.f32	s19, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 8001d00:	eeb0 fa4a 	vmov.f32	s30, s20
 8001d04:	eef0 fa6a 	vmov.f32	s31, s21
 8001d08:	e79b      	b.n	8001c42 <ADC_Stream0_Handler+0x50a>
 8001d0a:	4b71      	ldr	r3, [pc, #452]	; (8001ed0 <ADC_Stream0_Handler+0x798>)
 8001d0c:	eddd 7a02 	vldr	s15, [sp, #8]
 8001d10:	ed83 2a00 	vstr	s4, [r3]
 8001d14:	4b6f      	ldr	r3, [pc, #444]	; (8001ed4 <ADC_Stream0_Handler+0x79c>)
 8001d16:	ed8a 0a00 	vstr	s0, [sl]
 8001d1a:	edc3 0a00 	vstr	s1, [r3]
 8001d1e:	4b6e      	ldr	r3, [pc, #440]	; (8001ed8 <ADC_Stream0_Handler+0x7a0>)
 8001d20:	ed89 1a00 	vstr	s2, [r9]
 8001d24:	edc3 1a00 	vstr	s3, [r3]
 8001d28:	4b6c      	ldr	r3, [pc, #432]	; (8001edc <ADC_Stream0_Handler+0x7a4>)
 8001d2a:	4a6d      	ldr	r2, [pc, #436]	; (8001ee0 <ADC_Stream0_Handler+0x7a8>)
 8001d2c:	edc3 2a00 	vstr	s5, [r3]
 8001d30:	4b6c      	ldr	r3, [pc, #432]	; (8001ee4 <ADC_Stream0_Handler+0x7ac>)
 8001d32:	edc3 8a00 	vstr	s17, [r3]
 8001d36:	4b6c      	ldr	r3, [pc, #432]	; (8001ee8 <ADC_Stream0_Handler+0x7b0>)
 8001d38:	ed83 5a00 	vstr	s10, [r3]
 8001d3c:	4b6b      	ldr	r3, [pc, #428]	; (8001eec <ADC_Stream0_Handler+0x7b4>)
 8001d3e:	edc3 fa00 	vstr	s31, [r3]
 8001d42:	4b6b      	ldr	r3, [pc, #428]	; (8001ef0 <ADC_Stream0_Handler+0x7b8>)
 8001d44:	ed83 8a00 	vstr	s16, [r3]
 8001d48:	4b6a      	ldr	r3, [pc, #424]	; (8001ef4 <ADC_Stream0_Handler+0x7bc>)
 8001d4a:	edc3 5a00 	vstr	s11, [r3]
 8001d4e:	4b6a      	ldr	r3, [pc, #424]	; (8001ef8 <ADC_Stream0_Handler+0x7c0>)
 8001d50:	ed83 fa00 	vstr	s30, [r3]
 8001d54:	4b69      	ldr	r3, [pc, #420]	; (8001efc <ADC_Stream0_Handler+0x7c4>)
 8001d56:	edc3 ba00 	vstr	s23, [r3]
 8001d5a:	4b69      	ldr	r3, [pc, #420]	; (8001f00 <ADC_Stream0_Handler+0x7c8>)
 8001d5c:	ed83 3a00 	vstr	s6, [r3]
 8001d60:	4b68      	ldr	r3, [pc, #416]	; (8001f04 <ADC_Stream0_Handler+0x7cc>)
 8001d62:	edc3 9a00 	vstr	s19, [r3]
 8001d66:	4b68      	ldr	r3, [pc, #416]	; (8001f08 <ADC_Stream0_Handler+0x7d0>)
 8001d68:	ed83 ba00 	vstr	s22, [r3]
 8001d6c:	4b67      	ldr	r3, [pc, #412]	; (8001f0c <ADC_Stream0_Handler+0x7d4>)
 8001d6e:	edc3 3a00 	vstr	s7, [r3]
 8001d72:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <ADC_Stream0_Handler+0x7d8>)
 8001d74:	ed83 9a00 	vstr	s18, [r3]
 8001d78:	4b66      	ldr	r3, [pc, #408]	; (8001f14 <ADC_Stream0_Handler+0x7dc>)
 8001d7a:	edc3 ea00 	vstr	s29, [r3]
 8001d7e:	4b66      	ldr	r3, [pc, #408]	; (8001f18 <ADC_Stream0_Handler+0x7e0>)
 8001d80:	edc3 7a00 	vstr	s15, [r3]
 8001d84:	4b65      	ldr	r3, [pc, #404]	; (8001f1c <ADC_Stream0_Handler+0x7e4>)
 8001d86:	eddd 7a01 	vldr	s15, [sp, #4]
 8001d8a:	edc3 ca00 	vstr	s25, [r3]
 8001d8e:	4b64      	ldr	r3, [pc, #400]	; (8001f20 <ADC_Stream0_Handler+0x7e8>)
 8001d90:	ed83 da00 	vstr	s26, [r3]
 8001d94:	4b63      	ldr	r3, [pc, #396]	; (8001f24 <ADC_Stream0_Handler+0x7ec>)
 8001d96:	edc3 7a00 	vstr	s15, [r3]
 8001d9a:	4b63      	ldr	r3, [pc, #396]	; (8001f28 <ADC_Stream0_Handler+0x7f0>)
 8001d9c:	eddd 7a03 	vldr	s15, [sp, #12]
 8001da0:	ed83 ca00 	vstr	s24, [r3]
 8001da4:	4b61      	ldr	r3, [pc, #388]	; (8001f2c <ADC_Stream0_Handler+0x7f4>)
 8001da6:	edc3 7a00 	vstr	s15, [r3]
 8001daa:	eddd 7a08 	vldr	s15, [sp, #32]
 8001dae:	4b60      	ldr	r3, [pc, #384]	; (8001f30 <ADC_Stream0_Handler+0x7f8>)
 8001db0:	edc3 7a00 	vstr	s15, [r3]
 8001db4:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001db8:	4b5e      	ldr	r3, [pc, #376]	; (8001f34 <ADC_Stream0_Handler+0x7fc>)
 8001dba:	edc3 7a00 	vstr	s15, [r3]
 8001dbe:	eddd 7a00 	vldr	s15, [sp]
 8001dc2:	4b5d      	ldr	r3, [pc, #372]	; (8001f38 <ADC_Stream0_Handler+0x800>)
 8001dc4:	f8ab e000 	strh.w	lr, [fp]
 8001dc8:	edc3 7a00 	vstr	s15, [r3]
 8001dcc:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8001dd0:	4b5a      	ldr	r3, [pc, #360]	; (8001f3c <ADC_Stream0_Handler+0x804>)
 8001dd2:	edc3 7a00 	vstr	s15, [r3]
 8001dd6:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8001dda:	4b59      	ldr	r3, [pc, #356]	; (8001f40 <ADC_Stream0_Handler+0x808>)
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
 8001de0:	eddd 7a06 	vldr	s15, [sp, #24]
 8001de4:	4b57      	ldr	r3, [pc, #348]	; (8001f44 <ADC_Stream0_Handler+0x80c>)
 8001de6:	edc3 7a00 	vstr	s15, [r3]
 8001dea:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8001dee:	4b56      	ldr	r3, [pc, #344]	; (8001f48 <ADC_Stream0_Handler+0x810>)
 8001df0:	edc8 7a00 	vstr	s15, [r8]
 8001df4:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 8001df8:	edc7 7a00 	vstr	s15, [r7]
 8001dfc:	eddd 7a07 	vldr	s15, [sp, #28]
 8001e00:	edc6 7a00 	vstr	s15, [r6]
 8001e04:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8001e08:	edc3 7a00 	vstr	s15, [r3]
 8001e0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e10:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8001e14:	8023      	strh	r3, [r4, #0]
 8001e16:	edc2 7a00 	vstr	s15, [r2]
		}

		// LED_YELLOW_OFF;

	}
 8001e1a:	b015      	add	sp, #84	; 0x54
 8001e1c:	ecbd 8b10 	vpop	{d8-d15}
 8001e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001e24:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e28:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001e2c:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e30:	edcd ea02 	vstr	s29, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001e34:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001e38:	edcd ca10 	vstr	s25, [sp, #64]	; 0x40
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001e3c:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001e40:	ed8d ca11 	vstr	s24, [sp, #68]	; 0x44
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e44:	eeb0 da69 	vmov.f32	s26, s19
 8001e48:	eef0 ea49 	vmov.f32	s29, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001e4c:	eeb0 ba46 	vmov.f32	s22, s12
 8001e50:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001e54:	eeb0 8a47 	vmov.f32	s16, s14
 8001e58:	eef0 8a67 	vmov.f32	s17, s15
 8001e5c:	e6e5      	b.n	8001c2a <ADC_Stream0_Handler+0x4f2>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001e5e:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001e62:	eef0 3a4b 	vmov.f32	s7, s22
 8001e66:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e6a:	ed8d da01 	vstr	s26, [sp, #4]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001e6e:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e72:	eeb0 da69 	vmov.f32	s26, s19
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001e76:	eddd 5a03 	vldr	s11, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001e7a:	eeb0 ba46 	vmov.f32	s22, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e7e:	edcd ea02 	vstr	s29, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001e82:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001e86:	edcd 5a08 	vstr	s11, [sp, #32]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001e8a:	eef0 ea49 	vmov.f32	s29, s18
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001e8e:	eef0 5a48 	vmov.f32	s11, s16
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001e92:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001e96:	eeb0 8a47 	vmov.f32	s16, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001e9a:	ed8d ca03 	vstr	s24, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001e9e:	eeb0 5a68 	vmov.f32	s10, s17
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001ea2:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001ea6:	eef0 8a67 	vmov.f32	s17, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001eaa:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001eae:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001eb2:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8001eb6:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 8001eba:	e6b2      	b.n	8001c22 <ADC_Stream0_Handler+0x4ea>
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8001ebc:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8001ec0:	1c51      	adds	r1, r2, #1
 8001ec2:	e4ab      	b.n	800181c <ADC_Stream0_Handler+0xe4>
 8001ec4:	2000b000 	.word	0x2000b000
 8001ec8:	2000d000 	.word	0x2000d000
 8001ecc:	34000000 	.word	0x34000000
 8001ed0:	240006f4 	.word	0x240006f4
 8001ed4:	24000720 	.word	0x24000720
 8001ed8:	24000724 	.word	0x24000724
 8001edc:	240006f0 	.word	0x240006f0
 8001ee0:	24000718 	.word	0x24000718
 8001ee4:	24000738 	.word	0x24000738
 8001ee8:	2400073c 	.word	0x2400073c
 8001eec:	240006fc 	.word	0x240006fc
 8001ef0:	24000730 	.word	0x24000730
 8001ef4:	24000734 	.word	0x24000734
 8001ef8:	240006f8 	.word	0x240006f8
 8001efc:	24000748 	.word	0x24000748
 8001f00:	2400074c 	.word	0x2400074c
 8001f04:	24000704 	.word	0x24000704
 8001f08:	24000740 	.word	0x24000740
 8001f0c:	24000744 	.word	0x24000744
 8001f10:	24000700 	.word	0x24000700
 8001f14:	24000758 	.word	0x24000758
 8001f18:	2400075c 	.word	0x2400075c
 8001f1c:	2400070c 	.word	0x2400070c
 8001f20:	24000750 	.word	0x24000750
 8001f24:	24000754 	.word	0x24000754
 8001f28:	24000708 	.word	0x24000708
 8001f2c:	24000768 	.word	0x24000768
 8001f30:	2400076c 	.word	0x2400076c
 8001f34:	24000714 	.word	0x24000714
 8001f38:	24000760 	.word	0x24000760
 8001f3c:	24000764 	.word	0x24000764
 8001f40:	24000710 	.word	0x24000710
 8001f44:	24000778 	.word	0x24000778
 8001f48:	24000774 	.word	0x24000774
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001f4c:	eddd 5a06 	vldr	s11, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f50:	eeb0 5a68 	vmov.f32	s10, s17
 8001f54:	eef0 8a67 	vmov.f32	s17, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8001f58:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001f5c:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f60:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f64:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f68:	eeb0 3a6b 	vmov.f32	s6, s23
		inE6Rold = inER;                           inE6Iold = inEI;
 8001f6c:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f70:	eeb0 ba46 	vmov.f32	s22, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f74:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f78:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f7c:	eddd 5a03 	vldr	s11, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001f80:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f84:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f88:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001f8c:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f90:	ed8d da01 	vstr	s26, [sp, #4]
 8001f94:	eeb0 da69 	vmov.f32	s26, s19
 8001f98:	edcd ea02 	vstr	s29, [sp, #8]
 8001f9c:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001fa0:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001fa4:	eeb0 8a47 	vmov.f32	s16, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001fa8:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001fac:	edcd ca00 	vstr	s25, [sp]
 8001fb0:	ed8d ca03 	vstr	s24, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001fb4:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 8001fb8:	e77b      	b.n	8001eb2 <ADC_Stream0_Handler+0x77a>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 8001fba:	4a06      	ldr	r2, [pc, #24]	; (8001fd4 <ADC_Stream0_Handler+0x89c>)
 8001fbc:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <ADC_Stream0_Handler+0x8a0>)
 8001fbe:	ed92 0a00 	vldr	s0, [r2]
 8001fc2:	edd3 7a00 	vldr	s15, [r3]
 8001fc6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001fca:	f000 f807 	bl	8001fdc <SDR_ComputeLO>
 8001fce:	f7ff bbd0 	b.w	8001772 <ADC_Stream0_Handler+0x3a>
 8001fd2:	bf00      	nop
 8001fd4:	240072d4 	.word	0x240072d4
 8001fd8:	24008cb4 	.word	0x24008cb4

08001fdc <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8001fdc:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 8001fde:	4b50      	ldr	r3, [pc, #320]	; (8002120 <SDR_ComputeLO+0x144>)
 8001fe0:	edd3 7a00 	vldr	s15, [r3]
 8001fe4:	eef4 7a40 	vcmp.f32	s15, s0
{
 8001fe8:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8001fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff0:	d173      	bne.n	80020da <SDR_ComputeLO+0xfe>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001ff2:	4a4c      	ldr	r2, [pc, #304]	; (8002124 <SDR_ComputeLO+0x148>)
 8001ff4:	4b4c      	ldr	r3, [pc, #304]	; (8002128 <SDR_ComputeLO+0x14c>)
 8001ff6:	ed92 8a00 	vldr	s16, [r2]
 8001ffa:	ed93 7a00 	vldr	s14, [r3]
 8001ffe:	4d4b      	ldr	r5, [pc, #300]	; (800212c <SDR_ComputeLO+0x150>)
 8002000:	4c4b      	ldr	r4, [pc, #300]	; (8002130 <SDR_ComputeLO+0x154>)
 8002002:	484c      	ldr	r0, [pc, #304]	; (8002134 <SDR_ComputeLO+0x158>)
 8002004:	4b4c      	ldr	r3, [pc, #304]	; (8002138 <SDR_ComputeLO+0x15c>)
 8002006:	edd5 5a00 	vldr	s11, [r5]
 800200a:	edd4 7a00 	vldr	s15, [r4]
 800200e:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002012:	edd0 6a00 	vldr	s13, [r0]
 8002016:	4a49      	ldr	r2, [pc, #292]	; (800213c <SDR_ComputeLO+0x160>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002018:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 800201c:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800201e:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002022:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002024:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002028:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800202a:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800202e:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002032:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002036:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800203a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800203e:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002042:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002046:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800204a:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800204e:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002052:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002056:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800205a:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800205e:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002062:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002066:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800206a:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800206e:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002072:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002076:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800207a:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800207e:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002082:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002086:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800208a:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800208e:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002092:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002096:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800209a:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800209e:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 80020a2:	d1b9      	bne.n	8002018 <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80020a4:	ee66 6a06 	vmul.f32	s13, s12, s12
 80020a8:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002140 <SDR_ComputeLO+0x164>
 80020ac:	edc4 7a00 	vstr	s15, [r4]
 80020b0:	eddf 4a24 	vldr	s9, [pc, #144]	; 8002144 <SDR_ComputeLO+0x168>
 80020b4:	eee5 6a05 	vfma.f32	s13, s10, s10
 80020b8:	4a23      	ldr	r2, [pc, #140]	; (8002148 <SDR_ComputeLO+0x16c>)
 80020ba:	4b24      	ldr	r3, [pc, #144]	; (800214c <SDR_ComputeLO+0x170>)
 80020bc:	edc5 5a00 	vstr	s11, [r5]
 80020c0:	ed82 5a00 	vstr	s10, [r2]
 80020c4:	ed83 6a00 	vstr	s12, [r3]
 80020c8:	ee77 7a66 	vsub.f32	s15, s14, s13
}	
 80020cc:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80020d0:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80020d4:	edc0 7a00 	vstr	s15, [r0]
}	
 80020d8:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 80020da:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002150 <SDR_ComputeLO+0x174>
 80020de:	4a1d      	ldr	r2, [pc, #116]	; (8002154 <SDR_ComputeLO+0x178>)
 80020e0:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 80020e4:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 80020e8:	ed92 7a00 	vldr	s14, [r2]
 80020ec:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80020f0:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 80020f4:	eeb0 0b49 	vmov.f64	d0, d9
 80020f8:	f011 f8c6 	bl	8013288 <cos>
 80020fc:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8002100:	4b08      	ldr	r3, [pc, #32]	; (8002124 <SDR_ComputeLO+0x148>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002102:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002106:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 800210a:	f011 f909 	bl	8013320 <sin>
 800210e:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002112:	4b05      	ldr	r3, [pc, #20]	; (8002128 <SDR_ComputeLO+0x14c>)
 8002114:	eeb1 7a47 	vneg.f32	s14, s14
 8002118:	ed83 7a00 	vstr	s14, [r3]
 800211c:	e76f      	b.n	8001ffe <SDR_ComputeLO+0x22>
 800211e:	bf00      	nop
 8002120:	24000204 	.word	0x24000204
 8002124:	24000784 	.word	0x24000784
 8002128:	2400078c 	.word	0x2400078c
 800212c:	24000208 	.word	0x24000208
 8002130:	240007a4 	.word	0x240007a4
 8002134:	24000200 	.word	0x24000200
 8002138:	24006ae4 	.word	0x24006ae4
 800213c:	240062e4 	.word	0x240062e4
 8002140:	46000200 	.word	0x46000200
 8002144:	39000000 	.word	0x39000000
 8002148:	240007a8 	.word	0x240007a8
 800214c:	240007ac 	.word	0x240007ac
 8002150:	40c90fdb 	.word	0x40c90fdb
 8002154:	24007304 	.word	0x24007304

08002158 <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	d028      	beq.n	80021ae <SDR_2R_toC_f32+0x56>
 800215c:	3010      	adds	r0, #16
 800215e:	3110      	adds	r1, #16
 8002160:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002162:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002166:	3110      	adds	r1, #16
 8002168:	3010      	adds	r0, #16
 800216a:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800216c:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002170:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002174:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002178:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800217c:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002180:	f842 cc38 	str.w	ip, [r2, #-56]
 8002184:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002188:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800218c:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002190:	f842 cc30 	str.w	ip, [r2, #-48]
 8002194:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002198:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800219c:	f850 cc14 	ldr.w	ip, [r0, #-20]
 80021a0:	f842 cc28 	str.w	ip, [r2, #-40]
 80021a4:	f851 cc14 	ldr.w	ip, [r1, #-20]
 80021a8:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 80021ac:	d1d9      	bne.n	8002162 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 80021ae:	4770      	bx	lr

080021b0 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 80021b0:	4b35      	ldr	r3, [pc, #212]	; (8002288 <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 80021b2:	3110      	adds	r1, #16
 80021b4:	3210      	adds	r2, #16
 80021b6:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80021b8:	eddf 5a34 	vldr	s11, [pc, #208]	; 800228c <SDR_downconvert_f32+0xdc>
 80021bc:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 80021c0:	b510      	push	{r4, lr}
 80021c2:	4c33      	ldr	r4, [pc, #204]	; (8002290 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 80021c4:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 80021c8:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 80021ca:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 80021ce:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 80021d0:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80021d4:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 80021d8:	3310      	adds	r3, #16
 80021da:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 80021dc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80021e0:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 80021e4:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 80021e8:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80021ea:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 80021ee:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 80021f2:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 80021f6:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 80021fa:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80021fe:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002202:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002206:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800220a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 800220e:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002212:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002216:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800221a:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800221e:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8002222:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002226:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800222a:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800222e:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002232:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002236:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 800223a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800223e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002242:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8002246:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 800224a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800224e:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8002252:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8002256:	ee66 6a87 	vmul.f32	s13, s13, s14
 800225a:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 800225e:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8002262:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002266:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 800226a:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 800226e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002272:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8002276:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 800227a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800227e:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 8002282:	d19f      	bne.n	80021c4 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 8002284:	bd10      	pop	{r4, pc}
 8002286:	bf00      	nop
 8002288:	240062e4 	.word	0x240062e4
 800228c:	3a000000 	.word	0x3a000000
 8002290:	24006ae4 	.word	0x24006ae4

08002294 <SDR_float_to_DAC_audio>:
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8002294:	0893      	lsrs	r3, r2, #2
	while(blkCnt--)
 8002296:	2b00      	cmp	r3, #0
 8002298:	d058      	beq.n	800234c <SDR_float_to_DAC_audio+0xb8>
 800229a:	f103 3cff 	add.w	ip, r3, #4294967295
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800229e:	4b36      	ldr	r3, [pc, #216]	; (8002378 <SDR_float_to_DAC_audio+0xe4>)
 80022a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80022a4:	fa1f fc8c 	uxth.w	ip, ip
 80022a8:	edd3 7a00 	vldr	s15, [r3]
 80022ac:	f100 0310 	add.w	r3, r0, #16
 80022b0:	3020      	adds	r0, #32
 80022b2:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 80022b6:	f101 0008 	add.w	r0, r1, #8
{
 80022ba:	b500      	push	{lr}
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022bc:	eeb0 5a47 	vmov.f32	s10, s14
 80022c0:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022c4:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 80022c8:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022ca:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 80022ce:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022d0:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022d4:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022d8:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 80022dc:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022de:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022e2:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022e6:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022ea:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022ee:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022f2:	ee15 ea10 	vmov	lr, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022f6:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022fa:	f820 ec10 	strh.w	lr, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80022fe:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8002302:	ee15 ea90 	vmov	lr, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8002306:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800230a:	f820 ec0e 	strh.w	lr, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800230e:	ee16 ea10 	vmov	lr, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8002312:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8002316:	f820 ec0c 	strh.w	lr, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800231a:	ee16 ea90 	vmov	lr, s13
 800231e:	f820 ec0a 	strh.w	lr, [r0, #-10]
	while(blkCnt--)
 8002322:	d1cb      	bne.n	80022bc <SDR_float_to_DAC_audio+0x28>
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8002324:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002326:	f001 021f 	and.w	r2, r1, #31
 800232a:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800232c:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002330:	4812      	ldr	r0, [pc, #72]	; (800237c <SDR_float_to_DAC_audio+0xe8>)
 8002332:	440a      	add	r2, r1
 8002334:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002338:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 800233a:	1a53      	subs	r3, r2, r1
 800233c:	2b00      	cmp	r3, #0
 800233e:	dcf9      	bgt.n	8002334 <SDR_float_to_DAC_audio+0xa0>
 8002340:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002344:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 8002348:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( dsize > 0 ) { 
 800234c:	0093      	lsls	r3, r2, #2
 800234e:	b902      	cbnz	r2, 8002352 <SDR_float_to_DAC_audio+0xbe>
 8002350:	4770      	bx	lr
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002352:	f001 021f 	and.w	r2, r1, #31
 8002356:	441a      	add	r2, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8002358:	f3bf 8f4f 	dsb	sy
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800235c:	4807      	ldr	r0, [pc, #28]	; (800237c <SDR_float_to_DAC_audio+0xe8>)
 800235e:	440a      	add	r2, r1
 8002360:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002364:	3120      	adds	r1, #32
      } while ( op_size > 0 );
 8002366:	1a53      	subs	r3, r2, r1
 8002368:	2b00      	cmp	r3, #0
 800236a:	dcf9      	bgt.n	8002360 <SDR_float_to_DAC_audio+0xcc>
 800236c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002370:	f3bf 8f6f 	isb	sy
	return;
 8002374:	e7ec      	b.n	8002350 <SDR_float_to_DAC_audio+0xbc>
 8002376:	bf00      	nop
 8002378:	2400ca4c 	.word	0x2400ca4c
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 8002380:	0892      	lsrs	r2, r2, #2
 8002382:	d016      	beq.n	80023b2 <SDR_memcpy_f32+0x32>
 8002384:	3110      	adds	r1, #16
 8002386:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 8002388:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 800238c:	3110      	adds	r1, #16
 800238e:	3a01      	subs	r2, #1
 8002390:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 8002394:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 8002398:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 800239c:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 80023a0:	f851 3c18 	ldr.w	r3, [r1, #-24]
 80023a4:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 80023a8:	f851 3c14 	ldr.w	r3, [r1, #-20]
 80023ac:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 80023b0:	d1ea      	bne.n	8002388 <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 80023b2:	4770      	bx	lr

080023b4 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 80023b4:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80023b6:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 80023ba:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80023bc:	440b      	add	r3, r1
	while(blkCnt--)
 80023be:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80023c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 80023c6:	d036      	beq.n	8002436 <SDR_mirror_LSB+0x82>
 80023c8:	f1a3 0220 	sub.w	r2, r3, #32
 80023cc:	f1a3 0c1c 	sub.w	ip, r3, #28
 80023d0:	f100 0328 	add.w	r3, r0, #40	; 0x28
 80023d4:	4402      	add	r2, r0
 80023d6:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80023d8:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 80023dc:	3a20      	subs	r2, #32
 80023de:	3820      	subs	r0, #32
 80023e0:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80023e2:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 80023e6:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80023e8:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 80023ec:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80023f0:	eef1 7a67 	vneg.f32	s15, s15
 80023f4:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80023f8:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 80023fc:	f843 cc38 	str.w	ip, [r3, #-56]
 8002400:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8002404:	eef1 7a67 	vneg.f32	s15, s15
 8002408:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 800240c:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8002410:	f843 cc30 	str.w	ip, [r3, #-48]
 8002414:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8002418:	eef1 7a67 	vneg.f32	s15, s15
 800241c:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002420:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8002424:	f843 cc28 	str.w	ip, [r3, #-40]
 8002428:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 800242c:	eef1 7a67 	vneg.f32	s15, s15
 8002430:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8002434:	d1d0      	bne.n	80023d8 <SDR_mirror_LSB+0x24>
	}
}
 8002436:	4770      	bx	lr

08002438 <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8002438:	492b      	ldr	r1, [pc, #172]	; (80024e8 <SDR_compute_IIR_parms+0xb0>)
 800243a:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80024ec <SDR_compute_IIR_parms+0xb4>
 800243e:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8002442:	4a2b      	ldr	r2, [pc, #172]	; (80024f0 <SDR_compute_IIR_parms+0xb8>)
	wr = 2.f * cwpitch / rate * myPI;
 8002444:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002448:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80024f4 <SDR_compute_IIR_parms+0xbc>
 800244c:	ed92 7a00 	vldr	s14, [r2]
{
 8002450:	b508      	push	{r3, lr}
 8002452:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8002456:	eec7 8a87 	vdiv.f32	s17, s15, s14
	r = Qfactor;
 800245a:	4b27      	ldr	r3, [pc, #156]	; (80024f8 <SDR_compute_IIR_parms+0xc0>)
 800245c:	edd3 9a00 	vldr	s19, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002460:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 8002464:	ee69 aaa9 	vmul.f32	s21, s19, s19
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002468:	ee39 aaa9 	vadd.f32	s20, s19, s19
 800246c:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002470:	ee38 8a69 	vsub.f32	s16, s16, s19
	wr = 2.f * cwpitch / rate * myPI;
 8002474:	ee68 8a80 	vmul.f32	s17, s17, s0
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002478:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 800247c:	f010 ff04 	bl	8013288 <cos>
 8002480:	ee8a 5a09 	vdiv.f32	s10, s20, s18
	a1 = -2.f * r * cosw0;
 8002484:	4b1d      	ldr	r3, [pc, #116]	; (80024fc <SDR_compute_IIR_parms+0xc4>)
	a2 = r2;
 8002486:	4a1e      	ldr	r2, [pc, #120]	; (8002500 <SDR_compute_IIR_parms+0xc8>)
 8002488:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 800248c:	eeb0 6b40 	vmov.f64	d6, d0
	a1 = -2.f * r * cosw0;
 8002490:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002494:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8002498:	eeb7 aaca 	vcvt.f64.f32	d10, s20
	a1 = -2.f * r * cosw0;
 800249c:	ee69 7aa7 	vmul.f32	s15, s19, s15
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80024a0:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80024a4:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 80024a8:	ee25 6b06 	vmul.f64	d6, d5, d6
 80024ac:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	a1 = -2.f * r * cosw0;
 80024b0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80024b4:	ed83 6a00 	vstr	s12, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80024b8:	f010 fee6 	bl	8013288 <cos>
 80024bc:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 80024c0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002504 <SDR_compute_IIR_parms+0xcc>
 80024c4:	4b10      	ldr	r3, [pc, #64]	; (8002508 <SDR_compute_IIR_parms+0xd0>)
 80024c6:	ee28 7a07 	vmul.f32	s14, s16, s14
 80024ca:	eeaa 6b40 	vfms.f64	d6, d10, d0
 80024ce:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 80024d2:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80024d6:	eeb1 5bc6 	vsqrt.f64	d5, d6
 80024da:	ee27 7b05 	vmul.f64	d7, d7, d5
 80024de:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80024e2:	ed83 7a00 	vstr	s14, [r3]
}
 80024e6:	bd08      	pop	{r3, pc}
 80024e8:	24008cb4 	.word	0x24008cb4
 80024ec:	44000000 	.word	0x44000000
 80024f0:	24007304 	.word	0x24007304
 80024f4:	40490fdb 	.word	0x40490fdb
 80024f8:	240072fc 	.word	0x240072fc
 80024fc:	24008480 	.word	0x24008480
 8002500:	24008484 	.word	0x24008484
 8002504:	3f99999a 	.word	0x3f99999a
 8002508:	24008cac 	.word	0x24008cac

0800250c <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 800250c:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 800250e:	2900      	cmp	r1, #0
 8002510:	d077      	beq.n	8002602 <SDR_CWPeak+0xf6>
 8002512:	1e4b      	subs	r3, r1, #1
 8002514:	f8df c104 	ldr.w	ip, [pc, #260]	; 800261c <SDR_CWPeak+0x110>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002518:	493a      	ldr	r1, [pc, #232]	; (8002604 <SDR_CWPeak+0xf8>)
 800251a:	3010      	adds	r0, #16
 800251c:	4a3a      	ldr	r2, [pc, #232]	; (8002608 <SDR_CWPeak+0xfc>)
 800251e:	eddc 2a00 	vldr	s5, [ip]
 8002522:	ed91 6a00 	vldr	s12, [r1]
 8002526:	ed92 5a00 	vldr	s10, [r2]
{
 800252a:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800252c:	4c37      	ldr	r4, [pc, #220]	; (800260c <SDR_CWPeak+0x100>)
 800252e:	4f38      	ldr	r7, [pc, #224]	; (8002610 <SDR_CWPeak+0x104>)
 8002530:	edd4 4a00 	vldr	s9, [r4]
 8002534:	4e37      	ldr	r6, [pc, #220]	; (8002614 <SDR_CWPeak+0x108>)
 8002536:	4d38      	ldr	r5, [pc, #224]	; (8002618 <SDR_CWPeak+0x10c>)
 8002538:	eeb1 2a64 	vneg.f32	s4, s9
 800253c:	ed97 7a00 	vldr	s14, [r7]
 8002540:	edd6 5a00 	vldr	s11, [r6]
 8002544:	edd5 6a00 	vldr	s13, [r5]
 8002548:	ee66 3a47 	vnmul.f32	s7, s12, s14
 800254c:	ed10 7a04 	vldr	s14, [r0, #-16]
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002550:	ee26 4a66 	vnmul.f32	s8, s12, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002554:	ed50 7a03 	vldr	s15, [r0, #-12]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002558:	ed50 6a02 	vldr	s13, [r0, #-8]
	while(blkCnt--)
 800255c:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800255e:	eee2 3a22 	vfma.f32	s7, s4, s5
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002562:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002566:	eea2 4a25 	vfma.f32	s8, s4, s11
	while(blkCnt--)
 800256a:	3b01      	subs	r3, #1
 800256c:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002570:	eee7 3a05 	vfma.f32	s7, s14, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002574:	eea3 4a85 	vfma.f32	s8, s7, s10
		*buf++ = y0;
 8002578:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800257c:	ed92 5a00 	vldr	s10, [r2]
 8002580:	ed91 6a00 	vldr	s12, [r1]
 8002584:	ee65 7a27 	vmul.f32	s15, s10, s15
 8002588:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800258c:	ee25 7a26 	vmul.f32	s14, s10, s13
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002590:	ee65 6a03 	vmul.f32	s13, s10, s6
 8002594:	eee6 7a62 	vfms.f32	s15, s12, s5
 8002598:	eea6 7a63 	vfms.f32	s14, s12, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800259c:	eeb1 2a64 	vneg.f32	s4, s9
 80025a0:	eee4 7ae3 	vfms.f32	s15, s9, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80025a4:	eea4 7ae7 	vfms.f32	s14, s9, s15
 80025a8:	eee6 6a67 	vfms.f32	s13, s12, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80025ac:	ee65 7a27 	vmul.f32	s15, s10, s15
 80025b0:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80025b4:	eee4 6ac7 	vfms.f32	s13, s9, s14
 80025b8:	eef0 2a66 	vmov.f32	s5, s13
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80025bc:	ee65 6a07 	vmul.f32	s13, s10, s14
 80025c0:	eee6 6a44 	vfms.f32	s13, s12, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80025c4:	eeb0 4a67 	vmov.f32	s8, s15
 80025c8:	eed6 7a25 	vfnms.f32	s15, s12, s11
 80025cc:	eea6 4a65 	vfms.f32	s8, s12, s11
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80025d0:	ee65 5a22 	vmul.f32	s11, s10, s5
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80025d4:	eee4 6aa7 	vfma.f32	s13, s9, s15
 80025d8:	eee6 5a44 	vfms.f32	s11, s12, s8
		*buf++ = y0;
 80025dc:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 80025e0:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80025e4:	eee4 5ae6 	vfms.f32	s11, s9, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 80025e8:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 80025ec:	d1ac      	bne.n	8002548 <SDR_CWPeak+0x3c>
 80025ee:	ed87 7a00 	vstr	s14, [r7]
 80025f2:	edc6 5a00 	vstr	s11, [r6]
 80025f6:	edc5 6a00 	vstr	s13, [r5]
 80025fa:	edcc 2a00 	vstr	s5, [ip]
	}
}
 80025fe:	bcf0      	pop	{r4, r5, r6, r7}
 8002600:	4770      	bx	lr
 8002602:	4770      	bx	lr
 8002604:	24008484 	.word	0x24008484
 8002608:	24008cac 	.word	0x24008cac
 800260c:	24008480 	.word	0x24008480
 8002610:	2400079c 	.word	0x2400079c
 8002614:	24000798 	.word	0x24000798
 8002618:	240007a0 	.word	0x240007a0
 800261c:	24000794 	.word	0x24000794

08002620 <SDR_demodAM_AGC>:
// ------------------------------------------------------

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8002620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

		if(pk < audiotmp)
		{
			pk = audiotmp;
			hangcnt = Hcount[AM];
 8002624:	4b3c      	ldr	r3, [pc, #240]	; (8002718 <SDR_demodAM_AGC+0xf8>)
{
 8002626:	b082      	sub	sp, #8
 8002628:	4f3c      	ldr	r7, [pc, #240]	; (800271c <SDR_demodAM_AGC+0xfc>)
 800262a:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
 800262e:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800273c <SDR_demodAM_AGC+0x11c>
			hangcnt = Hcount[AM];
 8002632:	f8b3 e000 	ldrh.w	lr, [r3]
 8002636:	683a      	ldr	r2, [r7, #0]

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8002638:	eddf 4a39 	vldr	s9, [pc, #228]	; 8002720 <SDR_demodAM_AGC+0x100>

		if(hangcnt == 0)
			pk  *= Decay[AM];

		// DC removal filter -----------------------
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800263c:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8002724 <SDR_demodAM_AGC+0x104>
 8002640:	ed98 7a00 	vldr	s14, [r8]
 8002644:	4b38      	ldr	r3, [pc, #224]	; (8002728 <SDR_demodAM_AGC+0x108>)
 8002646:	4d39      	ldr	r5, [pc, #228]	; (800272c <SDR_demodAM_AGC+0x10c>)
 8002648:	4c39      	ldr	r4, [pc, #228]	; (8002730 <SDR_demodAM_AGC+0x110>)
			pk  *= Decay[AM];
 800264a:	4e3a      	ldr	r6, [pc, #232]	; (8002734 <SDR_demodAM_AGC+0x114>)
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800264c:	edd0 7a01 	vldr	s15, [r0, #4]
 8002650:	edd0 6a00 	vldr	s13, [r0]
 8002654:	ee67 7aa7 	vmul.f32	s15, s15, s15
		audiotmp /= max(pk, AgcThreshold);
 8002658:	ed95 6a00 	vldr	s12, [r5]
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800265c:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8002660:	edcd 7a01 	vstr	s15, [sp, #4]
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8002664:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8002668:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800266c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 8002670:	bfa8      	it	ge
 8002672:	eef1 5ae7 	vsqrtge.f32	s11, s15
		if(pk < audiotmp)
 8002676:	edd3 7a00 	vldr	s15, [r3]
      *pOut = 0.0f;
 800267a:	bfb8      	it	lt
 800267c:	eef0 5a64 	vmovlt.f32	s11, s9
 8002680:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002688:	d504      	bpl.n	8002694 <SDR_demodAM_AGC+0x74>
			pk = audiotmp;
 800268a:	eef0 7a65 	vmov.f32	s15, s11
			hangcnt = Hcount[AM];
 800268e:	4672      	mov	r2, lr
			pk = audiotmp;
 8002690:	edc3 5a00 	vstr	s11, [r3]
		audiotmp /= max(pk, AgcThreshold);
 8002694:	fe87 6a86 	vmaxnm.f32	s12, s15, s12
 8002698:	eec5 6a86 	vdiv.f32	s13, s11, s12
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800269c:	eef0 5a66 	vmov.f32	s11, s13
		audiotmp /= max(pk, AgcThreshold);
 80026a0:	edc4 6a00 	vstr	s13, [r4]
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80026a4:	eee7 5a05 	vfma.f32	s11, s14, s10
		if(hangcnt == 0)
 80026a8:	b9da      	cbnz	r2, 80026e2 <SDR_demodAM_AGC+0xc2>
			pk  *= Decay[AM];
 80026aa:	edd6 6a00 	vldr	s13, [r6]
	for(k=j=0; k<BSIZE*2; k+=2)
 80026ae:	3008      	adds	r0, #8
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80026b0:	edcd 5a00 	vstr	s11, [sp]
			pk  *= Decay[AM];
 80026b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80026b8:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80026bc:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80026be:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 80026c2:	ed9d 7a00 	vldr	s14, [sp]
			pk  *= Decay[AM];
 80026c6:	edc3 6a00 	vstr	s13, [r3]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80026ca:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80026ce:	d1bd      	bne.n	800264c <SDR_demodAM_AGC+0x2c>
		// -----------------------------------------
	}
	PeakAudioValue=pk;
 80026d0:	4919      	ldr	r1, [pc, #100]	; (8002738 <SDR_demodAM_AGC+0x118>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	603a      	str	r2, [r7, #0]
 80026d6:	ed88 7a00 	vstr	s14, [r8]
 80026da:	600b      	str	r3, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
}
 80026dc:	b002      	add	sp, #8
 80026de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80026e2:	edcd 5a00 	vstr	s11, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80026e6:	3008      	adds	r0, #8
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80026e8:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80026ec:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80026ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 80026f2:	ed9d 7a00 	vldr	s14, [sp]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80026f6:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80026fa:	d1a7      	bne.n	800264c <SDR_demodAM_AGC+0x2c>
	PeakAudioValue=pk;
 80026fc:	490e      	ldr	r1, [pc, #56]	; (8002738 <SDR_demodAM_AGC+0x118>)
	if(hangcnt > 0)  hangcnt--;
 80026fe:	2a00      	cmp	r2, #0
	PeakAudioValue=pk;
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	603a      	str	r2, [r7, #0]
 8002704:	ed88 7a00 	vstr	s14, [r8]
 8002708:	600b      	str	r3, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
 800270a:	dd01      	ble.n	8002710 <SDR_demodAM_AGC+0xf0>
 800270c:	3a01      	subs	r2, #1
 800270e:	603a      	str	r2, [r7, #0]
}
 8002710:	b002      	add	sp, #8
 8002712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002716:	bf00      	nop
 8002718:	240062c8 	.word	0x240062c8
 800271c:	2400b584 	.word	0x2400b584
 8002720:	00000000 	.word	0x00000000
 8002724:	3f75c28f 	.word	0x3f75c28f
 8002728:	2400b8c0 	.word	0x2400b8c0
 800272c:	24001864 	.word	0x24001864
 8002730:	24008ca8 	.word	0x24008ca8
 8002734:	240020a0 	.word	0x240020a0
 8002738:	240072f8 	.word	0x240072f8
 800273c:	24000790 	.word	0x24000790

08002740 <SDR_demodSSB_CW_AGC>:
//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8002740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002744:	4b3a      	ldr	r3, [pc, #232]	; (8002830 <SDR_demodSSB_CW_AGC+0xf0>)
 8002746:	f241 0e04 	movw	lr, #4100	; 0x1004
 800274a:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002848 <SDR_demodSSB_CW_AGC+0x108>
		if(pk < sav)
 800274e:	4a39      	ldr	r2, [pc, #228]	; (8002834 <SDR_demodSSB_CW_AGC+0xf4>)
 8002750:	4486      	add	lr, r0
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002752:	889f      	ldrh	r7, [r3, #4]
 8002754:	885e      	ldrh	r6, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002756:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800275a:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 800275c:	edd2 7a00 	vldr	s15, [r2]
 8002760:	f8d8 0000 	ldr.w	r0, [r8]
 8002764:	4d34      	ldr	r5, [pc, #208]	; (8002838 <SDR_demodSSB_CW_AGC+0xf8>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002766:	4c35      	ldr	r4, [pc, #212]	; (800283c <SDR_demodSSB_CW_AGC+0xfc>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002768:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 800284c <SDR_demodSSB_CW_AGC+0x10c>
 800276c:	e014      	b.n	8002798 <SDR_demodSSB_CW_AGC+0x58>
			if(CurrentMode == CW) pk  *= Decay[CW];
 800276e:	f894 c000 	ldrb.w	ip, [r4]
 8002772:	f1bc 0f03 	cmp.w	ip, #3
 8002776:	d052      	beq.n	800281e <SDR_demodSSB_CW_AGC+0xde>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002778:	f1bc 0f01 	cmp.w	ip, #1
 800277c:	ed92 7a00 	vldr	s14, [r2]
 8002780:	bf0c      	ite	eq
 8002782:	edda 7a01 	vldreq	s15, [sl, #4]
 8002786:	edda 7a02 	vldrne	s15, [sl, #8]
 800278a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800278e:	edc2 7a00 	vstr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002792:	3308      	adds	r3, #8
 8002794:	459e      	cmp	lr, r3
 8002796:	d02d      	beq.n	80027f4 <SDR_demodSSB_CW_AGC+0xb4>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002798:	ed93 7a00 	vldr	s14, [r3]
 800279c:	ed53 6a01 	vldr	s13, [r3, #-4]
 80027a0:	ee27 7a07 	vmul.f32	s14, s14, s14
 80027a4:	eea6 7aa6 	vfma.f32	s14, s13, s13
      *pOut = sqrtf(in);
 80027a8:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 80027ac:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80027b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b4:	dd0f      	ble.n	80027d6 <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80027b6:	f894 c000 	ldrb.w	ip, [r4]
			pk = sav;
 80027ba:	ed82 6a00 	vstr	s12, [r2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80027be:	f1bc 0f03 	cmp.w	ip, #3
 80027c2:	d026      	beq.n	8002812 <SDR_demodSSB_CW_AGC+0xd2>
 80027c4:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80027c8:	f1bc 0f01 	cmp.w	ip, #1
 80027cc:	bf0c      	ite	eq
 80027ce:	4630      	moveq	r0, r6
 80027d0:	4638      	movne	r0, r7
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80027d2:	ed53 6a01 	vldr	s13, [r3, #-4]
 80027d6:	ed95 7a00 	vldr	s14, [r5]
 80027da:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80027de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027e2:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 80027e6:	2800      	cmp	r0, #0
 80027e8:	d0c1      	beq.n	800276e <SDR_demodSSB_CW_AGC+0x2e>
	for(k=j=0; k<BSIZE*2; k+=2)
 80027ea:	3308      	adds	r3, #8
		}
	}
	PeakAudioValue=pk;
 80027ec:	edd2 7a00 	vldr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 80027f0:	459e      	cmp	lr, r3
 80027f2:	d1d1      	bne.n	8002798 <SDR_demodSSB_CW_AGC+0x58>
 80027f4:	4a12      	ldr	r2, [pc, #72]	; (8002840 <SDR_demodSSB_CW_AGC+0x100>)
	if(hangcnt > 0)  hangcnt--;
 80027f6:	2800      	cmp	r0, #0
	PeakAudioValue=pk;
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <SDR_demodSSB_CW_AGC+0x104>)
 80027fa:	f8c8 0000 	str.w	r0, [r8]
 80027fe:	ed82 6a00 	vstr	s12, [r2]
 8002802:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 8002806:	dd02      	ble.n	800280e <SDR_demodSSB_CW_AGC+0xce>
 8002808:	3801      	subs	r0, #1
 800280a:	f8c8 0000 	str.w	r0, [r8]
}
 800280e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002812:	eef0 7a46 	vmov.f32	s15, s12
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8002816:	ed53 6a01 	vldr	s13, [r3, #-4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800281a:	4648      	mov	r0, r9
 800281c:	e7db      	b.n	80027d6 <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) pk  *= Decay[CW];
 800281e:	ed92 7a00 	vldr	s14, [r2]
 8002822:	edda 7a03 	vldr	s15, [sl, #12]
 8002826:	ee67 7a87 	vmul.f32	s15, s15, s14
 800282a:	edc2 7a00 	vstr	s15, [r2]
 800282e:	e7b0      	b.n	8002792 <SDR_demodSSB_CW_AGC+0x52>
 8002830:	240062c8 	.word	0x240062c8
 8002834:	2400b8c0 	.word	0x2400b8c0
 8002838:	24001864 	.word	0x24001864
 800283c:	24002098 	.word	0x24002098
 8002840:	24000788 	.word	0x24000788
 8002844:	240072f8 	.word	0x240072f8
 8002848:	2400b584 	.word	0x2400b584
 800284c:	240020a0 	.word	0x240020a0

08002850 <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 8002850:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 8002852:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 8002856:	b082      	sub	sp, #8
 8002858:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 8002860:	f7fd fd3e 	bl	80002e0 <strlen>
	if( call_len > 6 ) {
 8002864:	2806      	cmp	r0, #6
 8002866:	f200 808f 	bhi.w	8002988 <pack_call+0x138>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 800286a:	78a2      	ldrb	r2, [r4, #2]
 800286c:	4b5b      	ldr	r3, [pc, #364]	; (80029dc <pack_call+0x18c>)
 800286e:	5cd2      	ldrb	r2, [r2, r3]
 8002870:	0752      	lsls	r2, r2, #29
 8002872:	d57c      	bpl.n	800296e <pack_call+0x11e>
		for (i=0; i<call_len; i++) {
 8002874:	b120      	cbz	r0, 8002880 <pack_call+0x30>
			call6[i]=callsign[i];
 8002876:	4602      	mov	r2, r0
 8002878:	4621      	mov	r1, r4
 800287a:	4668      	mov	r0, sp
 800287c:	f00d fc0e 	bl	801009c <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 8002880:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 8002884:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8002888:	fa5f fe8c 	uxtb.w	lr, ip
 800288c:	f1be 0f09 	cmp.w	lr, #9
 8002890:	d908      	bls.n	80028a4 <pack_call+0x54>
	if( ch == 32 ) {  //space
 8002892:	2b20      	cmp	r3, #32
 8002894:	f000 809a 	beq.w	80029cc <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8002898:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800289c:	2a19      	cmp	r2, #25
 800289e:	d976      	bls.n	800298e <pack_call+0x13e>
	return -1;
 80028a0:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80028a4:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 80028a8:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80028ac:	fa5f f48c 	uxtb.w	r4, ip
 80028b0:	2c09      	cmp	r4, #9
 80028b2:	d907      	bls.n	80028c4 <pack_call+0x74>
	if( ch == 32 ) {  //space
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	f000 8087 	beq.w	80029c8 <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80028ba:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80028be:	2a19      	cmp	r2, #25
 80028c0:	d979      	bls.n	80029b6 <pack_call+0x166>
	return -1;
 80028c2:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80028c4:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 80028c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80028cc:	b2d2      	uxtb	r2, r2
 80028ce:	2a09      	cmp	r2, #9
 80028d0:	d906      	bls.n	80028e0 <pack_call+0x90>
	if( ch == 32 ) {  //space
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	d076      	beq.n	80029c4 <pack_call+0x174>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80028d6:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80028da:	2a19      	cmp	r2, #25
 80028dc:	d968      	bls.n	80029b0 <pack_call+0x160>
	return -1;
 80028de:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80028e0:	f89d 1003 	ldrb.w	r1, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 80028e4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b09      	cmp	r3, #9
 80028ec:	d906      	bls.n	80028fc <pack_call+0xac>
	if( ch == 32 ) {  //space
 80028ee:	2920      	cmp	r1, #32
 80028f0:	d066      	beq.n	80029c0 <pack_call+0x170>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80028f2:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 80028f6:	2b19      	cmp	r3, #25
 80028f8:	d956      	bls.n	80029a8 <pack_call+0x158>
	return -1;
 80028fa:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80028fc:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 8002900:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 8002904:	b2c9      	uxtb	r1, r1
 8002906:	2909      	cmp	r1, #9
 8002908:	d906      	bls.n	8002918 <pack_call+0xc8>
	if( ch == 32 ) {  //space
 800290a:	2820      	cmp	r0, #32
 800290c:	d061      	beq.n	80029d2 <pack_call+0x182>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 800290e:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 8002912:	2919      	cmp	r1, #25
 8002914:	d940      	bls.n	8002998 <pack_call+0x148>
	return -1;
 8002916:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8002918:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 800291c:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 8002920:	b2c0      	uxtb	r0, r0
 8002922:	2809      	cmp	r0, #9
 8002924:	d907      	bls.n	8002936 <pack_call+0xe6>
	if( ch == 32 ) {  //space
 8002926:	f1bc 0f20 	cmp.w	ip, #32
 800292a:	d054      	beq.n	80029d6 <pack_call+0x186>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 800292c:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 8002930:	2819      	cmp	r0, #25
 8002932:	d935      	bls.n	80029a0 <pack_call+0x150>
	return -1;
 8002934:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 8002936:	f04f 0c24 	mov.w	ip, #36	; 0x24
	n = n*10+call6[2];
	n = n*27+call6[3]-10;
 800293a:	3b0a      	subs	r3, #10
	n = n*27+call6[4]-10;
 800293c:	390a      	subs	r1, #10
	n = n*27+call6[5]-10;
 800293e:	380a      	subs	r0, #10
	n = n*36+call6[1];
 8002940:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 8002944:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002948:	eb02 024c 	add.w	r2, r2, ip, lsl #1
	n = n*27+call6[3]-10;
 800294c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002950:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8002954:	4413      	add	r3, r2
	n = n*27+call6[4]-10;
 8002956:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800295a:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800295e:	440b      	add	r3, r1
	n = n*27+call6[5]-10;
 8002960:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002964:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002968:	4418      	add	r0, r3
	return n;
}
 800296a:	b002      	add	sp, #8
 800296c:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 800296e:	7862      	ldrb	r2, [r4, #1]
 8002970:	5cd3      	ldrb	r3, [r2, r3]
 8002972:	075b      	lsls	r3, r3, #29
 8002974:	d584      	bpl.n	8002880 <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 8002976:	2800      	cmp	r0, #0
 8002978:	d082      	beq.n	8002880 <pack_call+0x30>
			call6[i]=callsign[i-1];
 800297a:	4602      	mov	r2, r0
 800297c:	4621      	mov	r1, r4
 800297e:	f10d 0001 	add.w	r0, sp, #1
 8002982:	f00d fb8b 	bl	801009c <memcpy>
 8002986:	e77b      	b.n	8002880 <pack_call+0x30>
		return 0;
 8002988:	2000      	movs	r0, #0
}
 800298a:	b002      	add	sp, #8
 800298c:	bd10      	pop	{r4, pc}
		return ch-55;
 800298e:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 8002992:	fa5f fe8c 	uxtb.w	lr, ip
 8002996:	e785      	b.n	80028a4 <pack_call+0x54>
 8002998:	f1a0 0137 	sub.w	r1, r0, #55	; 0x37
 800299c:	b2c9      	uxtb	r1, r1
 800299e:	e7bb      	b.n	8002918 <pack_call+0xc8>
 80029a0:	f1ac 0037 	sub.w	r0, ip, #55	; 0x37
 80029a4:	b2c0      	uxtb	r0, r0
 80029a6:	e7c6      	b.n	8002936 <pack_call+0xe6>
 80029a8:	f1a1 0337 	sub.w	r3, r1, #55	; 0x37
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	e7a5      	b.n	80028fc <pack_call+0xac>
 80029b0:	3b37      	subs	r3, #55	; 0x37
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	e794      	b.n	80028e0 <pack_call+0x90>
 80029b6:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 80029ba:	fa5f f48c 	uxtb.w	r4, ip
 80029be:	e781      	b.n	80028c4 <pack_call+0x74>
		return 36;
 80029c0:	2324      	movs	r3, #36	; 0x24
 80029c2:	e79b      	b.n	80028fc <pack_call+0xac>
 80029c4:	2224      	movs	r2, #36	; 0x24
 80029c6:	e78b      	b.n	80028e0 <pack_call+0x90>
 80029c8:	2424      	movs	r4, #36	; 0x24
 80029ca:	e77b      	b.n	80028c4 <pack_call+0x74>
 80029cc:	f04f 0e24 	mov.w	lr, #36	; 0x24
 80029d0:	e768      	b.n	80028a4 <pack_call+0x54>
 80029d2:	2124      	movs	r1, #36	; 0x24
 80029d4:	e7a0      	b.n	8002918 <pack_call+0xc8>
 80029d6:	2024      	movs	r0, #36	; 0x24
 80029d8:	e7ad      	b.n	8002936 <pack_call+0xe6>
 80029da:	bf00      	nop
 80029dc:	0801d515 	.word	0x0801d515

080029e0 <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 80029e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			0,0,0,0,1,0,0,1,0,0,1,1,1,0,1,1,0,0,1,1,
			0,1,0,0,0,1,1,1,0,0,0,0,0,1,0,1,0,0,1,1,
			0,0,0,0,0,0,0,1,1,0,1,0,1,1,0,0,0,1,1,0,
			0,0
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80029e4:	4abd      	ldr	r2, [pc, #756]	; (8002cdc <get_wspr_channel_symbols+0x2fc>)
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 80029e6:	2300      	movs	r3, #0
{
 80029e8:	4605      	mov	r5, r0
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80029ea:	4614      	mov	r4, r2
{
 80029ec:	ed2d 8b02 	vpush	{d8}
 80029f0:	b0ed      	sub	sp, #436	; 0x1b4
 80029f2:	af00      	add	r7, sp, #0
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 80029f4:	f890 c000 	ldrb.w	ip, [r0]
	memset(message,0,sizeof(char)*23);
 80029f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80029fa:	f107 0634 	add.w	r6, r7, #52	; 0x34
{
 80029fe:	6039      	str	r1, [r7, #0]
	memset(message,0,sizeof(char)*23);
 8002a00:	f8c7 302f 	str.w	r3, [r7, #47]	; 0x2f
 8002a04:	e9c7 3307 	strd	r3, r3, [r7, #28]
 8002a08:	e9c7 3309 	strd	r3, r3, [r7, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8002a0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a0e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002a10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002a14:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a18:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 8002a1c:	f1bc 0f00 	cmp.w	ip, #0
 8002a20:	d00d      	beq.n	8002a3e <get_wspr_channel_symbols+0x5e>
 8002a22:	f107 021c 	add.w	r2, r7, #28
 8002a26:	1c6b      	adds	r3, r5, #1
 8002a28:	43e8      	mvns	r0, r5
 8002a2a:	4664      	mov	r4, ip
 8002a2c:	e000      	b.n	8002a30 <get_wspr_channel_symbols+0x50>
 8002a2e:	b134      	cbz	r4, 8002a3e <get_wspr_channel_symbols+0x5e>
		message[i]=rawmessage[i];
 8002a30:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 8002a34:	f813 4b01 	ldrb.w	r4, [r3], #1
 8002a38:	18c1      	adds	r1, r0, r3
 8002a3a:	2917      	cmp	r1, #23
 8002a3c:	d1f7      	bne.n	8002a2e <get_wspr_channel_symbols+0x4e>
		i++;
	}

	size_t i1=strcspn(message," ");
 8002a3e:	49a8      	ldr	r1, [pc, #672]	; (8002ce0 <get_wspr_channel_symbols+0x300>)
 8002a40:	f107 001c 	add.w	r0, r7, #28
 8002a44:	f00e f816 	bl	8010a74 <strcspn>
	size_t i2=strcspn(message,"/");
 8002a48:	49a6      	ldr	r1, [pc, #664]	; (8002ce4 <get_wspr_channel_symbols+0x304>)
	size_t i1=strcspn(message," ");
 8002a4a:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 8002a4c:	f107 001c 	add.w	r0, r7, #28
 8002a50:	f00e f810 	bl	8010a74 <strcspn>
	size_t i3=strcspn(message,"<");
 8002a54:	49a4      	ldr	r1, [pc, #656]	; (8002ce8 <get_wspr_channel_symbols+0x308>)
	size_t i2=strcspn(message,"/");
 8002a56:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 8002a58:	f107 001c 	add.w	r0, r7, #28
 8002a5c:	f00e f80a 	bl	8010a74 <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8002a60:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 8002a62:	49a2      	ldr	r1, [pc, #648]	; (8002cec <get_wspr_channel_symbols+0x30c>)
	size_t i3=strcspn(message,"<");
 8002a64:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 8002a66:	f107 001c 	add.w	r0, r7, #28
 8002a6a:	f00e f803 	bl	8010a74 <strcspn>
 8002a6e:	4680      	mov	r8, r0
	size_t mlen=strlen(message);
 8002a70:	f107 001c 	add.w	r0, r7, #28
 8002a74:	f7fd fc34 	bl	80002e0 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8002a78:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 8002a7a:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8002a7c:	d804      	bhi.n	8002a88 <get_wspr_channel_symbols+0xa8>
 8002a7e:	4286      	cmp	r6, r0
 8002a80:	d102      	bne.n	8002a88 <get_wspr_channel_symbols+0xa8>
 8002a82:	4285      	cmp	r5, r0
 8002a84:	f000 813a 	beq.w	8002cfc <get_wspr_channel_symbols+0x31c>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 8002a88:	b915      	cbnz	r5, 8002a90 <get_wspr_channel_symbols+0xb0>
 8002a8a:	4598      	cmp	r8, r3
 8002a8c:	f0c0 8082 	bcc.w	8002b94 <get_wspr_channel_symbols+0x1b4>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 8002a90:	429e      	cmp	r6, r3
 8002a92:	d307      	bcc.n	8002aa4 <get_wspr_channel_symbols+0xc4>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 8002a94:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 8002a96:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	ecbd 8b02 	vpop	{d8}
 8002aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 8002aa4:	498e      	ldr	r1, [pc, #568]	; (8002ce0 <get_wspr_channel_symbols+0x300>)
 8002aa6:	f107 001c 	add.w	r0, r7, #28
 8002aaa:	f00d fff5 	bl	8010a98 <strtok>
 8002aae:	4604      	mov	r4, r0
 8002ab0:	4682      	mov	sl, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 8002ab2:	2e00      	cmp	r6, #0
 8002ab4:	d0ee      	beq.n	8002a94 <get_wspr_channel_symbols+0xb4>
 8002ab6:	f7fd fc13 	bl	80002e0 <strlen>
 8002aba:	42b0      	cmp	r0, r6
 8002abc:	d3ea      	bcc.n	8002a94 <get_wspr_channel_symbols+0xb4>
		powstr = strtok (NULL," ");
 8002abe:	4988      	ldr	r1, [pc, #544]	; (8002ce0 <get_wspr_channel_symbols+0x300>)
 8002ac0:	2000      	movs	r0, #0
 8002ac2:	f00d ffe9 	bl	8010a98 <strtok>
		int power = atoi (powstr);
 8002ac6:	f00d fabb 	bl	8010040 <atoi>
		if( power < 0 ) power=0;
 8002aca:	283c      	cmp	r0, #60	; 0x3c
 8002acc:	4605      	mov	r5, r0
		power=power+nu[power%10];
 8002ace:	4b88      	ldr	r3, [pc, #544]	; (8002cf0 <get_wspr_channel_symbols+0x310>)
 8002ad0:	bfa8      	it	ge
 8002ad2:	253c      	movge	r5, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 8002ad4:	4983      	ldr	r1, [pc, #524]	; (8002ce4 <get_wspr_channel_symbols+0x304>)
 8002ad6:	4620      	mov	r0, r4
 8002ad8:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
		power=power+nu[power%10];
 8002adc:	fba3 2305 	umull	r2, r3, r3, r5
 8002ae0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002ae4:	08db      	lsrs	r3, r3, #3
 8002ae6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002aea:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
 8002aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af2:	441d      	add	r5, r3
	size_t i1 = strcspn(callsign,"/");
 8002af4:	f00d ffbe 	bl	8010a74 <strcspn>
	if( callsign[i1+2] == 0 ) {
 8002af8:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 8002afc:	4606      	mov	r6, r0
	if( callsign[i1+2] == 0 ) {
 8002afe:	f814 3008 	ldrb.w	r3, [r4, r8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 8442 	beq.w	800338c <get_wspr_channel_symbols+0x9ac>
	} else if( callsign[i1+3]==0 ) {
 8002b08:	eb04 0900 	add.w	r9, r4, r0
 8002b0c:	f899 3003 	ldrb.w	r3, [r9, #3]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f040 8525 	bne.w	8003560 <get_wspr_channel_symbols+0xb80>
		for (i=0; i<i1; i++) {
 8002b16:	b300      	cbz	r0, 8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b18:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 8002b1a:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 8002b1c:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8002b20:	d01b      	beq.n	8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b22:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8002b24:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8002b26:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8002b2a:	d016      	beq.n	8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b2c:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 8002b2e:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 8002b30:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8002b34:	d011      	beq.n	8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b36:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 8002b38:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 8002b3a:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8002b3e:	d00c      	beq.n	8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b40:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 8002b42:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 8002b44:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 8002b48:	d007      	beq.n	8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b4a:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 8002b4c:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 8002b4e:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8002b52:	d002      	beq.n	8002b5a <get_wspr_channel_symbols+0x17a>
			call6[i]=callsign[i];
 8002b54:	79a3      	ldrb	r3, [r4, #6]
 8002b56:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		*n=pack_call(call6);
 8002b5a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b5e:	4618      	mov	r0, r3
 8002b60:	ee08 3a10 	vmov	s16, r3
 8002b64:	f7ff fe74 	bl	8002850 <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8002b68:	f899 2001 	ldrb.w	r2, [r9, #1]
 8002b6c:	f81a 1008 	ldrb.w	r1, [sl, r8]
		*n=pack_call(call6);
 8002b70:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8002b72:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8002b76:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002b7a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
		*m=60000 + 26 + *m;
 8002b7e:	f64e 234a 	movw	r3, #59978	; 0xea4a
 8002b82:	440b      	add	r3, r1
		m=128*ng+ntype+64;
 8002b84:	01db      	lsls	r3, r3, #7
		*nadd=1;
 8002b86:	2201      	movs	r2, #1
		ntype=power + 1 + nadd;
 8002b88:	3501      	adds	r5, #1
 8002b8a:	4415      	add	r5, r2
		m=128*ng+ntype+64;
 8002b8c:	442b      	add	r3, r5
 8002b8e:	f103 0540 	add.w	r5, r3, #64	; 0x40
		n=n1;
 8002b92:	e119      	b.n	8002dc8 <get_wspr_channel_symbols+0x3e8>
		callsign=strtok(message,"<> ");
 8002b94:	4957      	ldr	r1, [pc, #348]	; (8002cf4 <get_wspr_channel_symbols+0x314>)
 8002b96:	f107 001c 	add.w	r0, r7, #28
 8002b9a:	f00d ff7d 	bl	8010a98 <strtok>
		grid=strtok(NULL," ");
 8002b9e:	4950      	ldr	r1, [pc, #320]	; (8002ce0 <get_wspr_channel_symbols+0x300>)
		callsign=strtok(message,"<> ");
 8002ba0:	4606      	mov	r6, r0
		grid=strtok(NULL," ");
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f00d ff78 	bl	8010a98 <strtok>
		powstr=strtok(NULL," ");
 8002ba8:	494d      	ldr	r1, [pc, #308]	; (8002ce0 <get_wspr_channel_symbols+0x300>)
		grid=strtok(NULL," ");
 8002baa:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 8002bac:	2000      	movs	r0, #0
 8002bae:	f00d ff73 	bl	8010a98 <strtok>
		callsign=strtok(message,"<> ");
 8002bb2:	46b0      	mov	r8, r6
		int power = atoi(powstr);
 8002bb4:	f00d fa44 	bl	8010040 <atoi>
		if( power < 0 ) power=0;
 8002bb8:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8002bba:	4b4d      	ldr	r3, [pc, #308]	; (8002cf0 <get_wspr_channel_symbols+0x310>)
 8002bbc:	bfa8      	it	ge
 8002bbe:	203c      	movge	r0, #60	; 0x3c
 8002bc0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8002bc4:	4630      	mov	r0, r6
		power=power+nu[power%10];
 8002bc6:	fba3 1302 	umull	r1, r3, r3, r2
 8002bca:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8002bce:	08db      	lsrs	r3, r3, #3
 8002bd0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002bd4:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 8002bd8:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 8002bdc:	442a      	add	r2, r5
		ntype=-(power+1);
 8002bde:	43d5      	mvns	r5, r2
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8002be0:	f7fd fb7e 	bl	80002e0 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8002be4:	4b44      	ldr	r3, [pc, #272]	; (8002cf8 <get_wspr_channel_symbols+0x318>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8002be6:	07b1      	lsls	r1, r6, #30
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8002be8:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8002bea:	f000 8296 	beq.w	800311a <get_wspr_channel_symbols+0x73a>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 8002bee:	4632      	mov	r2, r6
 8002bf0:	07d2      	lsls	r2, r2, #31
 8002bf2:	f140 8365 	bpl.w	80032c0 <get_wspr_channel_symbols+0x8e0>
		while (length > 12)
 8002bf6:	280c      	cmp	r0, #12
 8002bf8:	f240 8514 	bls.w	8003624 <get_wspr_channel_symbols+0xc44>
 8002bfc:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4619      	mov	r1, r3
 8002c02:	46a1      	mov	r9, r4
 8002c04:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 8002c06:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 8002c0a:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 8002c0c:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 8002c10:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			c += ((uint32_t)k[11])<<24;
 8002c14:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 8002c18:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 8002c1a:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			a += ((uint32_t)k[2])<<16;
 8002c1e:	f816 3c0a 	ldrb.w	r3, [r6, #-10]
 8002c22:	ea4f 4403 	mov.w	r4, r3, lsl #16
			c += k[8];
 8002c26:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			c += ((uint32_t)k[11])<<24;
 8002c2a:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8002c2c:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 8002c30:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 8002c34:	eb04 2403 	add.w	r4, r4, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 8002c38:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 8002c3c:	4472      	add	r2, lr
			a += k[0];
 8002c3e:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 8002c42:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 8002c46:	4474      	add	r4, lr
			b += ((uint32_t)k[5])<<8;
 8002c48:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 8002c4c:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 8002c50:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 8002c54:	eb04 640e 	add.w	r4, r4, lr, lsl #24
 8002c58:	46b6      	mov	lr, r6
		while (length > 12)
 8002c5a:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8002c5e:	eba4 0402 	sub.w	r4, r4, r2
 8002c62:	4464      	add	r4, ip
			b += k[4];
 8002c64:	f816 cc14 	ldrb.w	ip, [r6, #-20]
			b += ((uint32_t)k[7])<<24;
 8002c68:	4463      	add	r3, ip
 8002c6a:	f816 cc11 	ldrb.w	ip, [r6, #-17]
			mix(a,b,c);
 8002c6e:	ea84 7432 	eor.w	r4, r4, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 8002c72:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 8002c76:	440b      	add	r3, r1
			mix(a,b,c);
 8002c78:	4621      	mov	r1, r4
 8002c7a:	441a      	add	r2, r3
 8002c7c:	eba3 0304 	sub.w	r3, r3, r4
 8002c80:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 8002c84:	4411      	add	r1, r2
 8002c86:	eba2 0203 	sub.w	r2, r2, r3
 8002c8a:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8002c8e:	440b      	add	r3, r1
 8002c90:	eba1 0102 	sub.w	r1, r1, r2
 8002c94:	ea81 4432 	eor.w	r4, r1, r2, ror #16
 8002c98:	441a      	add	r2, r3
 8002c9a:	eba3 0304 	sub.w	r3, r3, r4
 8002c9e:	eb04 0c02 	add.w	ip, r4, r2
 8002ca2:	ea83 3174 	eor.w	r1, r3, r4, ror #13
 8002ca6:	eba2 0201 	sub.w	r2, r2, r1
 8002caa:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8002cae:	4461      	add	r1, ip
		while (length > 12)
 8002cb0:	d8a9      	bhi.n	8002c06 <get_wspr_channel_symbols+0x226>
 8002cb2:	464c      	mov	r4, r9
 8002cb4:	4663      	mov	r3, ip
 8002cb6:	46f0      	mov	r8, lr
		switch(length)                   /* all the case statements fall through */
 8002cb8:	3801      	subs	r0, #1
 8002cba:	280b      	cmp	r0, #11
 8002cbc:	f200 82bd 	bhi.w	800323a <get_wspr_channel_symbols+0x85a>
 8002cc0:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002cc4:	029b029f 	.word	0x029b029f
 8002cc8:	02930297 	.word	0x02930297
 8002ccc:	028c0290 	.word	0x028c0290
 8002cd0:	02840288 	.word	0x02840288
 8002cd4:	027d0281 	.word	0x027d0281
 8002cd8:	02750279 	.word	0x02750279
 8002cdc:	08014270 	.word	0x08014270
 8002ce0:	0801a548 	.word	0x0801a548
 8002ce4:	0801a370 	.word	0x0801a370
 8002ce8:	0801a374 	.word	0x0801a374
 8002cec:	0801a378 	.word	0x0801a378
 8002cf0:	cccccccd 	.word	0xcccccccd
 8002cf4:	0801a37c 	.word	0x0801a37c
 8002cf8:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8002cfc:	49ce      	ldr	r1, [pc, #824]	; (8003038 <get_wspr_channel_symbols+0x658>)
 8002cfe:	f107 001c 	add.w	r0, r7, #28
 8002d02:	f00d fec9 	bl	8010a98 <strtok>
		grid = strtok(NULL," ");
 8002d06:	49cc      	ldr	r1, [pc, #816]	; (8003038 <get_wspr_channel_symbols+0x658>)
		callsign = strtok(message," ");
 8002d08:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f00d fec4 	bl	8010a98 <strtok>
		powstr = strtok(NULL," ");
 8002d10:	49c9      	ldr	r1, [pc, #804]	; (8003038 <get_wspr_channel_symbols+0x658>)
		grid = strtok(NULL," ");
 8002d12:	4606      	mov	r6, r0
		powstr = strtok(NULL," ");
 8002d14:	2000      	movs	r0, #0
 8002d16:	f00d febf 	bl	8010a98 <strtok>
		int power = atoi(powstr);
 8002d1a:	f00d f991 	bl	8010040 <atoi>
 8002d1e:	4605      	mov	r5, r0
		n = pack_call(callsign);
 8002d20:	4620      	mov	r0, r4
 8002d22:	f7ff fd95 	bl	8002850 <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8002d26:	7832      	ldrb	r2, [r6, #0]
		n = pack_call(callsign);
 8002d28:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8002d2a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b09      	cmp	r3, #9
 8002d32:	d908      	bls.n	8002d46 <get_wspr_channel_symbols+0x366>
	if( ch == 32 ) {  //space
 8002d34:	2a20      	cmp	r2, #32
 8002d36:	f000 845c 	beq.w	80035f2 <get_wspr_channel_symbols+0xc12>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002d3a:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8002d3e:	b2db      	uxtb	r3, r3
	return -1;
 8002d40:	2b12      	cmp	r3, #18
 8002d42:	bf28      	it	cs
 8002d44:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8002d46:	7871      	ldrb	r1, [r6, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8002d48:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	2a09      	cmp	r2, #9
 8002d50:	d908      	bls.n	8002d64 <get_wspr_channel_symbols+0x384>
	if( ch == 32 ) {  //space
 8002d52:	2920      	cmp	r1, #32
 8002d54:	f000 844a 	beq.w	80035ec <get_wspr_channel_symbols+0xc0c>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002d58:	f1a1 0241 	sub.w	r2, r1, #65	; 0x41
 8002d5c:	b2d2      	uxtb	r2, r2
	return -1;
 8002d5e:	2a12      	cmp	r2, #18
 8002d60:	bf28      	it	cs
 8002d62:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8002d64:	78b1      	ldrb	r1, [r6, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8002d66:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 8002d6a:	b2c0      	uxtb	r0, r0
 8002d6c:	2809      	cmp	r0, #9
 8002d6e:	d907      	bls.n	8002d80 <get_wspr_channel_symbols+0x3a0>
	if( ch == 32 ) {  //space
 8002d70:	2920      	cmp	r1, #32
 8002d72:	f000 8441 	beq.w	80035f8 <get_wspr_channel_symbols+0xc18>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002d76:	3941      	subs	r1, #65	; 0x41
 8002d78:	b2c8      	uxtb	r0, r1
	return -1;
 8002d7a:	2812      	cmp	r0, #18
 8002d7c:	bf28      	it	cs
 8002d7e:	20ff      	movcs	r0, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8002d80:	78f6      	ldrb	r6, [r6, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8002d82:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 8002d86:	b2c9      	uxtb	r1, r1
 8002d88:	2909      	cmp	r1, #9
 8002d8a:	d908      	bls.n	8002d9e <get_wspr_channel_symbols+0x3be>
	if( ch == 32 ) {  //space
 8002d8c:	2e20      	cmp	r6, #32
 8002d8e:	f000 8427 	beq.w	80035e0 <get_wspr_channel_symbols+0xc00>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002d92:	f1a6 0141 	sub.w	r1, r6, #65	; 0x41
 8002d96:	b2c9      	uxtb	r1, r1
	return -1;
 8002d98:	2912      	cmp	r1, #18
 8002d9a:	bf28      	it	cs
 8002d9c:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8002d9e:	f06f 0609 	mvn.w	r6, #9
 8002da2:	b212      	sxth	r2, r2
 8002da4:	fb06 f303 	mul.w	r3, r6, r3
 8002da8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002dac:	33b3      	adds	r3, #179	; 0xb3
 8002dae:	0052      	lsls	r2, r2, #1
 8002db0:	1a1b      	subs	r3, r3, r0
 8002db2:	20b4      	movs	r0, #180	; 0xb4
 8002db4:	fb00 2203 	mla	r2, r0, r3, r2
 8002db8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002dbc:	440a      	add	r2, r1
 8002dbe:	ee08 3a10 	vmov	s16, r3
 8002dc2:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
	m=m*128+power+64;
 8002dc6:	3540      	adds	r5, #64	; 0x40
	it=0xFF & (n>>20);
 8002dc8:	0d23      	lsrs	r3, r4, #20
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8002dca:	f3c5 4283 	ubfx	r2, r5, #18, #4
	memset(data,0,sizeof(data));
 8002dce:	2600      	movs	r6, #0
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002dd0:	ee18 0a10 	vmov	r0, s16
	it=0xFF & (n>>20);
 8002dd4:	743b      	strb	r3, [r7, #16]
	it=0xFF & (n>>12);
 8002dd6:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8002dd8:	eb02 1204 	add.w	r2, r2, r4, lsl #4
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002ddc:	4631      	mov	r1, r6
	it=0xFF & (n>>12);
 8002dde:	747b      	strb	r3, [r7, #17]
	it=0xFF & (n>>4);
 8002de0:	0923      	lsrs	r3, r4, #4
	data[3]=it;
 8002de2:	74fa      	strb	r2, [r7, #19]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002de4:	22b0      	movs	r2, #176	; 0xb0
	it=0xFF & (n>>4);
 8002de6:	74bb      	strb	r3, [r7, #18]
	it=0xFF & (m>>10);
 8002de8:	12ab      	asrs	r3, r5, #10
	memset(data,0,sizeof(data));
 8002dea:	f8c7 6017 	str.w	r6, [r7, #23]
	it=0xFF & (m>>10);
 8002dee:	753b      	strb	r3, [r7, #20]
	it=0xFF & (m>>2);
 8002df0:	10ab      	asrs	r3, r5, #2
			ENCODE(sym,encstate);
 8002df2:	4c92      	ldr	r4, [pc, #584]	; (800303c <get_wspr_channel_symbols+0x65c>)
	it=0xFF & (m>>2);
 8002df4:	757b      	strb	r3, [r7, #21]
	it=(m & 0x03)<<6 ;
 8002df6:	01ab      	lsls	r3, r5, #6
			ENCODE(sym,encstate);
 8002df8:	4d91      	ldr	r5, [pc, #580]	; (8003040 <get_wspr_channel_symbols+0x660>)
	it=(m & 0x03)<<6 ;
 8002dfa:	75bb      	strb	r3, [r7, #22]
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 8002dfc:	466b      	mov	r3, sp
 8002dfe:	ee08 3a90 	vmov	s17, r3
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002e02:	f00d f959 	bl	80100b8 <memset>
	while(nbytes-- != 0) {
 8002e06:	f107 0310 	add.w	r3, r7, #16
 8002e0a:	4a8e      	ldr	r2, [pc, #568]	; (8003044 <get_wspr_channel_symbols+0x664>)
			ENCODE(sym,encstate);
 8002e0c:	60fe      	str	r6, [r7, #12]
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	f507 7388 	add.w	r3, r7, #272	; 0x110
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e14:	68b8      	ldr	r0, [r7, #8]
	while(nbytes-- != 0) {
 8002e16:	3310      	adds	r3, #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e18:	68f9      	ldr	r1, [r7, #12]
 8002e1a:	f810 9b01 	ldrb.w	r9, [r0], #1
 8002e1e:	60b8      	str	r0, [r7, #8]
 8002e20:	ea4f 10d9 	mov.w	r0, r9, lsr #7
 8002e24:	f3c9 1880 	ubfx	r8, r9, #6, #1
 8002e28:	f3c9 1e40 	ubfx	lr, r9, #5, #1
 8002e2c:	ea40 0141 	orr.w	r1, r0, r1, lsl #1
 8002e30:	f3c9 1c00 	ubfx	ip, r9, #4, #1
 8002e34:	f3c9 0680 	ubfx	r6, r9, #2, #1
 8002e38:	ea48 0841 	orr.w	r8, r8, r1, lsl #1
			ENCODE(sym,encstate);
 8002e3c:	ea01 0005 	and.w	r0, r1, r5
 8002e40:	4021      	ands	r1, r4
 8002e42:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8002e46:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e4a:	ea4e 0e48 	orr.w	lr, lr, r8, lsl #1
			ENCODE(sym,encstate);
 8002e4e:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8002e52:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8002e56:	b2c9      	uxtb	r1, r1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e58:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
			ENCODE(sym,encstate);
 8002e5c:	f812 a001 	ldrb.w	sl, [r2, r1]
 8002e60:	b2c0      	uxtb	r0, r0
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e62:	f3c9 01c0 	ubfx	r1, r9, #3, #1
			ENCODE(sym,encstate);
 8002e66:	5c10      	ldrb	r0, [r2, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e68:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
			ENCODE(sym,encstate);
 8002e6c:	ea4a 0a40 	orr.w	sl, sl, r0, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e70:	f3c9 0040 	ubfx	r0, r9, #1, #1
 8002e74:	ea46 0641 	orr.w	r6, r6, r1, lsl #1
 8002e78:	6079      	str	r1, [r7, #4]
 8002e7a:	f009 0101 	and.w	r1, r9, #1
			ENCODE(sym,encstate);
 8002e7e:	ea08 0905 	and.w	r9, r8, r5
 8002e82:	ea08 0804 	and.w	r8, r8, r4
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002e86:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
			ENCODE(sym,encstate);
 8002e8a:	ea89 4919 	eor.w	r9, r9, r9, lsr #16
 8002e8e:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 8002e92:	ea89 2919 	eor.w	r9, r9, r9, lsr #8
 8002e96:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 8002e9a:	fa5f f989 	uxtb.w	r9, r9
 8002e9e:	fa5f f888 	uxtb.w	r8, r8
 8002ea2:	f812 9009 	ldrb.w	r9, [r2, r9]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002ea6:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
			ENCODE(sym,encstate);
 8002eaa:	f812 8008 	ldrb.w	r8, [r2, r8]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002eae:	60f9      	str	r1, [r7, #12]
			ENCODE(sym,encstate);
 8002eb0:	ea48 0949 	orr.w	r9, r8, r9, lsl #1
 8002eb4:	ea0e 0805 	and.w	r8, lr, r5
 8002eb8:	ea0e 0e04 	and.w	lr, lr, r4
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 8002ec2:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 8002ec6:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 8002eca:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 8002ece:	fa5f f888 	uxtb.w	r8, r8
 8002ed2:	fa5f fe8e 	uxtb.w	lr, lr
 8002ed6:	f812 8008 	ldrb.w	r8, [r2, r8]
 8002eda:	f812 e00e 	ldrb.w	lr, [r2, lr]
 8002ede:	ea4e 0848 	orr.w	r8, lr, r8, lsl #1
 8002ee2:	ea0c 0e05 	and.w	lr, ip, r5
 8002ee6:	ea0c 0c04 	and.w	ip, ip, r4
 8002eea:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 8002eee:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8002ef2:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 8002ef6:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 8002efa:	fa5f fe8e 	uxtb.w	lr, lr
 8002efe:	fa5f fc8c 	uxtb.w	ip, ip
 8002f02:	f812 e00e 	ldrb.w	lr, [r2, lr]
 8002f06:	f812 c00c 	ldrb.w	ip, [r2, ip]
 8002f0a:	ea4c 0e4e 	orr.w	lr, ip, lr, lsl #1
 8002f0e:	ea01 0c05 	and.w	ip, r1, r5
 8002f12:	4021      	ands	r1, r4
 8002f14:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8002f18:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 8002f1c:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 8002f20:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8002f24:	fa5f fc8c 	uxtb.w	ip, ip
 8002f28:	b2c9      	uxtb	r1, r1
 8002f2a:	f812 c00c 	ldrb.w	ip, [r2, ip]
 8002f2e:	5c51      	ldrb	r1, [r2, r1]
 8002f30:	ea41 0c4c 	orr.w	ip, r1, ip, lsl #1
 8002f34:	ea06 0105 	and.w	r1, r6, r5
 8002f38:	4026      	ands	r6, r4
 8002f3a:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 8002f3e:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8002f42:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8002f46:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8002f4a:	b2c9      	uxtb	r1, r1
 8002f4c:	b2f6      	uxtb	r6, r6
 8002f4e:	5c51      	ldrb	r1, [r2, r1]
 8002f50:	5d96      	ldrb	r6, [r2, r6]
 8002f52:	ea46 0141 	orr.w	r1, r6, r1, lsl #1
 8002f56:	ea00 0605 	and.w	r6, r0, r5
 8002f5a:	4020      	ands	r0, r4
 8002f5c:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8002f60:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8002f64:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8002f68:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8002f6c:	b2f6      	uxtb	r6, r6
 8002f6e:	b2c0      	uxtb	r0, r0
 8002f70:	5d96      	ldrb	r6, [r2, r6]
 8002f72:	5c10      	ldrb	r0, [r2, r0]
 8002f74:	ea40 0646 	orr.w	r6, r0, r6, lsl #1
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	4028      	ands	r0, r5
 8002f7c:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8002f80:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8002f84:	b2c0      	uxtb	r0, r0
 8002f86:	f812 b000 	ldrb.w	fp, [r2, r0]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	4020      	ands	r0, r4
 8002f8e:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8002f92:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8002f96:	b2c0      	uxtb	r0, r0
 8002f98:	5c10      	ldrb	r0, [r2, r0]
 8002f9a:	ea40 0b4b 	orr.w	fp, r0, fp, lsl #1
			*symbols++ = sym >> 1;
 8002f9e:	ea4f 006a 	mov.w	r0, sl, asr #1
			*symbols++ = sym & 1;
 8002fa2:	f00a 0a01 	and.w	sl, sl, #1
			*symbols++ = sym >> 1;
 8002fa6:	f803 0c20 	strb.w	r0, [r3, #-32]
 8002faa:	ea4f 0069 	mov.w	r0, r9, asr #1
			*symbols++ = sym & 1;
 8002fae:	f009 0901 	and.w	r9, r9, #1
 8002fb2:	f803 ac1f 	strb.w	sl, [r3, #-31]
			*symbols++ = sym >> 1;
 8002fb6:	f803 0c1e 	strb.w	r0, [r3, #-30]
 8002fba:	ea4f 0068 	mov.w	r0, r8, asr #1
			*symbols++ = sym & 1;
 8002fbe:	f008 0801 	and.w	r8, r8, #1
 8002fc2:	f803 9c1d 	strb.w	r9, [r3, #-29]
			*symbols++ = sym >> 1;
 8002fc6:	f803 0c1c 	strb.w	r0, [r3, #-28]
 8002fca:	ea4f 006e 	mov.w	r0, lr, asr #1
			*symbols++ = sym & 1;
 8002fce:	f00e 0e01 	and.w	lr, lr, #1
 8002fd2:	f803 8c1b 	strb.w	r8, [r3, #-27]
			*symbols++ = sym >> 1;
 8002fd6:	f803 0c1a 	strb.w	r0, [r3, #-26]
 8002fda:	ea4f 006c 	mov.w	r0, ip, asr #1
			*symbols++ = sym & 1;
 8002fde:	f803 ec19 	strb.w	lr, [r3, #-25]
 8002fe2:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 8002fe6:	f803 0c18 	strb.w	r0, [r3, #-24]
 8002fea:	1048      	asrs	r0, r1, #1
			*symbols++ = sym & 1;
 8002fec:	f001 0101 	and.w	r1, r1, #1
 8002ff0:	f803 cc17 	strb.w	ip, [r3, #-23]
			*symbols++ = sym >> 1;
 8002ff4:	f803 0c16 	strb.w	r0, [r3, #-22]
 8002ff8:	1070      	asrs	r0, r6, #1
			*symbols++ = sym & 1;
 8002ffa:	f803 1c15 	strb.w	r1, [r3, #-21]
 8002ffe:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003002:	f803 0c14 	strb.w	r0, [r3, #-20]
 8003006:	ea4f 006b 	mov.w	r0, fp, asr #1
	while(nbytes-- != 0) {
 800300a:	f107 011b 	add.w	r1, r7, #27
			*symbols++ = sym & 1;
 800300e:	f00b 0b01 	and.w	fp, fp, #1
			*symbols++ = sym >> 1;
 8003012:	f803 0c12 	strb.w	r0, [r3, #-18]
	while(nbytes-- != 0) {
 8003016:	68b8      	ldr	r0, [r7, #8]
			*symbols++ = sym & 1;
 8003018:	f803 6c13 	strb.w	r6, [r3, #-19]
	while(nbytes-- != 0) {
 800301c:	4288      	cmp	r0, r1
			*symbols++ = sym & 1;
 800301e:	f803 bc11 	strb.w	fp, [r3, #-17]
	while(nbytes-- != 0) {
 8003022:	f47f aef7 	bne.w	8002e14 <get_wspr_channel_symbols+0x434>
 8003026:	f04f 0e00 	mov.w	lr, #0
 800302a:	f107 0b5c 	add.w	fp, r7, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 800302e:	f8df a018 	ldr.w	sl, [pc, #24]	; 8003048 <get_wspr_channel_symbols+0x668>
	i = p = 0;
 8003032:	46f4      	mov	ip, lr
 8003034:	e00a      	b.n	800304c <get_wspr_channel_symbols+0x66c>
 8003036:	bf00      	nop
 8003038:	0801a548 	.word	0x0801a548
 800303c:	e4613c47 	.word	0xe4613c47
 8003040:	f2d05351 	.word	0xf2d05351
 8003044:	0801a390 	.word	0x0801a390
 8003048:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 800304c:	fa5f f58e 	uxtb.w	r5, lr
			tmp[j] = sym[p];
 8003050:	f50c 72d0 	add.w	r2, ip, #416	; 0x1a0
 8003054:	f107 0110 	add.w	r1, r7, #16
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003058:	2300      	movs	r3, #0
			p++;
 800305a:	f10c 0001 	add.w	r0, ip, #1
			tmp[j] = sym[p];
 800305e:	1854      	adds	r4, r2, r1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003060:	462a      	mov	r2, r5
 8003062:	02ad      	lsls	r5, r5, #10
 8003064:	18ad      	adds	r5, r5, r2
 8003066:	f143 0300 	adc.w	r3, r3, #0
 800306a:	052a      	lsls	r2, r5, #20
 800306c:	051e      	lsls	r6, r3, #20
 800306e:	18aa      	adds	r2, r5, r2
 8003070:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 8003074:	eb43 0306 	adc.w	r3, r3, r6
 8003078:	1892      	adds	r2, r2, r2
 800307a:	415b      	adcs	r3, r3
 800307c:	ea02 060a 	and.w	r6, r2, sl
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	0235      	lsls	r5, r6, #8
 8003086:	021a      	lsls	r2, r3, #8
 8003088:	19ad      	adds	r5, r5, r6
 800308a:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 800308e:	ea4f 4105 	mov.w	r1, r5, lsl #16
 8003092:	eb43 0202 	adc.w	r2, r3, r2
 8003096:	1869      	adds	r1, r5, r1
 8003098:	ea4f 4902 	mov.w	r9, r2, lsl #16
 800309c:	ea4f 2801 	mov.w	r8, r1, lsl #8
 80030a0:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 80030a4:	eb42 0209 	adc.w	r2, r2, r9
 80030a8:	eb18 0606 	adds.w	r6, r8, r6
 80030ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80030b0:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
 80030b4:	eb43 0302 	adc.w	r3, r3, r2
 80030b8:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 80030ba:	2ba1      	cmp	r3, #161	; 0xa1
 80030bc:	f200 80f9 	bhi.w	80032b2 <get_wspr_channel_symbols+0x8d2>
			p++;
 80030c0:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 80030c4:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 80030c8:	f10e 0e01 	add.w	lr, lr, #1
 80030cc:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 80030d0:	f80b 2003 	strb.w	r2, [fp, r3]
	while (p < 162) {
 80030d4:	d1ba      	bne.n	800304c <get_wspr_channel_symbols+0x66c>
	memcpy(sym, tmp, sizeof(tmp));
 80030d6:	22a2      	movs	r2, #162	; 0xa2
 80030d8:	4659      	mov	r1, fp
 80030da:	ee18 0a10 	vmov	r0, s16
 80030de:	f207 15a1 	addw	r5, r7, #417	; 0x1a1
 80030e2:	f00c ffdb 	bl	801009c <memcpy>
	for (i=0; i < 162; i++) {
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f107 02ff 	add.w	r2, r7, #255	; 0xff
 80030ec:	48d3      	ldr	r0, [pc, #844]	; (800343c <get_wspr_channel_symbols+0xa5c>)
 80030ee:	1e59      	subs	r1, r3, #1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 80030f0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80030f4:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 80030f8:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 80030fc:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 80030fe:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 8003102:	d1f5      	bne.n	80030f0 <get_wspr_channel_symbols+0x710>
	return 1;
 8003104:	ee18 3a90 	vmov	r3, s17
 8003108:	2001      	movs	r0, #1
}
 800310a:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 800310e:	469d      	mov	sp, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	ecbd 8b02 	vpop	{d8}
 8003116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 800311a:	280c      	cmp	r0, #12
 800311c:	f240 8263 	bls.w	80035e6 <get_wspr_channel_symbols+0xc06>
 8003120:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003122:	461a      	mov	r2, r3
 8003124:	4619      	mov	r1, r3
 8003126:	46a6      	mov	lr, r4
			c += k[2];
 8003128:	f856 4c04 	ldr.w	r4, [r6, #-4]
			length -= 12;
 800312c:	380c      	subs	r0, #12
 800312e:	46b4      	mov	ip, r6
		while (length > 12)
 8003130:	360c      	adds	r6, #12
			c += k[2];
 8003132:	4422      	add	r2, r4
			mix(a,b,c);
 8003134:	f856 4c18 	ldr.w	r4, [r6, #-24]
		while (length > 12)
 8003138:	280c      	cmp	r0, #12
			mix(a,b,c);
 800313a:	eba4 0402 	sub.w	r4, r4, r2
 800313e:	4423      	add	r3, r4
 8003140:	ea83 7332 	eor.w	r3, r3, r2, ror #28
 8003144:	461c      	mov	r4, r3
			b += k[1];
 8003146:	f856 3c14 	ldr.w	r3, [r6, #-20]
 800314a:	440b      	add	r3, r1
			mix(a,b,c);
 800314c:	4621      	mov	r1, r4
 800314e:	441a      	add	r2, r3
 8003150:	eba3 0304 	sub.w	r3, r3, r4
 8003154:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 8003158:	4411      	add	r1, r2
 800315a:	eba2 0203 	sub.w	r2, r2, r3
 800315e:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003162:	440b      	add	r3, r1
 8003164:	eba1 0102 	sub.w	r1, r1, r2
 8003168:	ea81 4132 	eor.w	r1, r1, r2, ror #16
 800316c:	441a      	add	r2, r3
 800316e:	460c      	mov	r4, r1
 8003170:	eba3 0301 	sub.w	r3, r3, r1
 8003174:	ea83 3171 	eor.w	r1, r3, r1, ror #13
 8003178:	4623      	mov	r3, r4
 800317a:	4413      	add	r3, r2
 800317c:	eba2 0201 	sub.w	r2, r2, r1
 8003180:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003184:	4419      	add	r1, r3
		while (length > 12)
 8003186:	d8cf      	bhi.n	8003128 <get_wspr_channel_symbols+0x748>
 8003188:	4674      	mov	r4, lr
 800318a:	46e0      	mov	r8, ip
		switch(length)
 800318c:	3801      	subs	r0, #1
 800318e:	280b      	cmp	r0, #11
 8003190:	d853      	bhi.n	800323a <get_wspr_channel_symbols+0x85a>
 8003192:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003196:	0036      	.short	0x0036
 8003198:	017d013f 	.word	0x017d013f
 800319c:	01720179 	.word	0x01720179
 80031a0:	0164016b 	.word	0x0164016b
 80031a4:	0159015d 	.word	0x0159015d
 80031a8:	014c0155 	.word	0x014c0155
 80031ac:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 80031ae:	f898 000b 	ldrb.w	r0, [r8, #11]
 80031b2:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 80031b6:	f898 000a 	ldrb.w	r0, [r8, #10]
 80031ba:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 80031be:	f898 0009 	ldrb.w	r0, [r8, #9]
 80031c2:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 80031c6:	f898 0008 	ldrb.w	r0, [r8, #8]
 80031ca:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 80031cc:	f898 0007 	ldrb.w	r0, [r8, #7]
 80031d0:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 80031d4:	f898 0006 	ldrb.w	r0, [r8, #6]
 80031d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 80031dc:	f898 0005 	ldrb.w	r0, [r8, #5]
 80031e0:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 80031e4:	f898 0004 	ldrb.w	r0, [r8, #4]
 80031e8:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 80031ea:	f898 0003 	ldrb.w	r0, [r8, #3]
 80031ee:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 80031f2:	f898 0002 	ldrb.w	r0, [r8, #2]
 80031f6:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 80031fa:	f898 0001 	ldrb.w	r0, [r8, #1]
 80031fe:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 8003202:	f898 0000 	ldrb.w	r0, [r8]
 8003206:	4403      	add	r3, r0
	final(a,b,c);
 8003208:	404a      	eors	r2, r1
 800320a:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 800320e:	4043      	eors	r3, r0
 8003210:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 8003214:	4059      	eors	r1, r3
 8003216:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 800321a:	ea80 0102 	eor.w	r1, r0, r2
 800321e:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 8003222:	404b      	eors	r3, r1
 8003224:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8003228:	405a      	eors	r2, r3
 800322a:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 800322e:	ea81 0203 	eor.w	r2, r1, r3
 8003232:	eba2 2333 	sub.w	r3, r2, r3, ror #8
	c=(32767&c);
 8003236:	f3c3 020e 	ubfx	r2, r3, #0, #15
		memset(grid6,0,sizeof(char)*7);
 800323a:	2300      	movs	r3, #0
		m=128*ihash + ntype + 64;
 800323c:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 8003240:	f507 7280 	add.w	r2, r7, #256	; 0x100
		j=strlen(grid);
 8003244:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 8003246:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
		m=128*ihash + ntype + 64;
 800324a:	3540      	adds	r5, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 800324c:	ee08 2a10 	vmov	s16, r2
 8003250:	f8c7 3103 	str.w	r3, [r7, #259]	; 0x103
		j=strlen(grid);
 8003254:	f7fd f844 	bl	80002e0 <strlen>
		for(i=0; i<j-1; i++) {
 8003258:	3801      	subs	r0, #1
 800325a:	2800      	cmp	r0, #0
 800325c:	dd20      	ble.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 800325e:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 8003260:	2801      	cmp	r0, #1
			grid6[i]=grid[i+1];
 8003262:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8003266:	d01b      	beq.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 8003268:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 800326a:	2802      	cmp	r0, #2
			grid6[i]=grid[i+1];
 800326c:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 8003270:	d016      	beq.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 8003272:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 8003274:	2803      	cmp	r0, #3
			grid6[i]=grid[i+1];
 8003276:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 800327a:	d011      	beq.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 800327c:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 800327e:	2804      	cmp	r0, #4
			grid6[i]=grid[i+1];
 8003280:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 8003284:	d00c      	beq.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 8003286:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 8003288:	2805      	cmp	r0, #5
			grid6[i]=grid[i+1];
 800328a:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 800328e:	d007      	beq.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 8003290:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 8003292:	2806      	cmp	r0, #6
			grid6[i]=grid[i+1];
 8003294:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 8003298:	d002      	beq.n	80032a0 <get_wspr_channel_symbols+0x8c0>
			grid6[i]=grid[i+1];
 800329a:	79e3      	ldrb	r3, [r4, #7]
 800329c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		grid6[5]=grid[0];
 80032a0:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 80032a2:	ee18 0a10 	vmov	r0, s16
		grid6[5]=grid[0];
 80032a6:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		n = pack_call(grid6);
 80032aa:	f7ff fad1 	bl	8002850 <pack_call>
 80032ae:	4604      	mov	r4, r0
 80032b0:	e58a      	b.n	8002dc8 <get_wspr_channel_symbols+0x3e8>
	while (p < 162) {
 80032b2:	f1bc 0fa1 	cmp.w	ip, #161	; 0xa1
 80032b6:	f10e 0e01 	add.w	lr, lr, #1
 80032ba:	f67f aec7 	bls.w	800304c <get_wspr_channel_symbols+0x66c>
 80032be:	e70a      	b.n	80030d6 <get_wspr_channel_symbols+0x6f6>
		while (length > 12)
 80032c0:	280c      	cmp	r0, #12
 80032c2:	f240 81ac 	bls.w	800361e <get_wspr_channel_symbols+0xc3e>
 80032c6:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80032c8:	461a      	mov	r2, r3
 80032ca:	4619      	mov	r1, r3
 80032cc:	46a6      	mov	lr, r4
			c += k[4] + (((uint32_t)k[5])<<16);
 80032ce:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 80032d2:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 80032d4:	f836 4c04 	ldrh.w	r4, [r6, #-4]
		while (length > 12)
 80032d8:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 80032da:	eb04 440c 	add.w	r4, r4, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 80032de:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 80032e2:	4422      	add	r2, r4
 80032e4:	4614      	mov	r4, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 80032e6:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 80032ea:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 80032ee:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 80032f2:	eba2 0204 	sub.w	r2, r2, r4
 80032f6:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 80032f8:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 80032fc:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 8003300:	46b4      	mov	ip, r6
			mix(a,b,c);
 8003302:	ea82 7234 	eor.w	r2, r2, r4, ror #28
		while (length > 12)
 8003306:	f106 060c 	add.w	r6, r6, #12
			b += k[2] + (((uint32_t)k[3])<<16);
 800330a:	440b      	add	r3, r1
			mix(a,b,c);
 800330c:	eb03 0104 	add.w	r1, r3, r4
 8003310:	eba3 0302 	sub.w	r3, r3, r2
 8003314:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 8003318:	440a      	add	r2, r1
 800331a:	eba1 0103 	sub.w	r1, r1, r3
 800331e:	ea81 6133 	eor.w	r1, r1, r3, ror #24
 8003322:	4413      	add	r3, r2
 8003324:	eba2 0201 	sub.w	r2, r2, r1
 8003328:	eb01 0403 	add.w	r4, r1, r3
 800332c:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 8003330:	eba3 0302 	sub.w	r3, r3, r2
 8003334:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 8003338:	eb02 0304 	add.w	r3, r2, r4
 800333c:	eba4 0201 	sub.w	r2, r4, r1
 8003340:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003344:	4419      	add	r1, r3
		while (length > 12)
 8003346:	d8c2      	bhi.n	80032ce <get_wspr_channel_symbols+0x8ee>
 8003348:	4674      	mov	r4, lr
 800334a:	46e0      	mov	r8, ip
		switch(length)
 800334c:	3801      	subs	r0, #1
 800334e:	280b      	cmp	r0, #11
 8003350:	f63f af73 	bhi.w	800323a <get_wspr_channel_symbols+0x85a>
 8003354:	a601      	add	r6, pc, #4	; (adr r6, 800335c <get_wspr_channel_symbols+0x97c>)
 8003356:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 800335a:	bf00      	nop
 800335c:	08003203 	.word	0x08003203
 8003360:	08003415 	.word	0x08003415
 8003364:	0800340d 	.word	0x0800340d
 8003368:	08003511 	.word	0x08003511
 800336c:	0800350b 	.word	0x0800350b
 8003370:	080034f5 	.word	0x080034f5
 8003374:	080034ed 	.word	0x080034ed
 8003378:	080034cf 	.word	0x080034cf
 800337c:	080034c9 	.word	0x080034c9
 8003380:	080034a5 	.word	0x080034a5
 8003384:	0800349d 	.word	0x0800349d
 8003388:	08003521 	.word	0x08003521
		for (i=0; i<i1; i++) {
 800338c:	b300      	cbz	r0, 80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 800338e:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 8003390:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 8003392:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003396:	d01b      	beq.n	80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 8003398:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 800339a:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 800339c:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 80033a0:	d016      	beq.n	80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 80033a2:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 80033a4:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 80033a6:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 80033aa:	d011      	beq.n	80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 80033ac:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 80033ae:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 80033b0:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 80033b4:	d00c      	beq.n	80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 80033b6:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 80033b8:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 80033ba:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 80033be:	d007      	beq.n	80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 80033c0:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 80033c2:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 80033c4:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 80033c8:	d002      	beq.n	80033d0 <get_wspr_channel_symbols+0x9f0>
			call6[i]=callsign[i];
 80033ca:	79a3      	ldrb	r3, [r4, #6]
 80033cc:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		call6[i] = '\0';
 80033d0:	f107 0210 	add.w	r2, r7, #16
 80033d4:	f506 73d0 	add.w	r3, r6, #416	; 0x1a0
 80033d8:	4413      	add	r3, r2
		*n=pack_call(call6);
 80033da:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80033de:	4610      	mov	r0, r2
 80033e0:	ee08 2a10 	vmov	s16, r2
		call6[i] = '\0';
 80033e4:	2200      	movs	r2, #0
 80033e6:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 80033ea:	f7ff fa31 	bl	8002850 <pack_call>
		int nc = callsign[i1+1];
 80033ee:	4653      	mov	r3, sl
		*n=pack_call(call6);
 80033f0:	4604      	mov	r4, r0
		int nc = callsign[i1+1];
 80033f2:	4433      	add	r3, r6
 80033f4:	785a      	ldrb	r2, [r3, #1]
		if( nc >= 48 && nc <= 57 ) {
 80033f6:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80033fa:	2b09      	cmp	r3, #9
 80033fc:	f200 80a6 	bhi.w	800354c <get_wspr_channel_symbols+0xb6c>
		*m=60000-32768+*m;
 8003400:	f646 2330 	movw	r3, #27184	; 0x6a30
 8003404:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003406:	01db      	lsls	r3, r3, #7
 8003408:	f7ff bbbd 	b.w	8002b86 <get_wspr_channel_symbols+0x1a6>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 800340c:	f898 0002 	ldrb.w	r0, [r8, #2]
 8003410:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 8003414:	f8b8 0000 	ldrh.w	r0, [r8]
 8003418:	4403      	add	r3, r0
		break;
 800341a:	e6f5      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 800341c:	4646      	mov	r6, r8
 800341e:	f8d8 0008 	ldr.w	r0, [r8, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8003422:	4402      	add	r2, r0
 8003424:	6870      	ldr	r0, [r6, #4]
 8003426:	4401      	add	r1, r0
 8003428:	6830      	ldr	r0, [r6, #0]
 800342a:	4403      	add	r3, r0
 800342c:	e6ec      	b.n	8003208 <get_wspr_channel_symbols+0x828>
 800342e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8003432:	4646      	mov	r6, r8
 8003434:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003438:	e7f3      	b.n	8003422 <get_wspr_channel_symbols+0xa42>
 800343a:	bf00      	nop
 800343c:	0801a48f 	.word	0x0801a48f
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 8003440:	4646      	mov	r6, r8
 8003442:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 8003446:	e7ec      	b.n	8003422 <get_wspr_channel_symbols+0xa42>
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 8003448:	4646      	mov	r6, r8
 800344a:	f898 0008 	ldrb.w	r0, [r8, #8]
 800344e:	e7e8      	b.n	8003422 <get_wspr_channel_symbols+0xa42>
		case 8 : b+=k[1]; a+=k[0]; break;
 8003450:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8003454:	4401      	add	r1, r0
 8003456:	f8d8 0000 	ldr.w	r0, [r8]
 800345a:	4403      	add	r3, r0
 800345c:	e6d4      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 800345e:	e9d8 6000 	ldrd	r6, r0, [r8]
 8003462:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003466:	4433      	add	r3, r6
 8003468:	4401      	add	r1, r0
 800346a:	e6cd      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 800346c:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003470:	4401      	add	r1, r0
 8003472:	f8d8 0000 	ldr.w	r0, [r8]
 8003476:	4403      	add	r3, r0
 8003478:	e6c6      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 800347a:	f898 0004 	ldrb.w	r0, [r8, #4]
 800347e:	4401      	add	r1, r0
 8003480:	f8d8 0000 	ldr.w	r0, [r8]
 8003484:	4403      	add	r3, r0
 8003486:	e6bf      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 4 : a+=k[0]; break;
 8003488:	f8d8 0000 	ldr.w	r0, [r8]
 800348c:	4403      	add	r3, r0
 800348e:	e6bb      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 3 : a+=k[0]&0xffffff; break;
 8003490:	f8d8 0000 	ldr.w	r0, [r8]
 8003494:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003498:	4403      	add	r3, r0
 800349a:	e6b5      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 800349c:	f898 000a 	ldrb.w	r0, [r8, #10]
 80034a0:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 80034a4:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 80034a8:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 80034aa:	f8b8 0000 	ldrh.w	r0, [r8]
 80034ae:	4418      	add	r0, r3
		case 10: c+=k[4];
 80034b0:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 80034b4:	441a      	add	r2, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 80034b6:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 80034ba:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80034be:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 80034c2:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80034c6:	e69f      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 9 : c+=k8[8];                      /* fall through */
 80034c8:	f898 0008 	ldrb.w	r0, [r8, #8]
 80034cc:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80034ce:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 80034d2:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 80034d4:	f8b8 0000 	ldrh.w	r0, [r8]
 80034d8:	4418      	add	r0, r3
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80034da:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 80034de:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80034e2:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 80034e6:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80034ea:	e68d      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 80034ec:	f898 0006 	ldrb.w	r0, [r8, #6]
 80034f0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80034f4:	f8b8 0000 	ldrh.w	r0, [r8]
 80034f8:	4418      	add	r0, r3
		case 6 : b+=k[2];
 80034fa:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 80034fe:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003500:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003504:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003508:	e67e      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 5 : b+=k8[4];                      /* fall through */
 800350a:	f898 0004 	ldrb.w	r0, [r8, #4]
 800350e:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 8003510:	f8b8 0000 	ldrh.w	r0, [r8]
 8003514:	4418      	add	r0, r3
 8003516:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 800351a:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800351e:	e673      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003520:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 8003524:	4402      	add	r2, r0
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003526:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 800352a:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 800352c:	f8b8 0000 	ldrh.w	r0, [r8]
 8003530:	4418      	add	r0, r3
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003532:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8003536:	eb02 4203 	add.w	r2, r2, r3, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 800353a:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 800353e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003542:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003546:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800354a:	e65d      	b.n	8003208 <get_wspr_channel_symbols+0x828>
		} else if ( nc >= 65 && nc <= 90 ) {
 800354c:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8003550:	2b19      	cmp	r3, #25
 8003552:	d854      	bhi.n	80035fe <get_wspr_channel_symbols+0xc1e>
		*m=60000-32768+*m;
 8003554:	f646 2329 	movw	r3, #27177	; 0x6a29
 8003558:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 800355a:	01db      	lsls	r3, r3, #7
 800355c:	f7ff bb13 	b.w	8002b86 <get_wspr_channel_symbols+0x1a6>
		char const * pfx = strtok (callsign,"/");
 8003560:	4936      	ldr	r1, [pc, #216]	; (800363c <get_wspr_channel_symbols+0xc5c>)
 8003562:	4620      	mov	r0, r4
 8003564:	f00d fa98 	bl	8010a98 <strtok>
		char const * call = strtok(NULL," ");
 8003568:	4935      	ldr	r1, [pc, #212]	; (8003640 <get_wspr_channel_symbols+0xc60>)
		char const * pfx = strtok (callsign,"/");
 800356a:	4606      	mov	r6, r0
		char const * call = strtok(NULL," ");
 800356c:	2000      	movs	r0, #0
 800356e:	f00d fa93 	bl	8010a98 <strtok>
		*n = pack_call (call);
 8003572:	f7ff f96d 	bl	8002850 <pack_call>
 8003576:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 8003578:	4630      	mov	r0, r6
 800357a:	f7fc feb1 	bl	80002e0 <strlen>
		if( plen ==1 ) {
 800357e:	2801      	cmp	r0, #1
 8003580:	d042      	beq.n	8003608 <get_wspr_channel_symbols+0xc28>
		} else if( plen == 2 ) {
 8003582:	2802      	cmp	r0, #2
 8003584:	d03e      	beq.n	8003604 <get_wspr_channel_symbols+0xc24>
		for (i=0; i<plen; i++) {
 8003586:	2800      	cmp	r0, #0
 8003588:	d050      	beq.n	800362c <get_wspr_channel_symbols+0xc4c>
			*m=0;
 800358a:	2300      	movs	r3, #0
 800358c:	f10a 3cff 	add.w	ip, sl, #4294967295
 8003590:	46d0      	mov	r8, sl
			} else if ( nc >= 65 && nc <= 90 ) {
 8003592:	4662      	mov	r2, ip
			int nc = callsign[i];
 8003594:	f81c 6f01 	ldrb.w	r6, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 8003598:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 800359c:	f1a6 0e41 	sub.w	lr, r6, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 80035a0:	2909      	cmp	r1, #9
 80035a2:	d906      	bls.n	80035b2 <get_wspr_channel_symbols+0xbd2>
			} else if ( nc >= 65 && nc <= 90 ) {
 80035a4:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 80035a8:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 80035ac:	bf98      	it	ls
 80035ae:	f1a6 0137 	subls.w	r1, r6, #55	; 0x37
		for (i=0; i<plen; i++) {
 80035b2:	4646      	mov	r6, r8
 80035b4:	3202      	adds	r2, #2
 80035b6:	1b92      	subs	r2, r2, r6
			*m=37*(*m)+nc;
 80035b8:	eb03 06c3 	add.w	r6, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 80035bc:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 80035be:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80035c2:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 80035c4:	d8e5      	bhi.n	8003592 <get_wspr_channel_symbols+0xbb2>
		if( *m > 32768 ) {
 80035c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035ca:	dd20      	ble.n	800360e <get_wspr_channel_symbols+0xc2e>
			*m=*m-32768;
 80035cc:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80035d0:	f507 7180 	add.w	r1, r7, #256	; 0x100
			*nadd=1;
 80035d4:	2201      	movs	r2, #1
		m=128*ng+ntype+64;
 80035d6:	01db      	lsls	r3, r3, #7
 80035d8:	ee08 1a10 	vmov	s16, r1
 80035dc:	f7ff bad4 	b.w	8002b88 <get_wspr_channel_symbols+0x1a8>
		return 36;
 80035e0:	2124      	movs	r1, #36	; 0x24
 80035e2:	f7ff bbdc 	b.w	8002d9e <get_wspr_channel_symbols+0x3be>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80035e6:	461a      	mov	r2, r3
 80035e8:	4619      	mov	r1, r3
 80035ea:	e5cf      	b.n	800318c <get_wspr_channel_symbols+0x7ac>
		return 36;
 80035ec:	2224      	movs	r2, #36	; 0x24
 80035ee:	f7ff bbb9 	b.w	8002d64 <get_wspr_channel_symbols+0x384>
 80035f2:	2324      	movs	r3, #36	; 0x24
 80035f4:	f7ff bba7 	b.w	8002d46 <get_wspr_channel_symbols+0x366>
 80035f8:	2024      	movs	r0, #36	; 0x24
 80035fa:	f7ff bbc1 	b.w	8002d80 <get_wspr_channel_symbols+0x3a0>
 80035fe:	4b11      	ldr	r3, [pc, #68]	; (8003644 <get_wspr_channel_symbols+0xc64>)
		*m=60000-32768+*m;
 8003600:	f7ff bac1 	b.w	8002b86 <get_wspr_channel_symbols+0x1a6>
			*m=36;
 8003604:	2324      	movs	r3, #36	; 0x24
 8003606:	e7c1      	b.n	800358c <get_wspr_channel_symbols+0xbac>
			*m=37*(*m)+36;
 8003608:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 800360c:	e7be      	b.n	800358c <get_wspr_channel_symbols+0xbac>
 800360e:	f507 7180 	add.w	r1, r7, #256	; 0x100
		m=128*ng+ntype+64;
 8003612:	01db      	lsls	r3, r3, #7
		*nadd=0;
 8003614:	2200      	movs	r2, #0
 8003616:	ee08 1a10 	vmov	s16, r1
 800361a:	f7ff bab5 	b.w	8002b88 <get_wspr_channel_symbols+0x1a8>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800361e:	461a      	mov	r2, r3
 8003620:	4619      	mov	r1, r3
 8003622:	e693      	b.n	800334c <get_wspr_channel_symbols+0x96c>
 8003624:	461a      	mov	r2, r3
 8003626:	4619      	mov	r1, r3
 8003628:	f7ff bb46 	b.w	8002cb8 <get_wspr_channel_symbols+0x2d8>
 800362c:	f507 7180 	add.w	r1, r7, #256	; 0x100
		for (i=0; i<plen; i++) {
 8003630:	4603      	mov	r3, r0
		*nadd=0;
 8003632:	4602      	mov	r2, r0
 8003634:	ee08 1a10 	vmov	s16, r1
 8003638:	f7ff baa6 	b.w	8002b88 <get_wspr_channel_symbols+0x1a8>
 800363c:	0801a370 	.word	0x0801a370
 8003640:	0801a548 	.word	0x0801a548
 8003644:	00354300 	.word	0x00354300

08003648 <SendWSPR>:
{
 8003648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 800364c:	4964      	ldr	r1, [pc, #400]	; (80037e0 <SendWSPR+0x198>)
 800364e:	4865      	ldr	r0, [pc, #404]	; (80037e4 <SendWSPR+0x19c>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003650:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8003818 <SendWSPR+0x1d0>
 8003654:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 800381c <SendWSPR+0x1d4>
{
 8003658:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 800365c:	f7ff f9c0 	bl	80029e0 <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 8003660:	4b61      	ldr	r3, [pc, #388]	; (80037e8 <SendWSPR+0x1a0>)
 8003662:	4862      	ldr	r0, [pc, #392]	; (80037ec <SendWSPR+0x1a4>)
	LastTXFreq = LOfreq;
 8003664:	4a62      	ldr	r2, [pc, #392]	; (80037f0 <SendWSPR+0x1a8>)
	LOfreq = (double)WSPR_FREQ;
 8003666:	6003      	str	r3, [r0, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003668:	4962      	ldr	r1, [pc, #392]	; (80037f4 <SendWSPR+0x1ac>)
 800366a:	4863      	ldr	r0, [pc, #396]	; (80037f8 <SendWSPR+0x1b0>)
	LastTXFreq = LOfreq;
 800366c:	6013      	str	r3, [r2, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 800366e:	ed9f 0b5a 	vldr	d0, [pc, #360]	; 80037d8 <SendWSPR+0x190>
 8003672:	f000 fa6d 	bl	8003b50 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 8003676:	2214      	movs	r2, #20
 8003678:	4960      	ldr	r1, [pc, #384]	; (80037fc <SendWSPR+0x1b4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 800367a:	f8d8 3000 	ldr.w	r3, [r8]
	WSPRTXFraction = 20; //percentage
 800367e:	700a      	strb	r2, [r1, #0]
				LED_GREEN_ON;
 8003680:	4d5f      	ldr	r5, [pc, #380]	; (8003800 <SendWSPR+0x1b8>)
			if(KEYER_DASH || KEYER_DOT)
 8003682:	4c60      	ldr	r4, [pc, #384]	; (8003804 <SendWSPR+0x1bc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003684:	e014      	b.n	80036b0 <SendWSPR+0x68>
 8003686:	f8db 3000 	ldr.w	r3, [fp]
 800368a:	07da      	lsls	r2, r3, #31
 800368c:	d51e      	bpl.n	80036cc <SendWSPR+0x84>
				LED_GREEN_ON;
 800368e:	2201      	movs	r2, #1
 8003690:	f005 fab6 	bl	8008c00 <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 8003694:	2140      	movs	r1, #64	; 0x40
 8003696:	4620      	mov	r0, r4
 8003698:	f005 faac 	bl	8008bf4 <HAL_GPIO_ReadPin>
 800369c:	4603      	mov	r3, r0
 800369e:	2180      	movs	r1, #128	; 0x80
 80036a0:	4620      	mov	r0, r4
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d036      	beq.n	8003714 <SendWSPR+0xcc>
 80036a6:	f005 faa5 	bl	8008bf4 <HAL_GPIO_ReadPin>
 80036aa:	b398      	cbz	r0, 8003714 <SendWSPR+0xcc>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80036ac:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 80036b0:	2200      	movs	r2, #0
				LED_GREEN_ON;
 80036b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036b6:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0e4      	beq.n	8003686 <SendWSPR+0x3e>
			if (SystemSeconds % 2 == 0)
 80036bc:	07de      	lsls	r6, r3, #31
 80036be:	d5e6      	bpl.n	800368e <SendWSPR+0x46>
				LED_GREEN_OFF;
 80036c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036c4:	4628      	mov	r0, r5
 80036c6:	f005 fa9b 	bl	8008c00 <HAL_GPIO_WritePin>
 80036ca:	e7e3      	b.n	8003694 <SendWSPR+0x4c>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 80036cc:	f00d f96c 	bl	80109a8 <rand>
 80036d0:	4b4a      	ldr	r3, [pc, #296]	; (80037fc <SendWSPR+0x1b4>)
 80036d2:	2165      	movs	r1, #101	; 0x65
 80036d4:	781a      	ldrb	r2, [r3, #0]
 80036d6:	4b4c      	ldr	r3, [pc, #304]	; (8003808 <SendWSPR+0x1c0>)
 80036d8:	fb83 3400 	smull	r3, r4, r3, r0
 80036dc:	17c3      	asrs	r3, r0, #31
 80036de:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 80036e2:	fb01 0013 	mls	r0, r1, r3, r0
 80036e6:	4b49      	ldr	r3, [pc, #292]	; (800380c <SendWSPR+0x1c4>)
 80036e8:	4290      	cmp	r0, r2
 80036ea:	dd17      	ble.n	800371c <SendWSPR+0xd4>
 80036ec:	781a      	ldrb	r2, [r3, #0]
 80036ee:	b9aa      	cbnz	r2, 800371c <SendWSPR+0xd4>
				if(KEYER_DASH || KEYER_DOT)
 80036f0:	4c44      	ldr	r4, [pc, #272]	; (8003804 <SendWSPR+0x1bc>)
 80036f2:	e002      	b.n	80036fa <SendWSPR+0xb2>
 80036f4:	f005 fa7e 	bl	8008bf4 <HAL_GPIO_ReadPin>
 80036f8:	b160      	cbz	r0, 8003714 <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 80036fa:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 80036fe:	2140      	movs	r1, #64	; 0x40
 8003700:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 8003702:	2b01      	cmp	r3, #1
 8003704:	d0bc      	beq.n	8003680 <SendWSPR+0x38>
				if(KEYER_DASH || KEYER_DOT)
 8003706:	f005 fa75 	bl	8008bf4 <HAL_GPIO_ReadPin>
 800370a:	4603      	mov	r3, r0
 800370c:	2180      	movs	r1, #128	; 0x80
 800370e:	4620      	mov	r0, r4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1ef      	bne.n	80036f4 <SendWSPR+0xac>
}
 8003714:	ecbd 8b02 	vpop	{d8}
 8003718:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			WSPRFirstTime = 0;
 800371c:	2200      	movs	r2, #0
			TXSwitch(1);
 800371e:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 8003720:	4c38      	ldr	r4, [pc, #224]	; (8003804 <SendWSPR+0x1bc>)
			WSPRFirstTime = 0;
 8003722:	701a      	strb	r2, [r3, #0]
			TXSwitch(1);
 8003724:	f000 ffec 	bl	8004700 <TXSwitch>
			CarrierEnable(1);
 8003728:	2001      	movs	r0, #1
 800372a:	f001 f84d 	bl	80047c8 <CarrierEnable>
			while (SystemSeconds != 1)
 800372e:	e00a      	b.n	8003746 <SendWSPR+0xfe>
				if(KEYER_DASH || KEYER_DOT)
 8003730:	f005 fa60 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8003734:	4603      	mov	r3, r0
 8003736:	2180      	movs	r1, #128	; 0x80
 8003738:	4620      	mov	r0, r4
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0ea      	beq.n	8003714 <SendWSPR+0xcc>
 800373e:	f005 fa59 	bl	8008bf4 <HAL_GPIO_ReadPin>
 8003742:	2800      	cmp	r0, #0
 8003744:	d0e6      	beq.n	8003714 <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 8003746:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 800374a:	2140      	movs	r1, #64	; 0x40
 800374c:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 800374e:	2f01      	cmp	r7, #1
 8003750:	d1ee      	bne.n	8003730 <SendWSPR+0xe8>
			WSPRTone = syms[txIndex++];
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <SendWSPR+0x198>)
 8003754:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003820 <SendWSPR+0x1d8>
 8003758:	781a      	ldrb	r2, [r3, #0]
 800375a:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 800375c:	4d2c      	ldr	r5, [pc, #176]	; (8003810 <SendWSPR+0x1c8>)
						LED_GREEN_OFF;
 800375e:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8003800 <SendWSPR+0x1b8>
			WSPRTone = syms[txIndex++];
 8003762:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 8003766:	f002 fabb 	bl	8005ce0 <HAL_GetTick>
 800376a:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800376c:	4b29      	ldr	r3, [pc, #164]	; (8003814 <SendWSPR+0x1cc>)
 800376e:	037c      	lsls	r4, r7, #13
 8003770:	fba3 3404 	umull	r3, r4, r3, r4
 8003774:	07fb      	lsls	r3, r7, #31
 8003776:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 800377a:	d520      	bpl.n	80037be <SendWSPR+0x176>
 800377c:	e001      	b.n	8003782 <SendWSPR+0x13a>
						LED_GREEN_OFF;
 800377e:	f005 fa3f 	bl	8008c00 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8003782:	f002 faad 	bl	8005ce0 <HAL_GetTick>
 8003786:	682e      	ldr	r6, [r5, #0]
 8003788:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 800378a:	2200      	movs	r2, #0
 800378c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003790:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8003794:	1b9b      	subs	r3, r3, r6
 8003796:	429c      	cmp	r4, r3
 8003798:	d8f1      	bhi.n	800377e <SendWSPR+0x136>
				WSPRTone = syms[txIndex++];
 800379a:	3701      	adds	r7, #1
 800379c:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 80037a0:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 80037a2:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 80037a6:	d1e1      	bne.n	800376c <SendWSPR+0x124>
			TXSwitch(0);
 80037a8:	2000      	movs	r0, #0
 80037aa:	f000 ffa9 	bl	8004700 <TXSwitch>
			CarrierEnable(0);
 80037ae:	2000      	movs	r0, #0
 80037b0:	f001 f80a 	bl	80047c8 <CarrierEnable>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80037b4:	f8d8 3000 	ldr.w	r3, [r8]
 80037b8:	e762      	b.n	8003680 <SendWSPR+0x38>
						LED_GREEN_ON;
 80037ba:	f005 fa21 	bl	8008c00 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80037be:	f002 fa8f 	bl	8005ce0 <HAL_GetTick>
 80037c2:	682e      	ldr	r6, [r5, #0]
 80037c4:	4603      	mov	r3, r0
						LED_GREEN_ON;
 80037c6:	2201      	movs	r2, #1
 80037c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037cc:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80037d0:	1b9b      	subs	r3, r3, r6
 80037d2:	42a3      	cmp	r3, r4
 80037d4:	d3f1      	bcc.n	80037ba <SendWSPR+0x172>
 80037d6:	e7e0      	b.n	800379a <SendWSPR+0x152>
 80037d8:	c0000000 	.word	0xc0000000
 80037dc:	415adb21 	.word	0x415adb21
 80037e0:	240007b4 	.word	0x240007b4
 80037e4:	0801a380 	.word	0x0801a380
 80037e8:	4ad6d90e 	.word	0x4ad6d90e
 80037ec:	240072d4 	.word	0x240072d4
 80037f0:	240072e0 	.word	0x240072e0
 80037f4:	240062b8 	.word	0x240062b8
 80037f8:	240062ac 	.word	0x240062ac
 80037fc:	2400847a 	.word	0x2400847a
 8003800:	58020400 	.word	0x58020400
 8003804:	58020000 	.word	0x58020000
 8003808:	288df0cb 	.word	0x288df0cb
 800380c:	2400020c 	.word	0x2400020c
 8003810:	240007b0 	.word	0x240007b0
 8003814:	aaaaaaab 	.word	0xaaaaaaab
 8003818:	24007354 	.word	0x24007354
 800381c:	24007350 	.word	0x24007350
 8003820:	2400847b 	.word	0x2400847b

08003824 <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 8003824:	4b74      	ldr	r3, [pc, #464]	; (80039f8 <DisplayStatus.part.0+0x1d4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 800382c:	b570      	push	{r4, r5, r6, lr}
 800382e:	b08a      	sub	sp, #40	; 0x28
		switch(Fstep)
 8003830:	f000 80d8 	beq.w	80039e4 <DisplayStatus.part.0+0x1c0>
 8003834:	d81f      	bhi.n	8003876 <DisplayStatus.part.0+0x52>
 8003836:	2b0a      	cmp	r3, #10
 8003838:	f000 80c6 	beq.w	80039c8 <DisplayStatus.part.0+0x1a4>
 800383c:	2b64      	cmp	r3, #100	; 0x64
 800383e:	d110      	bne.n	8003862 <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 8003840:	4b6e      	ldr	r3, [pc, #440]	; (80039fc <DisplayStatus.part.0+0x1d8>)
 8003842:	4a6f      	ldr	r2, [pc, #444]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 8003844:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003848:	6010      	str	r0, [r2, #0]
 800384a:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 800384c:	4b6d      	ldr	r3, [pc, #436]	; (8003a04 <DisplayStatus.part.0+0x1e0>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b03      	cmp	r3, #3
 8003852:	f200 80ce 	bhi.w	80039f2 <DisplayStatus.part.0+0x1ce>
 8003856:	e8df f013 	tbh	[pc, r3, lsl #1]
 800385a:	00ab      	.short	0x00ab
 800385c:	008500a7 	.word	0x008500a7
 8003860:	0029      	.short	0x0029
		switch(Fstep)
 8003862:	2b01      	cmp	r3, #1
 8003864:	f040 80aa 	bne.w	80039bc <DisplayStatus.part.0+0x198>
		case 1:			strcpy(StringStep,"   1 "); break;
 8003868:	4b67      	ldr	r3, [pc, #412]	; (8003a08 <DisplayStatus.part.0+0x1e4>)
 800386a:	4a65      	ldr	r2, [pc, #404]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 800386c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003870:	6010      	str	r0, [r2, #0]
 8003872:	8091      	strh	r1, [r2, #4]
 8003874:	e7ea      	b.n	800384c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 8003876:	f242 7210 	movw	r2, #10000	; 0x2710
 800387a:	4293      	cmp	r3, r2
 800387c:	f000 80ab 	beq.w	80039d6 <DisplayStatus.part.0+0x1b2>
 8003880:	4a62      	ldr	r2, [pc, #392]	; (8003a0c <DisplayStatus.part.0+0x1e8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d106      	bne.n	8003894 <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 8003886:	4b62      	ldr	r3, [pc, #392]	; (8003a10 <DisplayStatus.part.0+0x1ec>)
 8003888:	4a5d      	ldr	r2, [pc, #372]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 800388a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800388e:	6010      	str	r0, [r2, #0]
 8003890:	8091      	strh	r1, [r2, #4]
 8003892:	e7db      	b.n	800384c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 8003894:	f242 3228 	movw	r2, #9000	; 0x2328
 8003898:	4293      	cmp	r3, r2
 800389a:	f040 808f 	bne.w	80039bc <DisplayStatus.part.0+0x198>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 800389e:	4b5d      	ldr	r3, [pc, #372]	; (8003a14 <DisplayStatus.part.0+0x1f0>)
 80038a0:	4a57      	ldr	r2, [pc, #348]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 80038a2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80038a6:	6010      	str	r0, [r2, #0]
 80038a8:	8091      	strh	r1, [r2, #4]
 80038aa:	e7cf      	b.n	800384c <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 80038ac:	4b5a      	ldr	r3, [pc, #360]	; (8003a18 <DisplayStatus.part.0+0x1f4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4e5a      	ldr	r6, [pc, #360]	; (8003a1c <DisplayStatus.part.0+0x1f8>)
 80038b2:	0c19      	lsrs	r1, r3, #16
 80038b4:	8033      	strh	r3, [r6, #0]
 80038b6:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 80038b8:	4b59      	ldr	r3, [pc, #356]	; (8003a20 <DisplayStatus.part.0+0x1fc>)
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d058      	beq.n	8003972 <DisplayStatus.part.0+0x14e>
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d179      	bne.n	80039b8 <DisplayStatus.part.0+0x194>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 80038c4:	4b57      	ldr	r3, [pc, #348]	; (8003a24 <DisplayStatus.part.0+0x200>)
 80038c6:	4d58      	ldr	r5, [pc, #352]	; (8003a28 <DisplayStatus.part.0+0x204>)
 80038c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80038cc:	6028      	str	r0, [r5, #0]
 80038ce:	7129      	strb	r1, [r5, #4]
		}
		switch (CurrentBW)
 80038d0:	4b56      	ldr	r3, [pc, #344]	; (8003a2c <DisplayStatus.part.0+0x208>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d056      	beq.n	8003986 <DisplayStatus.part.0+0x162>
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d16b      	bne.n	80039b4 <DisplayStatus.part.0+0x190>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 80038dc:	4b54      	ldr	r3, [pc, #336]	; (8003a30 <DisplayStatus.part.0+0x20c>)
 80038de:	4c55      	ldr	r4, [pc, #340]	; (8003a34 <DisplayStatus.part.0+0x210>)
 80038e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80038e4:	6020      	str	r0, [r4, #0]
 80038e6:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 80038e8:	4b53      	ldr	r3, [pc, #332]	; (8003a38 <DisplayStatus.part.0+0x214>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038f0:	d056      	beq.n	80039a0 <DisplayStatus.part.0+0x17c>
 80038f2:	f640 71ff 	movw	r1, #4095	; 0xfff
 80038f6:	428b      	cmp	r3, r1
 80038f8:	d062      	beq.n	80039c0 <DisplayStatus.part.0+0x19c>
 80038fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038fe:	4b4f      	ldr	r3, [pc, #316]	; (8003a3c <DisplayStatus.part.0+0x218>)
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 8003900:	bf04      	itt	eq
 8003902:	494f      	ldreq	r1, [pc, #316]	; (8003a40 <DisplayStatus.part.0+0x21c>)
 8003904:	6019      	streq	r1, [r3, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, volume);
 8003906:	9306      	str	r3, [sp, #24]
 8003908:	4b4e      	ldr	r3, [pc, #312]	; (8003a44 <DisplayStatus.part.0+0x220>)
 800390a:	9503      	str	r5, [sp, #12]
 800390c:	9402      	str	r4, [sp, #8]
 800390e:	ed93 7a00 	vldr	s14, [r3]
 8003912:	4b4d      	ldr	r3, [pc, #308]	; (8003a48 <DisplayStatus.part.0+0x224>)
 8003914:	9601      	str	r6, [sp, #4]
 8003916:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	484b      	ldr	r0, [pc, #300]	; (8003a4c <DisplayStatus.part.0+0x228>)
 800391e:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8003a50 <DisplayStatus.part.0+0x22c>
 8003922:	6804      	ldr	r4, [r0, #0]
 8003924:	9304      	str	r3, [sp, #16]
 8003926:	4b4b      	ldr	r3, [pc, #300]	; (8003a54 <DisplayStatus.part.0+0x230>)
 8003928:	9200      	str	r2, [sp, #0]
 800392a:	9405      	str	r4, [sp, #20]
 800392c:	494a      	ldr	r1, [pc, #296]	; (8003a58 <DisplayStatus.part.0+0x234>)
 800392e:	484b      	ldr	r0, [pc, #300]	; (8003a5c <DisplayStatus.part.0+0x238>)
 8003930:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003934:	edd3 7a00 	vldr	s15, [r3]
 8003938:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800393c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003940:	ec53 2b17 	vmov	r2, r3, d7
 8003944:	f00d f86e 	bl	8010a24 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8003948:	4844      	ldr	r0, [pc, #272]	; (8003a5c <DisplayStatus.part.0+0x238>)
 800394a:	f7fc fcc9 	bl	80002e0 <strlen>
 800394e:	4601      	mov	r1, r0
 8003950:	4842      	ldr	r0, [pc, #264]	; (8003a5c <DisplayStatus.part.0+0x238>)
 8003952:	b289      	uxth	r1, r1
 8003954:	f00a ffca 	bl	800e8ec <CDC_Transmit_FS>
	HAL_Delay(1);
 8003958:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 800395a:	b00a      	add	sp, #40	; 0x28
 800395c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8003960:	f002 b9c4 	b.w	8005cec <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 8003964:	4b3e      	ldr	r3, [pc, #248]	; (8003a60 <DisplayStatus.part.0+0x23c>)
 8003966:	4e2d      	ldr	r6, [pc, #180]	; (8003a1c <DisplayStatus.part.0+0x1f8>)
 8003968:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 800396a:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <DisplayStatus.part.0+0x1fc>)
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1a6      	bne.n	80038c0 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 8003972:	4b3c      	ldr	r3, [pc, #240]	; (8003a64 <DisplayStatus.part.0+0x240>)
 8003974:	4d2c      	ldr	r5, [pc, #176]	; (8003a28 <DisplayStatus.part.0+0x204>)
 8003976:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (CurrentBW)
 800397a:	4b2c      	ldr	r3, [pc, #176]	; (8003a2c <DisplayStatus.part.0+0x208>)
		case Fast: strcpy(StringAGC,"Fast"); break;
 800397c:	6028      	str	r0, [r5, #0]
		switch (CurrentBW)
 800397e:	781b      	ldrb	r3, [r3, #0]
		case Fast: strcpy(StringAGC,"Fast"); break;
 8003980:	7129      	strb	r1, [r5, #4]
		switch (CurrentBW)
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1a8      	bne.n	80038d8 <DisplayStatus.part.0+0xb4>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003986:	4b38      	ldr	r3, [pc, #224]	; (8003a68 <DisplayStatus.part.0+0x244>)
 8003988:	4c2a      	ldr	r4, [pc, #168]	; (8003a34 <DisplayStatus.part.0+0x210>)
 800398a:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (TxPowerOut)
 800398e:	4b2a      	ldr	r3, [pc, #168]	; (8003a38 <DisplayStatus.part.0+0x214>)
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003990:	80a1      	strh	r1, [r4, #4]
 8003992:	0c09      	lsrs	r1, r1, #16
		switch (TxPowerOut)
 8003994:	681b      	ldr	r3, [r3, #0]
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003996:	6020      	str	r0, [r4, #0]
		switch (TxPowerOut)
 8003998:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 800399c:	71a1      	strb	r1, [r4, #6]
		switch (TxPowerOut)
 800399e:	d1a8      	bne.n	80038f2 <DisplayStatus.part.0+0xce>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 80039a0:	4b26      	ldr	r3, [pc, #152]	; (8003a3c <DisplayStatus.part.0+0x218>)
 80039a2:	4932      	ldr	r1, [pc, #200]	; (8003a6c <DisplayStatus.part.0+0x248>)
 80039a4:	6019      	str	r1, [r3, #0]
 80039a6:	e7ae      	b.n	8003906 <DisplayStatus.part.0+0xe2>
		case LSB: strcpy(StringMode,"LSB"); break;
 80039a8:	4e1c      	ldr	r6, [pc, #112]	; (8003a1c <DisplayStatus.part.0+0x1f8>)
 80039aa:	4b31      	ldr	r3, [pc, #196]	; (8003a70 <DisplayStatus.part.0+0x24c>)
 80039ac:	6033      	str	r3, [r6, #0]
 80039ae:	e783      	b.n	80038b8 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 80039b0:	4b30      	ldr	r3, [pc, #192]	; (8003a74 <DisplayStatus.part.0+0x250>)
 80039b2:	e77c      	b.n	80038ae <DisplayStatus.part.0+0x8a>
 80039b4:	4c1f      	ldr	r4, [pc, #124]	; (8003a34 <DisplayStatus.part.0+0x210>)
 80039b6:	e797      	b.n	80038e8 <DisplayStatus.part.0+0xc4>
 80039b8:	4d1b      	ldr	r5, [pc, #108]	; (8003a28 <DisplayStatus.part.0+0x204>)
 80039ba:	e789      	b.n	80038d0 <DisplayStatus.part.0+0xac>
 80039bc:	4a10      	ldr	r2, [pc, #64]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 80039be:	e745      	b.n	800384c <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 80039c0:	4b1e      	ldr	r3, [pc, #120]	; (8003a3c <DisplayStatus.part.0+0x218>)
 80039c2:	492d      	ldr	r1, [pc, #180]	; (8003a78 <DisplayStatus.part.0+0x254>)
 80039c4:	6019      	str	r1, [r3, #0]
 80039c6:	e79e      	b.n	8003906 <DisplayStatus.part.0+0xe2>
		case 10: 		strcpy(StringStep,"  10 "); break;
 80039c8:	4b2c      	ldr	r3, [pc, #176]	; (8003a7c <DisplayStatus.part.0+0x258>)
 80039ca:	4a0d      	ldr	r2, [pc, #52]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 80039cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039d0:	6010      	str	r0, [r2, #0]
 80039d2:	8091      	strh	r1, [r2, #4]
 80039d4:	e73a      	b.n	800384c <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 80039d6:	4b2a      	ldr	r3, [pc, #168]	; (8003a80 <DisplayStatus.part.0+0x25c>)
 80039d8:	4a09      	ldr	r2, [pc, #36]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 80039da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039de:	6010      	str	r0, [r2, #0]
 80039e0:	8091      	strh	r1, [r2, #4]
 80039e2:	e733      	b.n	800384c <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 80039e4:	4b27      	ldr	r3, [pc, #156]	; (8003a84 <DisplayStatus.part.0+0x260>)
 80039e6:	4a06      	ldr	r2, [pc, #24]	; (8003a00 <DisplayStatus.part.0+0x1dc>)
 80039e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039ec:	6010      	str	r0, [r2, #0]
 80039ee:	8091      	strh	r1, [r2, #4]
 80039f0:	e72c      	b.n	800384c <DisplayStatus.part.0+0x28>
 80039f2:	4e0a      	ldr	r6, [pc, #40]	; (8003a1c <DisplayStatus.part.0+0x1f8>)
 80039f4:	e760      	b.n	80038b8 <DisplayStatus.part.0+0x94>
 80039f6:	bf00      	nop
 80039f8:	240062c0 	.word	0x240062c0
 80039fc:	0801a544 	.word	0x0801a544
 8003a00:	24007338 	.word	0x24007338
 8003a04:	24002098 	.word	0x24002098
 8003a08:	0801a534 	.word	0x0801a534
 8003a0c:	000186a0 	.word	0x000186a0
 8003a10:	0801a564 	.word	0x0801a564
 8003a14:	0801a554 	.word	0x0801a554
 8003a18:	0801a570 	.word	0x0801a570
 8003a1c:	24007330 	.word	0x24007330
 8003a20:	24002096 	.word	0x24002096
 8003a24:	0801a57c 	.word	0x0801a57c
 8003a28:	24007328 	.word	0x24007328
 8003a2c:	24002097 	.word	0x24002097
 8003a30:	0801a58c 	.word	0x0801a58c
 8003a34:	24007348 	.word	0x24007348
 8003a38:	24007368 	.word	0x24007368
 8003a3c:	24007340 	.word	0x24007340
 8003a40:	00776f4c 	.word	0x00776f4c
 8003a44:	2400ca4c 	.word	0x2400ca4c
 8003a48:	2400735c 	.word	0x2400735c
 8003a4c:	2400b88c 	.word	0x2400b88c
 8003a50:	3a83126f 	.word	0x3a83126f
 8003a54:	240072d4 	.word	0x240072d4
 8003a58:	0801a594 	.word	0x0801a594
 8003a5c:	24007474 	.word	0x24007474
 8003a60:	00425355 	.word	0x00425355
 8003a64:	0801a574 	.word	0x0801a574
 8003a68:	0801a584 	.word	0x0801a584
 8003a6c:	0064694d 	.word	0x0064694d
 8003a70:	0042534c 	.word	0x0042534c
 8003a74:	0801a56c 	.word	0x0801a56c
 8003a78:	0078614d 	.word	0x0078614d
 8003a7c:	0801a53c 	.word	0x0801a53c
 8003a80:	0801a55c 	.word	0x0801a55c
 8003a84:	0801a54c 	.word	0x0801a54c

08003a88 <HAL_ADC_ConvCpltCallback>:
{
 8003a88:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003a8a:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8003a8c:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8003a90:	490a      	ldr	r1, [pc, #40]	; (8003abc <HAL_ADC_ConvCpltCallback+0x34>)
 8003a92:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8003a96:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003a9a:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d1fa      	bne.n	8003a96 <HAL_ADC_ConvCpltCallback+0xe>
 8003aa0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003aa4:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	f7fd fe45 	bl	8001738 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 8003aae:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <HAL_ADC_ConvCpltCallback+0x38>)
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	701a      	strb	r2, [r3, #0]
}
 8003ab4:	bd08      	pop	{r3, pc}
 8003ab6:	bf00      	nop
 8003ab8:	240088a0 	.word	0x240088a0
 8003abc:	e000ed00 	.word	0xe000ed00
 8003ac0:	2400ca4a 	.word	0x2400ca4a

08003ac4 <HAL_ADC_ConvHalfCpltCallback>:
{
 8003ac4:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003ac6:	4b0b      	ldr	r3, [pc, #44]	; (8003af4 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8003ac8:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8003acc:	490a      	ldr	r1, [pc, #40]	; (8003af8 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8003ace:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8003ad2:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003ad6:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d1fa      	bne.n	8003ad2 <HAL_ADC_ConvHalfCpltCallback+0xe>
 8003adc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003ae0:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	f7fd fe27 	bl	8001738 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 8003aea:	4b04      	ldr	r3, [pc, #16]	; (8003afc <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
}
 8003af0:	bd08      	pop	{r3, pc}
 8003af2:	bf00      	nop
 8003af4:	240084a0 	.word	0x240084a0
 8003af8:	e000ed00 	.word	0xe000ed00
 8003afc:	2400ca4a 	.word	0x2400ca4a

08003b00 <HAL_DAC_ConvCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[BSIZE];
 8003b00:	4b01      	ldr	r3, [pc, #4]	; (8003b08 <HAL_DAC_ConvCpltCallbackCh1+0x8>)
 8003b02:	4a02      	ldr	r2, [pc, #8]	; (8003b0c <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 8003b04:	601a      	str	r2, [r3, #0]
}
 8003b06:	4770      	bx	lr
 8003b08:	24008474 	.word	0x24008474
 8003b0c:	24001c80 	.word	0x24001c80

08003b10 <HAL_DAC_ConvHalfCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[0];
 8003b10:	4b01      	ldr	r3, [pc, #4]	; (8003b18 <HAL_DAC_ConvHalfCpltCallbackCh1+0x8>)
 8003b12:	4a02      	ldr	r2, [pc, #8]	; (8003b1c <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>)
 8003b14:	601a      	str	r2, [r3, #0]
}
 8003b16:	4770      	bx	lr
 8003b18:	24008474 	.word	0x24008474
 8003b1c:	24001880 	.word	0x24001880

08003b20 <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003b20:	4907      	ldr	r1, [pc, #28]	; (8003b40 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 8003b22:	2002      	movs	r0, #2
 8003b24:	4b07      	ldr	r3, [pc, #28]	; (8003b44 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003b26:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8003b28:	4a07      	ldr	r2, [pc, #28]	; (8003b48 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 8003b2a:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003b2c:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8003b2e:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003b30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b34:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8003b36:	6853      	ldr	r3, [r2, #4]
 8003b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b3c:	6053      	str	r3, [r2, #4]
}
 8003b3e:	4770      	bx	lr
 8003b40:	2400b4bc 	.word	0x2400b4bc
 8003b44:	240072ee 	.word	0x240072ee
 8003b48:	2400b520 	.word	0x2400b520
 8003b4c:	00000000 	.word	0x00000000

08003b50 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 8003b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fdiff, fod, FMaxErr, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 8003b54:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 8003b56:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 8003b5a:	4aa9      	ldr	r2, [pc, #676]	; (8003e00 <SetWSPRPLLCoeff+0x2b0>)
{
 8003b5c:	ed2d 8b02 	vpush	{d8}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8003b60:	f20f 298c 	addw	r9, pc, #652	; 0x28c
 8003b64:	e9d9 8900 	ldrd	r8, r9, [r9]
{
 8003b68:	b08f      	sub	sp, #60	; 0x3c
	LastTXFreq = (float)TXFreq;
 8003b6a:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8003b6e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
	for (i = 0; i < 4; i++) {
 8003b72:	9305      	str	r3, [sp, #20]
 8003b74:	9b05      	ldr	r3, [sp, #20]
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	f200 80d0 	bhi.w	8003d1c <SetWSPRPLLCoeff+0x1cc>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 8003b7c:	4ba1      	ldr	r3, [pc, #644]	; (8003e04 <SetWSPRPLLCoeff+0x2b4>)
 8003b7e:	4604      	mov	r4, r0
 8003b80:	460d      	mov	r5, r1
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8003b82:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 8003e08 <SetWSPRPLLCoeff+0x2b8>
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
							&& ((XTalFreq * n / m) > 150000000.0)
 8003b86:	ed9f 2aa1 	vldr	s4, [pc, #644]	; 8003e0c <SetWSPRPLLCoeff+0x2bc>
						MinDiff = abs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8003b8a:	2001      	movs	r0, #1
					OutF = XTalFreq * n / m / p / od;
 8003b8c:	edd3 2a00 	vldr	s5, [r3]
 8003b90:	f8df c288 	ldr.w	ip, [pc, #648]	; 8003e1c <SetWSPRPLLCoeff+0x2cc>
							&& ((XTalFreq * n / m) < 960000000.0)) {
 8003b94:	ed9f 1a9e 	vldr	s2, [pc, #632]	; 8003e10 <SetWSPRPLLCoeff+0x2c0>
 8003b98:	4e9e      	ldr	r6, [pc, #632]	; (8003e14 <SetWSPRPLLCoeff+0x2c4>)
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8003b9a:	ed9f 3b97 	vldr	d3, [pc, #604]	; 8003df8 <SetWSPRPLLCoeff+0x2a8>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8003b9e:	ed9d 7a05 	vldr	s14, [sp, #20]
 8003ba2:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 8003ba6:	2102      	movs	r1, #2
			for (n = 2; n <= 512; n++) //was 1
 8003ba8:	f240 2e01 	movw	lr, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8003bac:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003bb0:	ee27 7a08 	vmul.f32	s14, s14, s16
 8003bb4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003bb8:	ee37 7b00 	vadd.f64	d7, d7, d0
 8003bbc:	ed8d 7b06 	vstr	d7, [sp, #24]
		MinDiff = 999999999;
 8003bc0:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
					OutF = XTalFreq * n / m / p / od;
 8003bc4:	ee07 1a90 	vmov	s15, r1
			for (n = 2; n <= 512; n++) //was 1
 8003bc8:	2202      	movs	r2, #2
					OutF = XTalFreq * n / m / p / od;
 8003bca:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8003bce:	eec8 1a84 	vdiv.f32	s3, s17, s8
 8003bd2:	ee07 2a90 	vmov	s15, r2
				for (p = 2; p <= 128; p += 2) {
 8003bd6:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 8003bd8:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8003bdc:	ee64 4aa2 	vmul.f32	s9, s9, s5
							&& ((XTalFreq * n / m) > 150000000.0)
 8003be0:	ee64 7aa1 	vmul.f32	s15, s9, s3
 8003be4:	eef4 7a42 	vcmp.f32	s15, s4
 8003be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bec:	dd05      	ble.n	8003bfa <SetWSPRPLLCoeff+0xaa>
 8003bee:	eef4 7ac1 	vcmpe.f32	s15, s2
 8003bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf6:	f100 80b2 	bmi.w	8003d5e <SetWSPRPLLCoeff+0x20e>
					OutF = XTalFreq * n / m / p / od;
 8003bfa:	ee07 3a90 	vmov	s15, r3
 8003bfe:	3302      	adds	r3, #2
 8003c00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c04:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003c08:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8003c0c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003c10:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8003c14:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003c18:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8003c1c:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8003c20:	ee37 7b45 	vsub.f64	d7, d7, d5
 8003c24:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c2c:	dd03      	ble.n	8003c36 <SetWSPRPLLCoeff+0xe6>
 8003c2e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003c32:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
				for (p = 2; p <= 128; p += 2) {
 8003c36:	2b82      	cmp	r3, #130	; 0x82
 8003c38:	d1df      	bne.n	8003bfa <SetWSPRPLLCoeff+0xaa>
			for (n = 2; n <= 512; n++) //was 1
 8003c3a:	3201      	adds	r2, #1
 8003c3c:	4572      	cmp	r2, lr
 8003c3e:	d1c8      	bne.n	8003bd2 <SetWSPRPLLCoeff+0x82>
		for (m = 2; m <= 25; m++) //was 64
 8003c40:	3101      	adds	r1, #1
 8003c42:	291a      	cmp	r1, #26
 8003c44:	d1be      	bne.n	8003bc4 <SetWSPRPLLCoeff+0x74>
		if (fn < 511) {
 8003c46:	9b01      	ldr	r3, [sp, #4]
 8003c48:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8003c4c:	f200 80ca 	bhi.w	8003de4 <SetWSPRPLLCoeff+0x294>
			OutF = XTalFreq * fn / fm / fp / fod;
 8003c50:	ed9d 6a01 	vldr	s12, [sp, #4]
 8003c54:	eddd 6a00 	vldr	s13, [sp]
 8003c58:	eddd 7a02 	vldr	s15, [sp, #8]
 8003c5c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003c60:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c68:	ee26 6a22 	vmul.f32	s12, s12, s5
 8003c6c:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8003c70:	eddd 7a03 	vldr	s15, [sp, #12]
 8003c74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c7c:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003c80:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003c84:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8003c88:	9b01      	ldr	r3, [sp, #4]
 8003c8a:	eddd 6a00 	vldr	s13, [sp]
 8003c8e:	eddd 7a02 	vldr	s15, [sp, #8]
 8003c92:	3301      	adds	r3, #1
 8003c94:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c9c:	ee06 3a10 	vmov	s12, r3
 8003ca0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003ca4:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8003ca8:	eddd 7a03 	vldr	s15, [sp, #12]
 8003cac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cb0:	ee26 6a22 	vmul.f32	s12, s12, s5
 8003cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cb8:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003cbc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003cc0:	ed8d 7b08 	vstr	d7, [sp, #32]
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8003cc4:	ed9d 5b06 	vldr	d5, [sp, #24]
 8003cc8:	ed9d 4b0a 	vldr	d4, [sp, #40]	; 0x28
 8003ccc:	ed9d 6b08 	vldr	d6, [sp, #32]
 8003cd0:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8003cd4:	ee35 5b44 	vsub.f64	d5, d5, d4
 8003cd8:	ee36 6b47 	vsub.f64	d6, d6, d7
 8003cdc:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 8003ce0:	ee27 7b03 	vmul.f64	d7, d7, d3
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8003ce4:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8003ce8:	ed8d 7a04 	vstr	s14, [sp, #16]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8003cec:	9b04      	ldr	r3, [sp, #16]
 8003cee:	f003 0307 	and.w	r3, r3, #7
 8003cf2:	8033      	strh	r3, [r6, #0]
 8003cf4:	f8ac 3000 	strh.w	r3, [ip]
		FracDiv >>= 0x03;
 8003cf8:	9b04      	ldr	r3, [sp, #16]
 8003cfa:	08db      	lsrs	r3, r3, #3
 8003cfc:	9304      	str	r3, [sp, #16]
		FracDivCoeff[i] = FracDiv;
 8003cfe:	9a04      	ldr	r2, [sp, #16]
 8003d00:	9b05      	ldr	r3, [sp, #20]
 8003d02:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 8003d06:	9a05      	ldr	r2, [sp, #20]
	for (i = 0; i < 4; i++) {
 8003d08:	9b05      	ldr	r3, [sp, #20]
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	9305      	str	r3, [sp, #20]
		FracPWMCoeff[i] = FracDivPWM;
 8003d0e:	8833      	ldrh	r3, [r6, #0]
 8003d10:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
	for (i = 0; i < 4; i++) {
 8003d14:	9b05      	ldr	r3, [sp, #20]
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	f67f af41 	bls.w	8003b9e <SetWSPRPLLCoeff+0x4e>
	}
	__HAL_RCC_PLL2_DISABLE();
 8003d1c:	4a3e      	ldr	r2, [pc, #248]	; (8003e18 <SetWSPRPLLCoeff+0x2c8>)
 8003d1e:	6813      	ldr	r3, [r2, #0]
 8003d20:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d24:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 8003d26:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003d28:	9900      	ldr	r1, [sp, #0]
 8003d2a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003d2e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8003d32:	6293      	str	r3, [r2, #40]	; 0x28
 8003d34:	9901      	ldr	r1, [sp, #4]
 8003d36:	9b02      	ldr	r3, [sp, #8]
 8003d38:	3901      	subs	r1, #1
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003d40:	025b      	lsls	r3, r3, #9
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	430b      	orrs	r3, r1
 8003d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d4a:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8003d4c:	6813      	ldr	r3, [r2, #0]
 8003d4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d52:	6013      	str	r3, [r2, #0]
}
 8003d54:	b00f      	add	sp, #60	; 0x3c
 8003d56:	ecbd 8b02 	vpop	{d8}
 8003d5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					OutF = XTalFreq * n / m / p / od;
 8003d5e:	ee07 3a90 	vmov	s15, r3
 8003d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d66:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003d6a:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8003d6e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003d72:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8003d76:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003d7a:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8003d7e:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8003d82:	ee37 7b45 	vsub.f64	d7, d7, d5
 8003d86:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8e:	d521      	bpl.n	8003dd4 <SetWSPRPLLCoeff+0x284>
 8003d90:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003d94:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8003d98:	ee37 7b46 	vsub.f64	d7, d7, d6
 8003d9c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8003da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003da4:	dd16      	ble.n	8003dd4 <SetWSPRPLLCoeff+0x284>
						MinDiff = abs(OutF - TF);
 8003da6:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8003daa:	ed9d 6b06 	vldr	d6, [sp, #24]
 8003dae:	ee37 7b46 	vsub.f64	d7, d7, d6
 8003db2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8003db6:	ee17 7a10 	vmov	r7, s14
 8003dba:	2f00      	cmp	r7, #0
 8003dbc:	bfb8      	it	lt
 8003dbe:	427f      	neglt	r7, r7
 8003dc0:	ee07 7a10 	vmov	s14, r7
 8003dc4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8003dc8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
						fp = p;
 8003dcc:	9302      	str	r3, [sp, #8]
						fn = n;
 8003dce:	9201      	str	r2, [sp, #4]
						fm = m;
 8003dd0:	9100      	str	r1, [sp, #0]
						fod = od;
 8003dd2:	9003      	str	r0, [sp, #12]
				for (p = 2; p <= 128; p += 2) {
 8003dd4:	3302      	adds	r3, #2
 8003dd6:	2b82      	cmp	r3, #130	; 0x82
 8003dd8:	d1c1      	bne.n	8003d5e <SetWSPRPLLCoeff+0x20e>
			for (n = 2; n <= 512; n++) //was 1
 8003dda:	3201      	adds	r2, #1
 8003ddc:	4572      	cmp	r2, lr
 8003dde:	f47f aef8 	bne.w	8003bd2 <SetWSPRPLLCoeff+0x82>
 8003de2:	e72d      	b.n	8003c40 <SetWSPRPLLCoeff+0xf0>
			FracDiv = 8191 * 8;
 8003de4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003de8:	9304      	str	r3, [sp, #16]
 8003dea:	e77f      	b.n	8003cec <SetWSPRPLLCoeff+0x19c>
 8003dec:	f3af 8000 	nop.w
 8003df0:	ff800000 	.word	0xff800000
 8003df4:	41cdcd64 	.word	0x41cdcd64
 8003df8:	00000000 	.word	0x00000000
 8003dfc:	40f00000 	.word	0x40f00000
 8003e00:	240072e0 	.word	0x240072e0
 8003e04:	2400847c 	.word	0x2400847c
 8003e08:	3fbb7e91 	.word	0x3fbb7e91
 8003e0c:	4d0f0d18 	.word	0x4d0f0d18
 8003e10:	4e64e1c0 	.word	0x4e64e1c0
 8003e14:	240062b4 	.word	0x240062b4
 8003e18:	58024400 	.word	0x58024400
 8003e1c:	240072e4 	.word	0x240072e4

08003e20 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8003e20:	4a90      	ldr	r2, [pc, #576]	; (8004064 <SetTXPLL+0x244>)
 8003e22:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8003e26:	4b90      	ldr	r3, [pc, #576]	; (8004068 <SetTXPLL+0x248>)
	for (m = 2; m <= 25; m++) //was 64
 8003e28:	2002      	movs	r0, #2
				OutF = XTalFreq * n / m / p / od;
 8003e2a:	edd2 5a00 	vldr	s11, [r2]
		for (n = 2; n <= 512; n++) //was 1
 8003e2e:	f240 2c01 	movw	ip, #513	; 0x201
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003e32:	ed9f 5a8e 	vldr	s10, [pc, #568]	; 800406c <SetTXPLL+0x24c>
 8003e36:	ed9f 4a8e 	vldr	s8, [pc, #568]	; 8004070 <SetTXPLL+0x250>
{
 8003e3a:	b410      	push	{r4}
					MinDiff = abs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 8003e3c:	2401      	movs	r4, #1
{
 8003e3e:	b08b      	sub	sp, #44	; 0x2c
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8003e40:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 8003e42:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 8003e44:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8003e48:	2102      	movs	r1, #2
				OutF = XTalFreq * n / m / p / od;
 8003e4a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003e4e:	eec3 4a86 	vdiv.f32	s9, s7, s12
 8003e52:	ee07 1a90 	vmov	s15, r1
			for (p = 2; p <= 128; p+=2)
 8003e56:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8003e58:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003e5c:	ee66 6aa5 	vmul.f32	s13, s13, s11
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003e60:	ee66 7aa4 	vmul.f32	s15, s13, s9
 8003e64:	eef4 7a45 	vcmp.f32	s15, s10
 8003e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e6c:	dd05      	ble.n	8003e7a <SetTXPLL+0x5a>
 8003e6e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8003e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e76:	f100 80b6 	bmi.w	8003fe6 <SetTXPLL+0x1c6>
				OutF = XTalFreq * n / m / p / od;
 8003e7a:	ee07 3a90 	vmov	s15, r3
 8003e7e:	3302      	adds	r3, #2
 8003e80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003e88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e8c:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003e90:	eddd 7a02 	vldr	s15, [sp, #8]
 8003e94:	ed9d 7a03 	vldr	s14, [sp, #12]
 8003e98:	ee70 7a67 	vsub.f32	s15, s0, s15
 8003e9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea4:	dd00      	ble.n	8003ea8 <SetTXPLL+0x88>
 8003ea6:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 8003ea8:	2b82      	cmp	r3, #130	; 0x82
 8003eaa:	d1e6      	bne.n	8003e7a <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 8003eac:	3101      	adds	r1, #1
 8003eae:	4561      	cmp	r1, ip
 8003eb0:	d1cf      	bne.n	8003e52 <SetTXPLL+0x32>
	for (m = 2; m <= 25; m++) //was 64
 8003eb2:	3001      	adds	r0, #1
 8003eb4:	281a      	cmp	r0, #26
 8003eb6:	d1c5      	bne.n	8003e44 <SetTXPLL+0x24>
				}
			}
		}
	}
	if (fn < 511)
 8003eb8:	9b05      	ldr	r3, [sp, #20]
 8003eba:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8003ebe:	f200 80cd 	bhi.w	800405c <SetTXPLL+0x23c>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 8003ec2:	eddd 6a05 	vldr	s13, [sp, #20]
 8003ec6:	ed9d 7a04 	vldr	s14, [sp, #16]
 8003eca:	eddd 7a06 	vldr	s15, [sp, #24]
 8003ece:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003ed2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003ed6:	ed9d 6a07 	vldr	s12, [sp, #28]
 8003eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8003ede:	ed9f 5a65 	vldr	s10, [pc, #404]	; 8004074 <SetTXPLL+0x254>
		OutF = XTalFreq * fn / fm / fp / fod;
 8003ee2:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003ee6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8003eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ef6:	ed8d 7a02 	vstr	s14, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8003efa:	9b05      	ldr	r3, [sp, #20]
 8003efc:	ed9d 7a04 	vldr	s14, [sp, #16]
 8003f00:	eddd 7a06 	vldr	s15, [sp, #24]
 8003f04:	3301      	adds	r3, #1
 8003f06:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003f0a:	ed9d 6a07 	vldr	s12, [sp, #28]
 8003f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f12:	ee06 3a90 	vmov	s13, r3
 8003f16:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003f1a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f22:	ee66 5aa5 	vmul.f32	s11, s13, s11
 8003f26:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003f2a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8003f2e:	ed8d 7a01 	vstr	s14, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8003f32:	eddd 6a02 	vldr	s13, [sp, #8]
 8003f36:	ed9d 7a01 	vldr	s14, [sp, #4]
 8003f3a:	eddd 7a02 	vldr	s15, [sp, #8]
 8003f3e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8003f42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f46:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8003f4a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8003f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f52:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 8003f56:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 8003f5a:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 8003f5c:	4a46      	ldr	r2, [pc, #280]	; (8004078 <SetTXPLL+0x258>)
	TXFreqError = MinDiff;
 8003f5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f62:	4b46      	ldr	r3, [pc, #280]	; (800407c <SetTXPLL+0x25c>)
 8003f64:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 8003f68:	6813      	ldr	r3, [r2, #0]
 8003f6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f6e:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8003f70:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003f72:	9904      	ldr	r1, [sp, #16]
 8003f74:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003f78:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8003f7c:	6293      	str	r3, [r2, #40]	; 0x28
 8003f7e:	9905      	ldr	r1, [sp, #20]
 8003f80:	9b06      	ldr	r3, [sp, #24]
 8003f82:	3901      	subs	r1, #1
 8003f84:	3b01      	subs	r3, #1
 8003f86:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003f8a:	025b      	lsls	r3, r3, #9
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	430b      	orrs	r3, r1
 8003f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f94:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8003f96:	6813      	ldr	r3, [r2, #0]
 8003f98:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f9c:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 8003f9e:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 8003fa0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003fa2:	f023 0310 	bic.w	r3, r3, #16
 8003fa6:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8003fa8:	9009      	str	r0, [sp, #36]	; 0x24
 8003faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fac:	2b31      	cmp	r3, #49	; 0x31
 8003fae:	d80b      	bhi.n	8003fc8 <SetTXPLL+0x1a8>
		i++;
 8003fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 8003fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 8003fbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8003fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fc4:	2b31      	cmp	r3, #49	; 0x31
 8003fc6:	d9f3      	bls.n	8003fb0 <SetTXPLL+0x190>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8003fc8:	4a2b      	ldr	r2, [pc, #172]	; (8004078 <SetTXPLL+0x258>)
 8003fca:	4b2d      	ldr	r3, [pc, #180]	; (8004080 <SetTXPLL+0x260>)
 8003fcc:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 8003fce:	4003      	ands	r3, r0
 8003fd0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003fd4:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8003fd6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003fd8:	f043 0310 	orr.w	r3, r3, #16
 8003fdc:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 8003fde:	b00b      	add	sp, #44	; 0x2c
 8003fe0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fe4:	4770      	bx	lr
				OutF = XTalFreq * n / m / p / od;
 8003fe6:	ee07 3a90 	vmov	s15, r3
 8003fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ff6:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003ffa:	eddd 7a02 	vldr	s15, [sp, #8]
 8003ffe:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004002:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004006:	eef4 7ac7 	vcmpe.f32	s15, s14
 800400a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400e:	d51d      	bpl.n	800404c <SetTXPLL+0x22c>
 8004010:	eddd 7a02 	vldr	s15, [sp, #8]
 8004014:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004018:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800401c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004020:	dd14      	ble.n	800404c <SetTXPLL+0x22c>
					MinDiff = abs(OutF - TF);
 8004022:	eddd 7a02 	vldr	s15, [sp, #8]
 8004026:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800402a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800402e:	ee17 2a90 	vmov	r2, s15
 8004032:	2a00      	cmp	r2, #0
 8004034:	bfb8      	it	lt
 8004036:	4252      	neglt	r2, r2
 8004038:	ee07 2a90 	vmov	s15, r2
 800403c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004040:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 8004044:	9306      	str	r3, [sp, #24]
					fn = n;
 8004046:	9105      	str	r1, [sp, #20]
					fm = m;
 8004048:	9004      	str	r0, [sp, #16]
					fod = od;
 800404a:	9407      	str	r4, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 800404c:	3302      	adds	r3, #2
 800404e:	2b82      	cmp	r3, #130	; 0x82
 8004050:	d1c9      	bne.n	8003fe6 <SetTXPLL+0x1c6>
		for (n = 2; n <= 512; n++) //was 1
 8004052:	3101      	adds	r1, #1
 8004054:	4561      	cmp	r1, ip
 8004056:	f47f aefc 	bne.w	8003e52 <SetTXPLL+0x32>
 800405a:	e72a      	b.n	8003eb2 <SetTXPLL+0x92>
		FracDiv = 8191;
 800405c:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004060:	9308      	str	r3, [sp, #32]
 8004062:	e778      	b.n	8003f56 <SetTXPLL+0x136>
 8004064:	2400847c 	.word	0x2400847c
 8004068:	4e6e6b28 	.word	0x4e6e6b28
 800406c:	4d0f0d18 	.word	0x4d0f0d18
 8004070:	4e64e1c0 	.word	0x4e64e1c0
 8004074:	46000000 	.word	0x46000000
 8004078:	58024400 	.word	0x58024400
 800407c:	2400735c 	.word	0x2400735c
 8004080:	ffff0007 	.word	0xffff0007
 8004084:	00000000 	.word	0x00000000

08004088 <UserInput>:
{
 8004088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if (WSPRBeaconState == SEND_WSPR)
 800408c:	4d84      	ldr	r5, [pc, #528]	; (80042a0 <UserInput+0x218>)
{
 800408e:	b08d      	sub	sp, #52	; 0x34
	if (WSPRBeaconState == SEND_WSPR)
 8004090:	782e      	ldrb	r6, [r5, #0]
 8004092:	2e02      	cmp	r6, #2
 8004094:	f000 812c 	beq.w	80042f0 <UserInput+0x268>
	if (USBRXLength)
 8004098:	4b82      	ldr	r3, [pc, #520]	; (80042a4 <UserInput+0x21c>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	b32a      	cbz	r2, 80040ea <UserInput+0x62>
		result = HAL_OK;
 800409e:	2200      	movs	r2, #0
 80040a0:	f88d 2017 	strb.w	r2, [sp, #23]
		USBRXLength = 0;
 80040a4:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 80040a6:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80040aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80040ae:	b32b      	cbz	r3, 80040fc <UserInput+0x74>
 80040b0:	4c7d      	ldr	r4, [pc, #500]	; (80042a8 <UserInput+0x220>)
	EncVal = TIM4->CNT;
 80040b2:	4b7e      	ldr	r3, [pc, #504]	; (80042ac <UserInput+0x224>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80040b4:	4d7e      	ldr	r5, [pc, #504]	; (80042b0 <UserInput+0x228>)
	EncVal = TIM4->CNT;
 80040b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80040b8:	882a      	ldrh	r2, [r5, #0]
	EncVal = TIM4->CNT;
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	4e7d      	ldr	r6, [pc, #500]	; (80042b4 <UserInput+0x22c>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80040be:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 80040c0:	8033      	strh	r3, [r6, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80040c2:	b201      	sxth	r1, r0
 80040c4:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 80040c6:	2900      	cmp	r1, #0
 80040c8:	f2c0 80d8 	blt.w	800427c <UserInput+0x1f4>
	if (DiffEncVal > 0)
 80040cc:	d06d      	beq.n	80041aa <UserInput+0x122>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 80040ce:	f7fd f963 	bl	8001398 <FminusClicked>
	if (!DisableDisplay)
 80040d2:	7823      	ldrb	r3, [r4, #0]
 80040d4:	b913      	cbnz	r3, 80040dc <UserInput+0x54>
 80040d6:	f7ff fba5 	bl	8003824 <DisplayStatus.part.0>
	if (!DisableDisplay)
 80040da:	7823      	ldrb	r3, [r4, #0]
		LastEncVal = EncVal;
 80040dc:	8832      	ldrh	r2, [r6, #0]
 80040de:	802a      	strh	r2, [r5, #0]
	if (!DisableDisplay)
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d065      	beq.n	80041b0 <UserInput+0x128>
}
 80040e4:	b00d      	add	sp, #52	; 0x34
 80040e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		result = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	f88d 3017 	strb.w	r3, [sp, #23]
	if (result == HAL_OK)
 80040f0:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80040f4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1d9      	bne.n	80040b0 <UserInput+0x28>
		switch (UartRXString[0])
 80040fc:	4b6e      	ldr	r3, [pc, #440]	; (80042b8 <UserInput+0x230>)
		UartRXDataReady = RESET;
 80040fe:	496f      	ldr	r1, [pc, #444]	; (80042bc <UserInput+0x234>)
		switch (UartRXString[0])
 8004100:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 8004102:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8004104:	3b2b      	subs	r3, #43	; 0x2b
 8004106:	2b4c      	cmp	r3, #76	; 0x4c
 8004108:	f200 80b0 	bhi.w	800426c <UserInput+0x1e4>
 800410c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004110:	00ae01e3 	.word	0x00ae01e3
 8004114:	00ae01ce 	.word	0x00ae01ce
 8004118:	00ae00ae 	.word	0x00ae00ae
 800411c:	01fd0201 	.word	0x01fd0201
 8004120:	01f501f9 	.word	0x01f501f9
 8004124:	021d0221 	.word	0x021d0221
 8004128:	02150219 	.word	0x02150219
 800412c:	00ae0211 	.word	0x00ae0211
 8004130:	00ae00ae 	.word	0x00ae00ae
 8004134:	00ae00ae 	.word	0x00ae00ae
 8004138:	00ae00ae 	.word	0x00ae00ae
 800413c:	020d00ae 	.word	0x020d00ae
 8004140:	02050209 	.word	0x02050209
 8004144:	00ae00ae 	.word	0x00ae00ae
 8004148:	00ae00ae 	.word	0x00ae00ae
 800414c:	014900ae 	.word	0x014900ae
 8004150:	02cd02d2 	.word	0x02cd02d2
 8004154:	00ae00ae 	.word	0x00ae00ae
 8004158:	00ae00ae 	.word	0x00ae00ae
 800415c:	00ae00ae 	.word	0x00ae00ae
 8004160:	00ae00ae 	.word	0x00ae00ae
 8004164:	00ae00ae 	.word	0x00ae00ae
 8004168:	00ae02c7 	.word	0x00ae02c7
 800416c:	02b002b8 	.word	0x02b002b8
 8004170:	00ae00ae 	.word	0x00ae00ae
 8004174:	00ae00ae 	.word	0x00ae00ae
 8004178:	00ae00ae 	.word	0x00ae00ae
 800417c:	02a802ac 	.word	0x02a802ac
 8004180:	00ae02a4 	.word	0x00ae02a4
 8004184:	02a000ae 	.word	0x02a000ae
 8004188:	00a30271 	.word	0x00a30271
 800418c:	00ae00ae 	.word	0x00ae00ae
 8004190:	026d00ae 	.word	0x026d00ae
 8004194:	026900ae 	.word	0x026900ae
 8004198:	00ae00ae 	.word	0x00ae00ae
 800419c:	022900ae 	.word	0x022900ae
 80041a0:	01780225 	.word	0x01780225
 80041a4:	01520174 	.word	0x01520174
 80041a8:	014e      	.short	0x014e
	if (!DisableDisplay)
 80041aa:	7823      	ldrb	r3, [r4, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d199      	bne.n	80040e4 <UserInput+0x5c>
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80041b0:	4b43      	ldr	r3, [pc, #268]	; (80042c0 <UserInput+0x238>)
 80041b2:	4c44      	ldr	r4, [pc, #272]	; (80042c4 <UserInput+0x23c>)
 80041b4:	ed93 7a00 	vldr	s14, [r3]
 80041b8:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8004290 <UserInput+0x208>
 80041bc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80041c0:	ee27 0b00 	vmul.f64	d0, d7, d0
 80041c4:	f00f f8f8 	bl	80133b8 <log10>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 80041c8:	493f      	ldr	r1, [pc, #252]	; (80042c8 <UserInput+0x240>)
 80041ca:	4a40      	ldr	r2, [pc, #256]	; (80042cc <UserInput+0x244>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80041cc:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 80041d0:	4b3f      	ldr	r3, [pc, #252]	; (80042d0 <UserInput+0x248>)
 80041d2:	6808      	ldr	r0, [r1, #0]
 80041d4:	6812      	ldr	r2, [r2, #0]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	493e      	ldr	r1, [pc, #248]	; (80042d4 <UserInput+0x24c>)
 80041da:	9300      	str	r3, [sp, #0]
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80041dc:	ed9f 6b2e 	vldr	d6, [pc, #184]	; 8004298 <UserInput+0x210>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 80041e0:	e9cd 2001 	strd	r2, r0, [sp, #4]
 80041e4:	483c      	ldr	r0, [pc, #240]	; (80042d8 <UserInput+0x250>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80041e6:	eea0 7b06 	vfma.f64	d7, d0, d6
 80041ea:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 80041ee:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80041f2:	ed84 7a00 	vstr	s14, [r4]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 80041f6:	ec53 2b16 	vmov	r2, r3, d6
 80041fa:	f00c fc13 	bl	8010a24 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80041fe:	4836      	ldr	r0, [pc, #216]	; (80042d8 <UserInput+0x250>)
 8004200:	f7fc f86e 	bl	80002e0 <strlen>
 8004204:	4601      	mov	r1, r0
 8004206:	4834      	ldr	r0, [pc, #208]	; (80042d8 <UserInput+0x250>)
 8004208:	b289      	uxth	r1, r1
 800420a:	f00a fb6f 	bl	800e8ec <CDC_Transmit_FS>
	HAL_Delay(1);
 800420e:	2001      	movs	r0, #1
 8004210:	f001 fd6c 	bl	8005cec <HAL_Delay>
		if (OVFDetected)
 8004214:	4a31      	ldr	r2, [pc, #196]	; (80042dc <UserInput+0x254>)
 8004216:	8813      	ldrh	r3, [r2, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 80ac 	beq.w	8004376 <UserInput+0x2ee>
			OVFDetected--;
 800421e:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8004220:	492f      	ldr	r1, [pc, #188]	; (80042e0 <UserInput+0x258>)
 8004222:	4c2d      	ldr	r4, [pc, #180]	; (80042d8 <UserInput+0x250>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8004224:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 8004226:	b29b      	uxth	r3, r3
 8004228:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800422a:	4a2e      	ldr	r2, [pc, #184]	; (80042e4 <UserInput+0x25c>)
 800422c:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 800422e:	c907      	ldmia	r1, {r0, r1, r2}
 8004230:	c403      	stmia	r4!, {r0, r1}
 8004232:	f824 2b02 	strh.w	r2, [r4], #2
 8004236:	0c12      	lsrs	r2, r2, #16
 8004238:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 800423a:	4a2b      	ldr	r2, [pc, #172]	; (80042e8 <UserInput+0x260>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800423c:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 8004242:	2b00      	cmp	r3, #0
 8004244:	f040 809f 	bne.w	8004386 <UserInput+0x2fe>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004248:	6873      	ldr	r3, [r6, #4]
 800424a:	432b      	orrs	r3, r5
 800424c:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 800424e:	6853      	ldr	r3, [r2, #4]
 8004250:	432b      	orrs	r3, r5
 8004252:	6053      	str	r3, [r2, #4]
 8004254:	e097      	b.n	8004386 <UserInput+0x2fe>
			keyer_speed += 1;
 8004256:	4b25      	ldr	r3, [pc, #148]	; (80042ec <UserInput+0x264>)
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 800425c:	2832      	cmp	r0, #50	; 0x32
 800425e:	f340 822e 	ble.w	80046be <UserInput+0x636>
				keyer_speed = 50;
 8004262:	2232      	movs	r2, #50	; 0x32
 8004264:	4610      	mov	r0, r2
 8004266:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8004268:	f7fc fa14 	bl	8000694 <loadWPM>
	if (!DisableDisplay)
 800426c:	4c0e      	ldr	r4, [pc, #56]	; (80042a8 <UserInput+0x220>)
 800426e:	7823      	ldrb	r3, [r4, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	f47f af1e 	bne.w	80040b2 <UserInput+0x2a>
 8004276:	f7ff fad5 	bl	8003824 <DisplayStatus.part.0>
 800427a:	e71a      	b.n	80040b2 <UserInput+0x2a>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 800427c:	1ad0      	subs	r0, r2, r3
 800427e:	b280      	uxth	r0, r0
 8004280:	f7fd f820 	bl	80012c4 <FplusClicked>
	if (!DisableDisplay)
 8004284:	7823      	ldrb	r3, [r4, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	f47f af28 	bne.w	80040dc <UserInput+0x54>
 800428c:	e723      	b.n	80040d6 <UserInput+0x4e>
 800428e:	bf00      	nop
 8004290:	00000000 	.word	0x00000000
 8004294:	409f4000 	.word	0x409f4000
 8004298:	9916f6a6 	.word	0x9916f6a6
 800429c:	400a93fc 	.word	0x400a93fc
 80042a0:	24008479 	.word	0x24008479
 80042a4:	2400736c 	.word	0x2400736c
 80042a8:	240020b0 	.word	0x240020b0
 80042ac:	40000800 	.word	0x40000800
 80042b0:	240072dc 	.word	0x240072dc
 80042b4:	240020b2 	.word	0x240020b2
 80042b8:	24007374 	.word	0x24007374
 80042bc:	24007372 	.word	0x24007372
 80042c0:	240072f8 	.word	0x240072f8
 80042c4:	24007300 	.word	0x24007300
 80042c8:	24007354 	.word	0x24007354
 80042cc:	24007350 	.word	0x24007350
 80042d0:	24002099 	.word	0x24002099
 80042d4:	0801a5f0 	.word	0x0801a5f0
 80042d8:	24007474 	.word	0x24007474
 80042dc:	240072ee 	.word	0x240072ee
 80042e0:	0801a614 	.word	0x0801a614
 80042e4:	2400b4bc 	.word	0x2400b4bc
 80042e8:	2400b520 	.word	0x2400b520
 80042ec:	2400b88c 	.word	0x2400b88c


void TXSwitch(uint8_t Status)
{

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f0:	2400      	movs	r4, #0
		LED_YELLOW_ON;
	}
	else
	{
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80042f2:	f44f 7800 	mov.w	r8, #512	; 0x200
 80042f6:	f04f 0901 	mov.w	r9, #1
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 80042fa:	f7ff f9a5 	bl	8003648 <SendWSPR>
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042fe:	a906      	add	r1, sp, #24
 8004300:	48c3      	ldr	r0, [pc, #780]	; (8004610 <UserInput+0x588>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004302:	940a      	str	r4, [sp, #40]	; 0x28
 8004304:	e9cd 6408 	strd	r6, r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004308:	e9cd 8906 	strd	r8, r9, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800430c:	f004 fb38 	bl	8008980 <HAL_GPIO_Init>

		RELAY_TX_OFF;
 8004310:	4622      	mov	r2, r4
 8004312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004316:	48bf      	ldr	r0, [pc, #764]	; (8004614 <UserInput+0x58c>)
 8004318:	f004 fc72 	bl	8008c00 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800431c:	4622      	mov	r2, r4
 800431e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004322:	48bd      	ldr	r0, [pc, #756]	; (8004618 <UserInput+0x590>)
 8004324:	f004 fc6c 	bl	8008c00 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004328:	4bbc      	ldr	r3, [pc, #752]	; (800461c <UserInput+0x594>)
		TXCarrierEnabled = 1;
		LED_GREEN_ON;
	}
	else
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800432a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800432e:	48b9      	ldr	r0, [pc, #740]	; (8004614 <UserInput+0x58c>)
 8004330:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 8004332:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004334:	940a      	str	r4, [sp, #40]	; 0x28
 8004336:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800433a:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800433e:	f004 fc5f 	bl	8008c00 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8004342:	4623      	mov	r3, r4
 8004344:	4622      	mov	r2, r4
 8004346:	2110      	movs	r1, #16
 8004348:	48b5      	ldr	r0, [pc, #724]	; (8004620 <UserInput+0x598>)
 800434a:	f002 ff6d 	bl	8007228 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 800434e:	4bb5      	ldr	r3, [pc, #724]	; (8004624 <UserInput+0x59c>)
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004350:	2202      	movs	r2, #2
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004352:	a906      	add	r1, sp, #24
		TXCarrierEnabled = 0;
 8004354:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004356:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004358:	48ad      	ldr	r0, [pc, #692]	; (8004610 <UserInput+0x588>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800435a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800435e:	e9cd 8906 	strd	r8, r9, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004362:	f004 fb0d 	bl	8008980 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8004366:	4622      	mov	r2, r4
 8004368:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800436c:	48aa      	ldr	r0, [pc, #680]	; (8004618 <UserInput+0x590>)
 800436e:	f004 fc47 	bl	8008c00 <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 8004372:	702c      	strb	r4, [r5, #0]
 8004374:	e690      	b.n	8004098 <UserInput+0x10>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 8004376:	4aac      	ldr	r2, [pc, #688]	; (8004628 <UserInput+0x5a0>)
 8004378:	4bac      	ldr	r3, [pc, #688]	; (800462c <UserInput+0x5a4>)
 800437a:	ca07      	ldmia	r2, {r0, r1, r2}
 800437c:	0c14      	lsrs	r4, r2, #16
 800437e:	c303      	stmia	r3!, {r0, r1}
 8004380:	f823 2b02 	strh.w	r2, [r3], #2
 8004384:	701c      	strb	r4, [r3, #0]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8004386:	48a9      	ldr	r0, [pc, #676]	; (800462c <UserInput+0x5a4>)
 8004388:	f7fb ffaa 	bl	80002e0 <strlen>
 800438c:	4601      	mov	r1, r0
 800438e:	48a7      	ldr	r0, [pc, #668]	; (800462c <UserInput+0x5a4>)
 8004390:	b289      	uxth	r1, r1
 8004392:	f00a faab 	bl	800e8ec <CDC_Transmit_FS>
	HAL_Delay(1);
 8004396:	2001      	movs	r0, #1
}
 8004398:	b00d      	add	sp, #52	; 0x34
 800439a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(1);
 800439e:	f001 bca5 	b.w	8005cec <HAL_Delay>
			TxPowerOut = LOW_POWER_OUT;
 80043a2:	4ba3      	ldr	r3, [pc, #652]	; (8004630 <UserInput+0x5a8>)
 80043a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043a8:	601a      	str	r2, [r3, #0]
			break;
 80043aa:	e75f      	b.n	800426c <UserInput+0x1e4>
			SetBW((Bwidth)Wide);  break;
 80043ac:	2001      	movs	r0, #1
 80043ae:	f7fc fdbb 	bl	8000f28 <SetBW>
 80043b2:	e75b      	b.n	800426c <UserInput+0x1e4>
	__HAL_RCC_PLL2FRACN_DISABLE();
 80043b4:	4a9f      	ldr	r2, [pc, #636]	; (8004634 <UserInput+0x5ac>)
	for (i=0; i< 50; i++)
 80043b6:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 80043b8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80043ba:	f023 0310 	bic.w	r3, r3, #16
 80043be:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 80043c0:	9106      	str	r1, [sp, #24]
 80043c2:	9b06      	ldr	r3, [sp, #24]
 80043c4:	2b31      	cmp	r3, #49	; 0x31
 80043c6:	d80b      	bhi.n	80043e0 <UserInput+0x358>
		i++;
 80043c8:	9b06      	ldr	r3, [sp, #24]
 80043ca:	3301      	adds	r3, #1
 80043cc:	9306      	str	r3, [sp, #24]
		i--;
 80043ce:	9b06      	ldr	r3, [sp, #24]
 80043d0:	3b01      	subs	r3, #1
 80043d2:	9306      	str	r3, [sp, #24]
	for (i=0; i< 50; i++)
 80043d4:	9b06      	ldr	r3, [sp, #24]
 80043d6:	3301      	adds	r3, #1
 80043d8:	9306      	str	r3, [sp, #24]
 80043da:	9b06      	ldr	r3, [sp, #24]
 80043dc:	2b31      	cmp	r3, #49	; 0x31
 80043de:	d9f3      	bls.n	80043c8 <UserInput+0x340>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 80043e0:	4a94      	ldr	r2, [pc, #592]	; (8004634 <UserInput+0x5ac>)
 80043e2:	4b95      	ldr	r3, [pc, #596]	; (8004638 <UserInput+0x5b0>)
 80043e4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80043e6:	400b      	ands	r3, r1
 80043e8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80043ec:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 80043ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80043f0:	f043 0310 	orr.w	r3, r3, #16
 80043f4:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80043f6:	e739      	b.n	800426c <UserInput+0x1e4>
			SetMode((Mode)USB); break;
 80043f8:	2002      	movs	r0, #2
 80043fa:	f7fc ff09 	bl	8001210 <SetMode>
 80043fe:	e735      	b.n	800426c <UserInput+0x1e4>
		if (LastTXFreq != LOfreq)
 8004400:	4d8e      	ldr	r5, [pc, #568]	; (800463c <UserInput+0x5b4>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004402:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8004404:	4c8e      	ldr	r4, [pc, #568]	; (8004640 <UserInput+0x5b8>)
		TransmissionEnabled = 1;
 8004406:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 8004408:	ed95 0a00 	vldr	s0, [r5]
 800440c:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8004410:	4a82      	ldr	r2, [pc, #520]	; (800461c <UserInput+0x594>)
		if (LastTXFreq != LOfreq)
 8004412:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004416:	930a      	str	r3, [sp, #40]	; 0x28
		TransmissionEnabled = 1;
 8004418:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 800441a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800441e:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004422:	e9cd 3308 	strd	r3, r3, [sp, #32]
		if (LastTXFreq != LOfreq)
 8004426:	f040 814f 	bne.w	80046c8 <UserInput+0x640>
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800442a:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800442c:	f44f 7600 	mov.w	r6, #512	; 0x200
 8004430:	2702      	movs	r7, #2
 8004432:	f04f 0800 	mov.w	r8, #0
 8004436:	f04f 0903 	mov.w	r9, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800443a:	a906      	add	r1, sp, #24
 800443c:	4874      	ldr	r0, [pc, #464]	; (8004610 <UserInput+0x588>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800443e:	940a      	str	r4, [sp, #40]	; 0x28
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004440:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004444:	e9cd 8908 	strd	r8, r9, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004448:	f004 fa9a 	bl	8008980 <HAL_GPIO_Init>
		RELAY_TX_ON;
 800444c:	2201      	movs	r2, #1
 800444e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004452:	4870      	ldr	r0, [pc, #448]	; (8004614 <UserInput+0x58c>)
 8004454:	f004 fbd4 	bl	8008c00 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8004458:	2201      	movs	r2, #1
 800445a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800445e:	486e      	ldr	r0, [pc, #440]	; (8004618 <UserInput+0x590>)
 8004460:	f004 fbce 	bl	8008c00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8004464:	4622      	mov	r2, r4
 8004466:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800446a:	486a      	ldr	r0, [pc, #424]	; (8004614 <UserInput+0x58c>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800446c:	940a      	str	r4, [sp, #40]	; 0x28
 800446e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8004472:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8004476:	f004 fbc3 	bl	8008c00 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 800447a:	4b6d      	ldr	r3, [pc, #436]	; (8004630 <UserInput+0x5a8>)
 800447c:	4622      	mov	r2, r4
 800447e:	2110      	movs	r1, #16
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4867      	ldr	r0, [pc, #412]	; (8004620 <UserInput+0x598>)
 8004484:	f002 fed0 	bl	8007228 <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004488:	a906      	add	r1, sp, #24
 800448a:	4861      	ldr	r0, [pc, #388]	; (8004610 <UserInput+0x588>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800448c:	940a      	str	r4, [sp, #40]	; 0x28
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800448e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004492:	e9cd 8908 	strd	r8, r9, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004496:	f004 fa73 	bl	8008980 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 800449a:	2201      	movs	r2, #1
 800449c:	4b61      	ldr	r3, [pc, #388]	; (8004624 <UserInput+0x59c>)
		LED_GREEN_ON;
 800449e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80044a2:	485d      	ldr	r0, [pc, #372]	; (8004618 <UserInput+0x590>)
		TXCarrierEnabled = 1;
 80044a4:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 80044a6:	f004 fbab 	bl	8008c00 <HAL_GPIO_WritePin>
	}
}
 80044aa:	e6df      	b.n	800426c <UserInput+0x1e4>
			volume -= 0.1;
 80044ac:	4b65      	ldr	r3, [pc, #404]	; (8004644 <UserInput+0x5bc>)
			if (volume < 0)
 80044ae:	2200      	movs	r2, #0
			volume -= 0.1;
 80044b0:	ed93 7a00 	vldr	s14, [r3]
 80044b4:	ed9f 6b54 	vldr	d6, [pc, #336]	; 8004608 <UserInput+0x580>
 80044b8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80044bc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80044c0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 80044c4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80044c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			volume -= 0.1;
 80044cc:	bf54      	ite	pl
 80044ce:	ed83 7a00 	vstrpl	s14, [r3]
				volume = 0;
 80044d2:	601a      	strmi	r2, [r3, #0]
 80044d4:	e6ca      	b.n	800426c <UserInput+0x1e4>
			volume += 0.1;
 80044d6:	4b5b      	ldr	r3, [pc, #364]	; (8004644 <UserInput+0x5bc>)
			if (volume > 1.0)
 80044d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 80044dc:	ed93 7a00 	vldr	s14, [r3]
 80044e0:	ed9f 5b49 	vldr	d5, [pc, #292]	; 8004608 <UserInput+0x580>
 80044e4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80044e8:	ee37 7b05 	vadd.f64	d7, d7, d5
 80044ec:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80044f0:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 80044f4:	edc3 7a00 	vstr	s15, [r3]
 80044f8:	e6b8      	b.n	800426c <UserInput+0x1e4>
			SetFstep(4);  break;
 80044fa:	2004      	movs	r0, #4
 80044fc:	f7fc fec0 	bl	8001280 <SetFstep>
 8004500:	e6b4      	b.n	800426c <UserInput+0x1e4>
			SetFstep(5);  break;
 8004502:	2005      	movs	r0, #5
 8004504:	f7fc febc 	bl	8001280 <SetFstep>
 8004508:	e6b0      	b.n	800426c <UserInput+0x1e4>
			FplusClicked(2); break;
 800450a:	2002      	movs	r0, #2
 800450c:	f7fc feda 	bl	80012c4 <FplusClicked>
 8004510:	e6ac      	b.n	800426c <UserInput+0x1e4>
			FminusClicked(2); break;
 8004512:	2002      	movs	r0, #2
 8004514:	f7fc ff40 	bl	8001398 <FminusClicked>
 8004518:	e6a8      	b.n	800426c <UserInput+0x1e4>
			SendCWMessage(1); break;
 800451a:	2001      	movs	r0, #1
 800451c:	f7fc fb44 	bl	8000ba8 <SendCWMessage>
 8004520:	e6a4      	b.n	800426c <UserInput+0x1e4>
			SendCWMessage(0); break;
 8004522:	2000      	movs	r0, #0
 8004524:	f7fc fb40 	bl	8000ba8 <SendCWMessage>
 8004528:	e6a0      	b.n	800426c <UserInput+0x1e4>
			DisableDisplay = 1; break;
 800452a:	4c47      	ldr	r4, [pc, #284]	; (8004648 <UserInput+0x5c0>)
 800452c:	2301      	movs	r3, #1
 800452e:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8004530:	e5bf      	b.n	80040b2 <UserInput+0x2a>
			SetFstep(9); break;
 8004532:	2009      	movs	r0, #9
 8004534:	f7fc fea4 	bl	8001280 <SetFstep>
 8004538:	e698      	b.n	800426c <UserInput+0x1e4>
			SetFstep(0); break;
 800453a:	2000      	movs	r0, #0
 800453c:	f7fc fea0 	bl	8001280 <SetFstep>
 8004540:	e694      	b.n	800426c <UserInput+0x1e4>
			SetFstep(1); break;
 8004542:	2001      	movs	r0, #1
 8004544:	f7fc fe9c 	bl	8001280 <SetFstep>
 8004548:	e690      	b.n	800426c <UserInput+0x1e4>
			SetFstep(2);  break;
 800454a:	2002      	movs	r0, #2
 800454c:	f7fc fe98 	bl	8001280 <SetFstep>
 8004550:	e68c      	b.n	800426c <UserInput+0x1e4>
			SetFstep(3);  break;
 8004552:	2003      	movs	r0, #3
 8004554:	f7fc fe94 	bl	8001280 <SetFstep>
 8004558:	e688      	b.n	800426c <UserInput+0x1e4>
			SetAGC((Agctype)Slow);  break;
 800455a:	2001      	movs	r0, #1
 800455c:	f7fc fd46 	bl	8000fec <SetAGC>
 8004560:	e684      	b.n	800426c <UserInput+0x1e4>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004562:	2400      	movs	r4, #0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004564:	2302      	movs	r3, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004566:	f44f 7600 	mov.w	r6, #512	; 0x200
 800456a:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800456c:	a906      	add	r1, sp, #24
 800456e:	4828      	ldr	r0, [pc, #160]	; (8004610 <UserInput+0x588>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004570:	9308      	str	r3, [sp, #32]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004572:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004576:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800457a:	f004 fa01 	bl	8008980 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 800457e:	4622      	mov	r2, r4
 8004580:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004584:	4823      	ldr	r0, [pc, #140]	; (8004614 <UserInput+0x58c>)
 8004586:	f004 fb3b 	bl	8008c00 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800458a:	4622      	mov	r2, r4
 800458c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004590:	4821      	ldr	r0, [pc, #132]	; (8004618 <UserInput+0x590>)
 8004592:	f004 fb35 	bl	8008c00 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004596:	4b21      	ldr	r3, [pc, #132]	; (800461c <UserInput+0x594>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004598:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800459c:	481d      	ldr	r0, [pc, #116]	; (8004614 <UserInput+0x58c>)
 800459e:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 80045a0:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045a2:	940a      	str	r4, [sp, #40]	; 0x28
 80045a4:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80045a8:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80045ac:	f004 fb28 	bl	8008c00 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 80045b0:	4623      	mov	r3, r4
 80045b2:	4622      	mov	r2, r4
 80045b4:	2110      	movs	r1, #16
 80045b6:	481a      	ldr	r0, [pc, #104]	; (8004620 <UserInput+0x598>)
 80045b8:	f002 fe36 	bl	8007228 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80045bc:	2202      	movs	r2, #2
 80045be:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045c0:	a906      	add	r1, sp, #24
 80045c2:	4813      	ldr	r0, [pc, #76]	; (8004610 <UserInput+0x588>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80045c4:	e9cd 2308 	strd	r2, r3, [sp, #32]
		TXCarrierEnabled = 0;
 80045c8:	4b16      	ldr	r3, [pc, #88]	; (8004624 <UserInput+0x59c>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80045ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
		TXCarrierEnabled = 0;
 80045ce:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d0:	f004 f9d6 	bl	8008980 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80045d4:	4622      	mov	r2, r4
 80045d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80045da:	480f      	ldr	r0, [pc, #60]	; (8004618 <UserInput+0x590>)
 80045dc:	f004 fb10 	bl	8008c00 <HAL_GPIO_WritePin>
}
 80045e0:	e644      	b.n	800426c <UserInput+0x1e4>
			SetBW((Bwidth)Narrow);  break;
 80045e2:	2000      	movs	r0, #0
 80045e4:	f7fc fca0 	bl	8000f28 <SetBW>
 80045e8:	e640      	b.n	800426c <UserInput+0x1e4>
			SetMode((Mode)LSB); break;
 80045ea:	2001      	movs	r0, #1
 80045ec:	f7fc fe10 	bl	8001210 <SetMode>
 80045f0:	e63c      	b.n	800426c <UserInput+0x1e4>
			keyer_speed -= 1;
 80045f2:	4b16      	ldr	r3, [pc, #88]	; (800464c <UserInput+0x5c4>)
 80045f4:	6818      	ldr	r0, [r3, #0]
 80045f6:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 80045f8:	2802      	cmp	r0, #2
 80045fa:	dc60      	bgt.n	80046be <UserInput+0x636>
				keyer_speed = 3;
 80045fc:	2203      	movs	r2, #3
 80045fe:	4610      	mov	r0, r2
 8004600:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8004602:	e631      	b.n	8004268 <UserInput+0x1e0>
 8004604:	f3af 8000 	nop.w
 8004608:	9999999a 	.word	0x9999999a
 800460c:	3fb99999 	.word	0x3fb99999
 8004610:	58020800 	.word	0x58020800
 8004614:	58020c00 	.word	0x58020c00
 8004618:	58020400 	.word	0x58020400
 800461c:	24007364 	.word	0x24007364
 8004620:	2400b588 	.word	0x2400b588
 8004624:	24007358 	.word	0x24007358
 8004628:	0801a620 	.word	0x0801a620
 800462c:	24007474 	.word	0x24007474
 8004630:	24007368 	.word	0x24007368
 8004634:	58024400 	.word	0x58024400
 8004638:	ffff0007 	.word	0xffff0007
 800463c:	240072d4 	.word	0x240072d4
 8004640:	240072e0 	.word	0x240072e0
 8004644:	2400ca4c 	.word	0x2400ca4c
 8004648:	240020b0 	.word	0x240020b0
 800464c:	2400b88c 	.word	0x2400b88c
			SetAGC((Agctype)Fast);  break;
 8004650:	2000      	movs	r0, #0
 8004652:	f7fc fccb 	bl	8000fec <SetAGC>
 8004656:	e609      	b.n	800426c <UserInput+0x1e4>
			SetMode((Mode)CW); break;
 8004658:	2003      	movs	r0, #3
 800465a:	f7fc fdd9 	bl	8001210 <SetMode>
 800465e:	e605      	b.n	800426c <UserInput+0x1e4>
			DisableDisplay = 0; break;
 8004660:	4c1c      	ldr	r4, [pc, #112]	; (80046d4 <UserInput+0x64c>)
 8004662:	2300      	movs	r3, #0
 8004664:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8004666:	e606      	b.n	8004276 <UserInput+0x1ee>
			SetMode((Mode)AM); break;
 8004668:	2000      	movs	r0, #0
 800466a:	f7fc fdd1 	bl	8001210 <SetMode>
 800466e:	e5fd      	b.n	800426c <UserInput+0x1e4>
			uwTick = SystemSeconds = SystemMinutes = 0;
 8004670:	2300      	movs	r3, #0
 8004672:	4819      	ldr	r0, [pc, #100]	; (80046d8 <UserInput+0x650>)
 8004674:	4919      	ldr	r1, [pc, #100]	; (80046dc <UserInput+0x654>)
 8004676:	4a1a      	ldr	r2, [pc, #104]	; (80046e0 <UserInput+0x658>)
 8004678:	6003      	str	r3, [r0, #0]
 800467a:	600b      	str	r3, [r1, #0]
 800467c:	6013      	str	r3, [r2, #0]
			break;
 800467e:	e5f5      	b.n	800426c <UserInput+0x1e4>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 8004680:	4b18      	ldr	r3, [pc, #96]	; (80046e4 <UserInput+0x65c>)
 8004682:	4919      	ldr	r1, [pc, #100]	; (80046e8 <UserInput+0x660>)
 8004684:	ed93 0a00 	vldr	s0, [r3]
 8004688:	4818      	ldr	r0, [pc, #96]	; (80046ec <UserInput+0x664>)
 800468a:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800468e:	f7ff fa5f 	bl	8003b50 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 8004692:	4b17      	ldr	r3, [pc, #92]	; (80046f0 <UserInput+0x668>)
 8004694:	2201      	movs	r2, #1
 8004696:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 8004698:	f7fe ffd6 	bl	8003648 <SendWSPR>
			break;
 800469c:	e5e6      	b.n	800426c <UserInput+0x1e4>
			if (ShowWF)
 800469e:	4b15      	ldr	r3, [pc, #84]	; (80046f4 <UserInput+0x66c>)
 80046a0:	781a      	ldrb	r2, [r3, #0]
 80046a2:	b172      	cbz	r2, 80046c2 <UserInput+0x63a>
				ShowWF=0;
 80046a4:	2200      	movs	r2, #0
 80046a6:	701a      	strb	r2, [r3, #0]
 80046a8:	e5e0      	b.n	800426c <UserInput+0x1e4>
			TxPowerOut = MAX_POWER_OUT;
 80046aa:	4b13      	ldr	r3, [pc, #76]	; (80046f8 <UserInput+0x670>)
 80046ac:	f640 72ff 	movw	r2, #4095	; 0xfff
 80046b0:	601a      	str	r2, [r3, #0]
			break;
 80046b2:	e5db      	b.n	800426c <UserInput+0x1e4>
			TxPowerOut = MID_POWER_OUT;
 80046b4:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <UserInput+0x670>)
 80046b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046ba:	601a      	str	r2, [r3, #0]
			break;
 80046bc:	e5d6      	b.n	800426c <UserInput+0x1e4>
			keyer_speed += 1;
 80046be:	6018      	str	r0, [r3, #0]
 80046c0:	e5d2      	b.n	8004268 <UserInput+0x1e0>
				ShowWF=1;
 80046c2:	2201      	movs	r2, #1
 80046c4:	701a      	strb	r2, [r3, #0]
 80046c6:	e5d1      	b.n	800426c <UserInput+0x1e4>
			SetTXPLL(LOfreq);
 80046c8:	f7ff fbaa 	bl	8003e20 <SetTXPLL>
			LastTXFreq = LOfreq;
 80046cc:	682b      	ldr	r3, [r5, #0]
 80046ce:	6023      	str	r3, [r4, #0]
 80046d0:	e6ab      	b.n	800442a <UserInput+0x3a2>
 80046d2:	bf00      	nop
 80046d4:	240020b0 	.word	0x240020b0
 80046d8:	24007350 	.word	0x24007350
 80046dc:	24007354 	.word	0x24007354
 80046e0:	2400ca58 	.word	0x2400ca58
 80046e4:	240072d4 	.word	0x240072d4
 80046e8:	240062b8 	.word	0x240062b8
 80046ec:	240062ac 	.word	0x240062ac
 80046f0:	24007365 	.word	0x24007365
 80046f4:	24007324 	.word	0x24007324
 80046f8:	24007368 	.word	0x24007368
 80046fc:	00000000 	.word	0x00000000

08004700 <TXSwitch>:
{
 8004700:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004702:	2300      	movs	r3, #0
{
 8004704:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004706:	e9cd 3300 	strd	r3, r3, [sp]
 800470a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800470e:	9304      	str	r3, [sp, #16]
	if (Status)
 8004710:	b378      	cbz	r0, 8004772 <TXSwitch+0x72>
		if (LastTXFreq != LOfreq)
 8004712:	4d27      	ldr	r5, [pc, #156]	; (80047b0 <TXSwitch+0xb0>)
		TransmissionEnabled = 1;
 8004714:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 8004716:	4c27      	ldr	r4, [pc, #156]	; (80047b4 <TXSwitch+0xb4>)
 8004718:	ed95 0a00 	vldr	s0, [r5]
 800471c:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8004720:	4b25      	ldr	r3, [pc, #148]	; (80047b8 <TXSwitch+0xb8>)
		if (LastTXFreq != LOfreq)
 8004722:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 8004726:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8004728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800472c:	d11c      	bne.n	8004768 <TXSwitch+0x68>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800472e:	2200      	movs	r2, #0
 8004730:	2303      	movs	r3, #3
 8004732:	f44f 7400 	mov.w	r4, #512	; 0x200
 8004736:	2502      	movs	r5, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004738:	4669      	mov	r1, sp
 800473a:	4820      	ldr	r0, [pc, #128]	; (80047bc <TXSwitch+0xbc>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800473c:	e9cd 2302 	strd	r2, r3, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004740:	2300      	movs	r3, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004742:	e9cd 4500 	strd	r4, r5, [sp]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004746:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004748:	f004 f91a 	bl	8008980 <HAL_GPIO_Init>
		RELAY_TX_ON;
 800474c:	2201      	movs	r2, #1
 800474e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004752:	481b      	ldr	r0, [pc, #108]	; (80047c0 <TXSwitch+0xc0>)
 8004754:	f004 fa54 	bl	8008c00 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8004758:	2201      	movs	r2, #1
 800475a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800475e:	4819      	ldr	r0, [pc, #100]	; (80047c4 <TXSwitch+0xc4>)
 8004760:	f004 fa4e 	bl	8008c00 <HAL_GPIO_WritePin>
}
 8004764:	b007      	add	sp, #28
 8004766:	bd30      	pop	{r4, r5, pc}
			SetTXPLL(LOfreq);
 8004768:	f7ff fb5a 	bl	8003e20 <SetTXPLL>
			LastTXFreq = LOfreq;
 800476c:	682b      	ldr	r3, [r5, #0]
 800476e:	6023      	str	r3, [r4, #0]
 8004770:	e7dd      	b.n	800472e <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004772:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80047a8 <TXSwitch+0xa8>
 8004776:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004778:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800477a:	4669      	mov	r1, sp
 800477c:	480f      	ldr	r0, [pc, #60]	; (80047bc <TXSwitch+0xbc>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800477e:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004780:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004784:	f004 f8fc 	bl	8008980 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8004788:	4622      	mov	r2, r4
 800478a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800478e:	480c      	ldr	r0, [pc, #48]	; (80047c0 <TXSwitch+0xc0>)
 8004790:	f004 fa36 	bl	8008c00 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8004794:	4622      	mov	r2, r4
 8004796:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800479a:	480a      	ldr	r0, [pc, #40]	; (80047c4 <TXSwitch+0xc4>)
 800479c:	f004 fa30 	bl	8008c00 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 80047a0:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <TXSwitch+0xb8>)
 80047a2:	701c      	strb	r4, [r3, #0]
}
 80047a4:	b007      	add	sp, #28
 80047a6:	bd30      	pop	{r4, r5, pc}
 80047a8:	00000200 	.word	0x00000200
 80047ac:	00000001 	.word	0x00000001
 80047b0:	240072d4 	.word	0x240072d4
 80047b4:	240072e0 	.word	0x240072e0
 80047b8:	24007364 	.word	0x24007364
 80047bc:	58020800 	.word	0x58020800
 80047c0:	58020c00 	.word	0x58020c00
 80047c4:	58020400 	.word	0x58020400

080047c8 <CarrierEnable>:
{
 80047c8:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ca:	2400      	movs	r4, #0
{
 80047cc:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ce:	e9cd 4400 	strd	r4, r4, [sp]
 80047d2:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80047d6:	9404      	str	r4, [sp, #16]
	if (Status)
 80047d8:	b320      	cbz	r0, 8004824 <CarrierEnable+0x5c>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80047da:	4622      	mov	r2, r4
 80047dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80047e0:	4822      	ldr	r0, [pc, #136]	; (800486c <CarrierEnable+0xa4>)
 80047e2:	f004 fa0d 	bl	8008c00 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 80047e6:	4b22      	ldr	r3, [pc, #136]	; (8004870 <CarrierEnable+0xa8>)
 80047e8:	4622      	mov	r2, r4
 80047ea:	2110      	movs	r1, #16
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4821      	ldr	r0, [pc, #132]	; (8004874 <CarrierEnable+0xac>)
 80047f0:	f002 fd1a 	bl	8007228 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047f8:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047fa:	4669      	mov	r1, sp
 80047fc:	481e      	ldr	r0, [pc, #120]	; (8004878 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80047fe:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004800:	e9cd 2300 	strd	r2, r3, [sp]
 8004804:	2200      	movs	r2, #0
 8004806:	2303      	movs	r3, #3
 8004808:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800480c:	f004 f8b8 	bl	8008980 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 8004810:	2201      	movs	r2, #1
 8004812:	4b1a      	ldr	r3, [pc, #104]	; (800487c <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 8004814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004818:	4819      	ldr	r0, [pc, #100]	; (8004880 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 800481a:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 800481c:	f004 f9f0 	bl	8008c00 <HAL_GPIO_WritePin>
}
 8004820:	b007      	add	sp, #28
 8004822:	bd30      	pop	{r4, r5, pc}
 8004824:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004826:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800482a:	4810      	ldr	r0, [pc, #64]	; (800486c <CarrierEnable+0xa4>)
 800482c:	2201      	movs	r2, #1
 800482e:	f004 f9e7 	bl	8008c00 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8004832:	462b      	mov	r3, r5
 8004834:	462a      	mov	r2, r5
 8004836:	2110      	movs	r1, #16
 8004838:	480e      	ldr	r0, [pc, #56]	; (8004874 <CarrierEnable+0xac>)
 800483a:	f002 fcf5 	bl	8007228 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800483e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004842:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 8004844:	480d      	ldr	r0, [pc, #52]	; (800487c <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004846:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 8004848:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800484a:	480b      	ldr	r0, [pc, #44]	; (8004878 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800484c:	e9cd 2300 	strd	r2, r3, [sp]
 8004850:	2300      	movs	r3, #0
 8004852:	2202      	movs	r2, #2
 8004854:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004858:	f004 f892 	bl	8008980 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 800485c:	462a      	mov	r2, r5
 800485e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004862:	4807      	ldr	r0, [pc, #28]	; (8004880 <CarrierEnable+0xb8>)
 8004864:	f004 f9cc 	bl	8008c00 <HAL_GPIO_WritePin>
}
 8004868:	b007      	add	sp, #28
 800486a:	bd30      	pop	{r4, r5, pc}
 800486c:	58020c00 	.word	0x58020c00
 8004870:	24007368 	.word	0x24007368
 8004874:	2400b588 	.word	0x2400b588
 8004878:	58020800 	.word	0x58020800
 800487c:	24007358 	.word	0x24007358
 8004880:	58020400 	.word	0x58020400

08004884 <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004884:	4e09      	ldr	r6, [pc, #36]	; (80048ac <Error_Handler+0x28>)
{
 8004886:	4d0a      	ldr	r5, [pc, #40]	; (80048b0 <Error_Handler+0x2c>)
 8004888:	4c0a      	ldr	r4, [pc, #40]	; (80048b4 <Error_Handler+0x30>)
 800488a:	b508      	push	{r3, lr}
 800488c:	6833      	ldr	r3, [r6, #0]
 800488e:	fb05 f303 	mul.w	r3, r5, r3
 8004892:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8004896:	d200      	bcs.n	800489a <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004898:	e7fe      	b.n	8004898 <Error_Handler+0x14>
			LED_switch();
 800489a:	f7fc fde7 	bl	800146c <LED_switch>
 800489e:	6833      	ldr	r3, [r6, #0]
 80048a0:	fb05 f303 	mul.w	r3, r5, r3
 80048a4:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 80048a8:	d2f7      	bcs.n	800489a <Error_Handler+0x16>
 80048aa:	e7f5      	b.n	8004898 <Error_Handler+0x14>
 80048ac:	2400b8bc 	.word	0x2400b8bc
 80048b0:	c28f5c29 	.word	0xc28f5c29
 80048b4:	051eb851 	.word	0x051eb851

080048b8 <SystemClock_Config_For_OC>:
{
 80048b8:	b530      	push	{r4, r5, lr}
 80048ba:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80048bc:	224c      	movs	r2, #76	; 0x4c
 80048be:	2100      	movs	r1, #0
 80048c0:	a80a      	add	r0, sp, #40	; 0x28
 80048c2:	f00b fbf9 	bl	80100b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80048c6:	2220      	movs	r2, #32
 80048c8:	2100      	movs	r1, #0
 80048ca:	a802      	add	r0, sp, #8
 80048cc:	f00b fbf4 	bl	80100b8 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80048d0:	22bc      	movs	r2, #188	; 0xbc
 80048d2:	2100      	movs	r1, #0
 80048d4:	a81e      	add	r0, sp, #120	; 0x78
 80048d6:	f00b fbef 	bl	80100b8 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80048da:	2002      	movs	r0, #2
 80048dc:	f004 ffa2 	bl	8009824 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80048e0:	4a49      	ldr	r2, [pc, #292]	; (8004a08 <SystemClock_Config_For_OC+0x150>)
 80048e2:	2300      	movs	r3, #0
 80048e4:	9301      	str	r3, [sp, #4]
 80048e6:	6991      	ldr	r1, [r2, #24]
 80048e8:	4b48      	ldr	r3, [pc, #288]	; (8004a0c <SystemClock_Config_For_OC+0x154>)
 80048ea:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 80048ee:	6191      	str	r1, [r2, #24]
 80048f0:	6991      	ldr	r1, [r2, #24]
 80048f2:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 80048f6:	9101      	str	r1, [sp, #4]
 80048f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048fa:	f041 0101 	orr.w	r1, r1, #1
 80048fe:	62d9      	str	r1, [r3, #44]	; 0x2c
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	9301      	str	r3, [sp, #4]
 8004908:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800490a:	6993      	ldr	r3, [r2, #24]
 800490c:	0499      	lsls	r1, r3, #18
 800490e:	d5fc      	bpl.n	800490a <SystemClock_Config_For_OC+0x52>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004910:	4a3f      	ldr	r2, [pc, #252]	; (8004a10 <SystemClock_Config_For_OC+0x158>)
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8004912:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004914:	2501      	movs	r5, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004916:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004918:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800491a:	f023 0303 	bic.w	r3, r3, #3
 800491e:	f043 0302 	orr.w	r3, r3, #2
 8004922:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004924:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLM = 10;
 8004926:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800492a:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 800492c:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 800492e:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8004930:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8004932:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004934:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004938:	2300      	movs	r3, #0
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800493a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 800493e:	230a      	movs	r3, #10
 8004940:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8004944:	4b33      	ldr	r3, [pc, #204]	; (8004a14 <SystemClock_Config_For_OC+0x15c>)
 8004946:	4a34      	ldr	r2, [pc, #208]	; (8004a18 <SystemClock_Config_For_OC+0x160>)
 8004948:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800494a:	2221      	movs	r2, #33	; 0x21
 800494c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004950:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004954:	f005 f816 	bl	8009984 <HAL_RCC_OscConfig>
 8004958:	2800      	cmp	r0, #0
 800495a:	d152      	bne.n	8004a02 <SystemClock_Config_For_OC+0x14a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800495c:	223f      	movs	r2, #63	; 0x3f
 800495e:	2303      	movs	r3, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004960:	4621      	mov	r1, r4
 8004962:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004964:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004968:	2200      	movs	r2, #0
 800496a:	2308      	movs	r3, #8
 800496c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004970:	2240      	movs	r2, #64	; 0x40
 8004972:	2340      	movs	r3, #64	; 0x40
 8004974:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004978:	2340      	movs	r3, #64	; 0x40
 800497a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800497e:	e9cd 2308 	strd	r2, r3, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004982:	f005 fbc5 	bl	800a110 <HAL_RCC_ClockConfig>
 8004986:	4603      	mov	r3, r0
 8004988:	2800      	cmp	r0, #0
 800498a:	d13a      	bne.n	8004a02 <SystemClock_Config_For_OC+0x14a>
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 800498c:	f44f 6280 	mov.w	r2, #1024	; 0x400
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8004990:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004992:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8004994:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004998:	9244      	str	r2, [sp, #272]	; 0x110
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800499a:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 800499e:	4a1f      	ldr	r2, [pc, #124]	; (8004a1c <SystemClock_Config_For_OC+0x164>)
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80049a0:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 80049a2:	9346      	str	r3, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80049a4:	2304      	movs	r3, #4
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80049a6:	913f      	str	r1, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80049a8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 80049ac:	2226      	movs	r2, #38	; 0x26
 80049ae:	2318      	movs	r3, #24
 80049b0:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 80049b4:	2202      	movs	r2, #2
 80049b6:	2302      	movs	r3, #2
 80049b8:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 80049bc:	2280      	movs	r2, #128	; 0x80
 80049be:	2300      	movs	r3, #0
 80049c0:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 80049c4:	2200      	movs	r2, #0
 80049c6:	2305      	movs	r3, #5
 80049c8:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 80049cc:	2280      	movs	r2, #128	; 0x80
 80049ce:	2302      	movs	r3, #2
 80049d0:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 80049d4:	2208      	movs	r2, #8
 80049d6:	2305      	movs	r3, #5
 80049d8:	e9cd 232a 	strd	r2, r3, [sp, #168]	; 0xa8
 80049dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049e0:	2300      	movs	r3, #0
 80049e2:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80049e6:	f005 fe7f 	bl	800a6e8 <HAL_RCCEx_PeriphCLKConfig>
 80049ea:	b950      	cbnz	r0, 8004a02 <SystemClock_Config_For_OC+0x14a>
	HAL_PWREx_EnableUSBVoltageDetector();
 80049ec:	f004 ff3e 	bl	800986c <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 80049f0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80049f4:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 80049f8:	4628      	mov	r0, r5
 80049fa:	f005 fa97 	bl	8009f2c <HAL_RCC_MCOConfig>
}
 80049fe:	b04f      	add	sp, #316	; 0x13c
 8004a00:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8004a02:	f7ff ff3f 	bl	8004884 <Error_Handler>
 8004a06:	bf00      	nop
 8004a08:	58024800 	.word	0x58024800
 8004a0c:	58000400 	.word	0x58000400
 8004a10:	58024400 	.word	0x58024400
 8004a14:	2400847c 	.word	0x2400847c
 8004a18:	4bbebbd3 	.word	0x4bbebbd3
 8004a1c:	000c0042 	.word	0x000c0042

08004a20 <MX_TIM6_Init_Custom_Rate>:
{
 8004a20:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a22:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8004a24:	4c0f      	ldr	r4, [pc, #60]	; (8004a64 <MX_TIM6_Init_Custom_Rate+0x44>)
 8004a26:	4810      	ldr	r0, [pc, #64]	; (8004a68 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8004a28:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8004a2a:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a2e:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a30:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a32:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8004a34:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004a38:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8004a3a:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004a42:	f006 ff2d 	bl	800b8a0 <HAL_TIM_Base_Init>
 8004a46:	b950      	cbnz	r0, 8004a5e <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004a4c:	a901      	add	r1, sp, #4
 8004a4e:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a50:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004a52:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004a54:	f007 fb5e 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 8004a58:	b908      	cbnz	r0, 8004a5e <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8004a5a:	b004      	add	sp, #16
 8004a5c:	bd10      	pop	{r4, pc}
		Error_Handler();
 8004a5e:	f7ff ff11 	bl	8004884 <Error_Handler>
 8004a62:	bf00      	nop
 8004a64:	2400b760 	.word	0x2400b760
 8004a68:	40001000 	.word	0x40001000
 8004a6c:	00000000 	.word	0x00000000

08004a70 <main>:
{
 8004a70:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004a74:	b0cf      	sub	sp, #316	; 0x13c
  HAL_Init();
 8004a76:	f001 f8f7 	bl	8005c68 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8004a7a:	4adb      	ldr	r2, [pc, #876]	; (8004de8 <main+0x378>)
 8004a7c:	6953      	ldr	r3, [r2, #20]
 8004a7e:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8004a82:	d111      	bne.n	8004aa8 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8004a84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004a88:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8004a8c:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8004a90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004a94:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8004a98:	6953      	ldr	r3, [r2, #20]
 8004a9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a9e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8004aa0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004aa4:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa8:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aaa:	4ed0      	ldr	r6, [pc, #832]	; (8004dec <main+0x37c>)
	SystemClock_Config_For_OC();
 8004aac:	f7ff ff04 	bl	80048b8 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 8004ab0:	2014      	movs	r0, #20
 8004ab2:	f001 f91b 	bl	8005cec <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ab6:	9448      	str	r4, [sp, #288]	; 0x120
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8004ab8:	4622      	mov	r2, r4
 8004aba:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8004abe:	48cc      	ldr	r0, [pc, #816]	; (8004df0 <main+0x380>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ac0:	2501      	movs	r5, #1
  hadc1.Instance = ADC1;
 8004ac2:	f8df b350 	ldr.w	fp, [pc, #848]	; 8004e14 <main+0x3a4>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004ac6:	f44f 2a80 	mov.w	sl, #262144	; 0x40000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004aca:	f04f 0908 	mov.w	r9, #8
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ace:	f04f 0804 	mov.w	r8, #4
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004ad2:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad6:	e9cd 4444 	strd	r4, r4, [sp, #272]	; 0x110
 8004ada:	e9cd 4446 	strd	r4, r4, [sp, #280]	; 0x118
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ade:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004ae2:	f043 0304 	orr.w	r3, r3, #4
 8004ae6:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8004aea:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004aee:	f003 0304 	and.w	r3, r3, #4
 8004af2:	9305      	str	r3, [sp, #20]
 8004af4:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004af6:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004afa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004afe:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8004b02:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0a:	9306      	str	r3, [sp, #24]
 8004b0c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b12:	f043 0301 	orr.w	r3, r3, #1
 8004b16:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8004b1a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	9307      	str	r3, [sp, #28]
 8004b24:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b26:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b2a:	f043 0302 	orr.w	r3, r3, #2
 8004b2e:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8004b32:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	9308      	str	r3, [sp, #32]
 8004b3c:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b3e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b42:	f043 0308 	orr.w	r3, r3, #8
 8004b46:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8004b4a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8004b4e:	f003 0308 	and.w	r3, r3, #8
 8004b52:	9309      	str	r3, [sp, #36]	; 0x24
 8004b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8004b56:	f004 f853 	bl	8008c00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8004b5a:	4622      	mov	r2, r4
 8004b5c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004b60:	48a4      	ldr	r0, [pc, #656]	; (8004df4 <main+0x384>)
 8004b62:	f004 f84d 	bl	8008c00 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8004b66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b6a:	2300      	movs	r3, #0
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8004b6c:	a944      	add	r1, sp, #272	; 0x110
 8004b6e:	48a2      	ldr	r0, [pc, #648]	; (8004df8 <main+0x388>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b70:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8004b72:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8004b76:	f003 ff03 	bl	8008980 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8004b7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b7e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8004b82:	a944      	add	r1, sp, #272	; 0x110
 8004b84:	489c      	ldr	r0, [pc, #624]	; (8004df8 <main+0x388>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b86:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8004b88:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8004b8c:	f003 fef8 	bl	8008980 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8004b90:	22c0      	movs	r2, #192	; 0xc0
 8004b92:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b94:	a944      	add	r1, sp, #272	; 0x110
 8004b96:	4899      	ldr	r0, [pc, #612]	; (8004dfc <main+0x38c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b98:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8004b9a:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b9e:	f003 feef 	bl	8008980 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8004ba2:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8004ba6:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ba8:	a944      	add	r1, sp, #272	; 0x110
 8004baa:	4891      	ldr	r0, [pc, #580]	; (8004df0 <main+0x380>)
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8004bac:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bb8:	f003 fee2 	bl	8008980 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8004bbc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004bc0:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bc2:	a944      	add	r1, sp, #272	; 0x110
 8004bc4:	488b      	ldr	r0, [pc, #556]	; (8004df4 <main+0x384>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8004bc6:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8004bca:	2202      	movs	r2, #2
 8004bcc:	2300      	movs	r3, #0
 8004bce:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bd2:	f003 fed5 	bl	8008980 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 8004bd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004bda:	2300      	movs	r3, #0
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004bdc:	a944      	add	r1, sp, #272	; 0x110
 8004bde:	4885      	ldr	r0, [pc, #532]	; (8004df4 <main+0x384>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004be0:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 8004be2:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004be6:	f003 fecb 	bl	8008980 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bee:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bf0:	a944      	add	r1, sp, #272	; 0x110
 8004bf2:	4881      	ldr	r0, [pc, #516]	; (8004df8 <main+0x388>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004bf4:	9448      	str	r4, [sp, #288]	; 0x120
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004bf6:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c02:	f003 febd 	bl	8008980 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8004c06:	4622      	mov	r2, r4
 8004c08:	2104      	movs	r1, #4
 8004c0a:	2028      	movs	r0, #40	; 0x28
 8004c0c:	f002 f9d4 	bl	8006fb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004c10:	2028      	movs	r0, #40	; 0x28
 8004c12:	f002 fa0f 	bl	8007034 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004c16:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004c1a:	4622      	mov	r2, r4
 8004c1c:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004c1e:	432b      	orrs	r3, r5
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004c20:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004c22:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
 8004c26:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
 8004c2a:	402b      	ands	r3, r5
 8004c2c:	9304      	str	r3, [sp, #16]
 8004c2e:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004c30:	f002 f9c2 	bl	8006fb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004c34:	200b      	movs	r0, #11
 8004c36:	f002 f9fd 	bl	8007034 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8004c3a:	4622      	mov	r2, r4
 8004c3c:	2102      	movs	r1, #2
 8004c3e:	200c      	movs	r0, #12
 8004c40:	f002 f9ba 	bl	8006fb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004c44:	200c      	movs	r0, #12
 8004c46:	f002 f9f5 	bl	8007034 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004c4a:	4b6d      	ldr	r3, [pc, #436]	; (8004e00 <main+0x390>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004c4c:	9424      	str	r4, [sp, #144]	; 0x90
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004c4e:	4658      	mov	r0, fp
  ADC_ChannelConfTypeDef sConfig = {0};
 8004c50:	9432      	str	r4, [sp, #200]	; 0xc8
  ADC_MultiModeTypeDef multimode = {0};
 8004c52:	940c      	str	r4, [sp, #48]	; 0x30
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004c54:	9429      	str	r4, [sp, #164]	; 0xa4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004c56:	f8cb 400c 	str.w	r4, [fp, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004c5a:	f88b 401c 	strb.w	r4, [fp, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8004c5e:	f8cb 4034 	str.w	r4, [fp, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004c62:	f88b 4038 	strb.w	r4, [fp, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 8004c66:	f8cb 5018 	str.w	r5, [fp, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004c6a:	f8cb 9008 	str.w	r9, [fp, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004c6e:	f8cb 8010 	str.w	r8, [fp, #16]
  ADC_MultiModeTypeDef multimode = {0};
 8004c72:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004c76:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 8004c7a:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
  ADC_ChannelConfTypeDef sConfig = {0};
 8004c7e:	e9cd 4433 	strd	r4, r4, [sp, #204]	; 0xcc
 8004c82:	e9cd 4435 	strd	r4, r4, [sp, #212]	; 0xd4
 8004c86:	e9cd 4437 	strd	r4, r4, [sp, #220]	; 0xdc
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004c8a:	e9cb 4409 	strd	r4, r4, [fp, #36]	; 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004c8e:	f44f 7480 	mov.w	r4, #256	; 0x100
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004c92:	e9cb 3a00 	strd	r3, sl, [fp]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004c96:	2303      	movs	r3, #3
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004c98:	f8ab 4014 	strh.w	r4, [fp, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004c9c:	e9cb 370b 	strd	r3, r7, [fp, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004ca0:	f001 ff2a 	bl	8006af8 <HAL_ADC_Init>
 8004ca4:	2800      	cmp	r0, #0
 8004ca6:	f040 831a 	bne.w	80052de <main+0x86e>
  multimode.Mode = ADC_DUALMODE_INTERL;
 8004caa:	2207      	movs	r2, #7
 8004cac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004cb0:	a90a      	add	r1, sp, #40	; 0x28
 8004cb2:	4658      	mov	r0, fp
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8004cb4:	940c      	str	r4, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 8004cb6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004cba:	f002 f903 	bl	8006ec4 <HAL_ADCEx_MultiModeConfigChannel>
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	f040 830d 	bne.w	80052de <main+0x86e>
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004cc4:	4e4f      	ldr	r6, [pc, #316]	; (8004e04 <main+0x394>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8004cc6:	a924      	add	r1, sp, #144	; 0x90
 8004cc8:	4658      	mov	r0, fp
  AnalogWDGConfig.ITMode = ENABLE;
 8004cca:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004cce:	9626      	str	r6, [sp, #152]	; 0x98
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8004cd0:	ed9f cb3b 	vldr	d12, [pc, #236]	; 8004dc0 <main+0x350>
  AnalogWDGConfig.HighThreshold = 4094;
 8004cd4:	ed9f bb3c 	vldr	d11, [pc, #240]	; 8004dc8 <main+0x358>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8004cd8:	ed8d cb24 	vstr	d12, [sp, #144]	; 0x90
  AnalogWDGConfig.HighThreshold = 4094;
 8004cdc:	ed8d bb28 	vstr	d11, [sp, #160]	; 0xa0
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8004ce0:	f001 fc04 	bl	80064ec <HAL_ADC_AnalogWDGConfig>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	f040 82fa 	bne.w	80052de <main+0x86e>
  sConfig.OffsetSignedSaturation = DISABLE;
 8004cea:	f88d 00e1 	strb.w	r0, [sp, #225]	; 0xe1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004cee:	a932      	add	r1, sp, #200	; 0xc8
 8004cf0:	4658      	mov	r0, fp
  sConfig.Channel = ADC_CHANNEL_5;
 8004cf2:	ed9f ab37 	vldr	d10, [pc, #220]	; 8004dd0 <main+0x360>
 8004cf6:	ed9f 9b38 	vldr	d9, [pc, #224]	; 8004dd8 <main+0x368>
 8004cfa:	ed9f 8b39 	vldr	d8, [pc, #228]	; 8004de0 <main+0x370>
 8004cfe:	ed8d ab32 	vstr	d10, [sp, #200]	; 0xc8
 8004d02:	ed8d 9b34 	vstr	d9, [sp, #208]	; 0xd0
 8004d06:	ed8d 8b36 	vstr	d8, [sp, #216]	; 0xd8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004d0a:	f001 f9bf 	bl	800608c <HAL_ADC_ConfigChannel>
 8004d0e:	2800      	cmp	r0, #0
 8004d10:	f040 82e5 	bne.w	80052de <main+0x86e>
  hadc2.Instance = ADC2;
 8004d14:	f8df b100 	ldr.w	fp, [pc, #256]	; 8004e18 <main+0x3a8>
 8004d18:	4b3b      	ldr	r3, [pc, #236]	; (8004e08 <main+0x398>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004d1a:	901e      	str	r0, [sp, #120]	; 0x78
  ADC_ChannelConfTypeDef sConfig = {0};
 8004d1c:	902a      	str	r0, [sp, #168]	; 0xa8
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004d1e:	9023      	str	r0, [sp, #140]	; 0x8c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004d20:	f8cb 000c 	str.w	r0, [fp, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004d24:	f88b 001c 	strb.w	r0, [fp, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8004d28:	f8cb 002c 	str.w	r0, [fp, #44]	; 0x2c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8004d2c:	f8cb 0034 	str.w	r0, [fp, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8004d30:	f88b 0038 	strb.w	r0, [fp, #56]	; 0x38
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004d34:	f8ab 4014 	strh.w	r4, [fp, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d38:	f8cb 8010 	str.w	r8, [fp, #16]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004d3c:	f8cb 7030 	str.w	r7, [fp, #48]	; 0x30
  hadc2.Init.NbrOfConversion = 1;
 8004d40:	f8cb 5018 	str.w	r5, [fp, #24]
  hadc2.Instance = ADC2;
 8004d44:	f8cb 3000 	str.w	r3, [fp]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004d48:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
 8004d4c:	e9cd 0021 	strd	r0, r0, [sp, #132]	; 0x84
  ADC_ChannelConfTypeDef sConfig = {0};
 8004d50:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
 8004d54:	e9cd 002d 	strd	r0, r0, [sp, #180]	; 0xb4
 8004d58:	e9cd 002f 	strd	r0, r0, [sp, #188]	; 0xbc
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004d5c:	4658      	mov	r0, fp
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004d5e:	e9cb a901 	strd	sl, r9, [fp, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004d62:	f001 fec9 	bl	8006af8 <HAL_ADC_Init>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	f040 82b9 	bne.w	80052de <main+0x86e>
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8004d6c:	a91e      	add	r1, sp, #120	; 0x78
 8004d6e:	4658      	mov	r0, fp
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004d70:	9620      	str	r6, [sp, #128]	; 0x80
  AnalogWDGConfig.ITMode = ENABLE;
 8004d72:	f88d 5084 	strb.w	r5, [sp, #132]	; 0x84
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8004d76:	ed8d cb1e 	vstr	d12, [sp, #120]	; 0x78
  AnalogWDGConfig.HighThreshold = 4094;
 8004d7a:	ed8d bb22 	vstr	d11, [sp, #136]	; 0x88
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8004d7e:	f001 fbb5 	bl	80064ec <HAL_ADC_AnalogWDGConfig>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2800      	cmp	r0, #0
 8004d86:	f040 82aa 	bne.w	80052de <main+0x86e>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d8a:	a92a      	add	r1, sp, #168	; 0xa8
 8004d8c:	4658      	mov	r0, fp
  sConfig.OffsetSignedSaturation = DISABLE;
 8004d8e:	f88d 30c1 	strb.w	r3, [sp, #193]	; 0xc1
  sConfig.Channel = ADC_CHANNEL_5;
 8004d92:	ed8d ab2a 	vstr	d10, [sp, #168]	; 0xa8
 8004d96:	ed8d 9b2c 	vstr	d9, [sp, #176]	; 0xb0
 8004d9a:	ed8d 8b2e 	vstr	d8, [sp, #184]	; 0xb8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d9e:	f001 f975 	bl	800608c <HAL_ADC_ConfigChannel>
 8004da2:	4601      	mov	r1, r0
 8004da4:	2800      	cmp	r0, #0
 8004da6:	f040 829a 	bne.w	80052de <main+0x86e>
  DAC_ChannelConfTypeDef sConfig = {0};
 8004daa:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8004dac:	4c17      	ldr	r4, [pc, #92]	; (8004e0c <main+0x39c>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8004dae:	a844      	add	r0, sp, #272	; 0x110
 8004db0:	f00b f982 	bl	80100b8 <memset>
  hdac1.Instance = DAC1;
 8004db4:	4b16      	ldr	r3, [pc, #88]	; (8004e10 <main+0x3a0>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004db6:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	e02f      	b.n	8004e1c <main+0x3ac>
 8004dbc:	f3af 8000 	nop.w
 8004dc0:	7dc00000 	.word	0x7dc00000
 8004dc4:	00c00000 	.word	0x00c00000
 8004dc8:	00000ffe 	.word	0x00000ffe
 8004dcc:	00000001 	.word	0x00000001
 8004dd0:	14f00020 	.word	0x14f00020
 8004dd4:	00000006 	.word	0x00000006
 8004dd8:	00000000 	.word	0x00000000
 8004ddc:	000007ff 	.word	0x000007ff
 8004de0:	00000004 	.word	0x00000004
 8004de4:	00000000 	.word	0x00000000
 8004de8:	e000ed00 	.word	0xe000ed00
 8004dec:	58024400 	.word	0x58024400
 8004df0:	58020400 	.word	0x58020400
 8004df4:	58020c00 	.word	0x58020c00
 8004df8:	58020800 	.word	0x58020800
 8004dfc:	58020000 	.word	0x58020000
 8004e00:	40022000 	.word	0x40022000
 8004e04:	14f00020 	.word	0x14f00020
 8004e08:	40022100 	.word	0x40022100
 8004e0c:	2400b588 	.word	0x2400b588
 8004e10:	40007400 	.word	0x40007400
 8004e14:	2400b4bc 	.word	0x2400b4bc
 8004e18:	2400b520 	.word	0x2400b520
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004e1c:	f002 f92e 	bl	800707c <HAL_DAC_Init>
 8004e20:	4602      	mov	r2, r0
 8004e22:	2800      	cmp	r0, #0
 8004e24:	f040 825b 	bne.w	80052de <main+0x86e>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004e28:	2101      	movs	r1, #1
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004e2a:	9048      	str	r0, [sp, #288]	; 0x120
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	2600      	movs	r6, #0
 8004e30:	2716      	movs	r7, #22
 8004e32:	e9cd 0146 	strd	r0, r1, [sp, #280]	; 0x118
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004e36:	a944      	add	r1, sp, #272	; 0x110
 8004e38:	4620      	mov	r0, r4
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004e3a:	e9cd 6744 	strd	r6, r7, [sp, #272]	; 0x110
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004e3e:	f002 fa5d 	bl	80072fc <HAL_DAC_ConfigChannel>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2800      	cmp	r0, #0
 8004e46:	f040 824a 	bne.w	80052de <main+0x86e>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004e4a:	2210      	movs	r2, #16
 8004e4c:	a944      	add	r1, sp, #272	; 0x110
 8004e4e:	4620      	mov	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004e50:	9345      	str	r3, [sp, #276]	; 0x114
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004e52:	f002 fa53 	bl	80072fc <HAL_DAC_ConfigChannel>
 8004e56:	2800      	cmp	r0, #0
 8004e58:	f040 8241 	bne.w	80052de <main+0x86e>
  hlptim2.Instance = LPTIM2;
 8004e5c:	48bf      	ldr	r0, [pc, #764]	; (800515c <main+0x6ec>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8004e5e:	2300      	movs	r3, #0
  hlptim2.Instance = LPTIM2;
 8004e60:	4abf      	ldr	r2, [pc, #764]	; (8005160 <main+0x6f0>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004e62:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8004e66:	6303      	str	r3, [r0, #48]	; 0x30
  hlptim2.Instance = LPTIM2;
 8004e68:	6002      	str	r2, [r0, #0]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8004e6a:	2200      	movs	r2, #0
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004e6c:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8004e6e:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8004e72:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8004e76:	2300      	movs	r3, #0
 8004e78:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004e82:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8004e86:	f003 fecd 	bl	8008c24 <HAL_LPTIM_Init>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	f040 8226 	bne.w	80052de <main+0x86e>
  htim6.Instance = TIM6;
 8004e92:	4cb4      	ldr	r4, [pc, #720]	; (8005164 <main+0x6f4>)
  htim6.Init.Period = 8191;
 8004e94:	f641 72ff 	movw	r2, #8191	; 0x1fff
  htim6.Instance = TIM6;
 8004e98:	49b3      	ldr	r1, [pc, #716]	; (8005168 <main+0x6f8>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e9a:	9017      	str	r0, [sp, #92]	; 0x5c
  htim6.Init.Period = 8191;
 8004e9c:	e9c4 0202 	strd	r0, r2, [r4, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ea0:	2280      	movs	r2, #128	; 0x80
  htim6.Init.Prescaler = 0;
 8004ea2:	e9c4 1000 	strd	r1, r0, [r4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004ea6:	4620      	mov	r0, r4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ea8:	61a2      	str	r2, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eaa:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004eae:	f006 fcf7 	bl	800b8a0 <HAL_TIM_Base_Init>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	f040 8212 	bne.w	80052de <main+0x86e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004eba:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004ebc:	a917      	add	r1, sp, #92	; 0x5c
 8004ebe:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ec0:	9319      	str	r3, [sp, #100]	; 0x64
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004ec2:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004ec4:	f007 f926 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	f040 8207 	bne.w	80052de <main+0x86e>
  huart3.Instance = USART3;
 8004ed0:	4ca6      	ldr	r4, [pc, #664]	; (800516c <main+0x6fc>)
  huart3.Init.BaudRate = 115200;
 8004ed2:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Instance = USART3;
 8004ed6:	49a6      	ldr	r1, [pc, #664]	; (8005170 <main+0x700>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004ed8:	4620      	mov	r0, r4
  huart3.Init.BaudRate = 115200;
 8004eda:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004ede:	220c      	movs	r2, #12
  huart3.Init.Parity = UART_PARITY_NONE;
 8004ee0:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ee4:	e9c4 2305 	strd	r2, r3, [r4, #20]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ee8:	e9c4 3307 	strd	r3, r3, [r4, #28]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004eec:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004ef0:	f007 fea2 	bl	800cc38 <HAL_UART_Init>
 8004ef4:	4601      	mov	r1, r0
 8004ef6:	2800      	cmp	r0, #0
 8004ef8:	f040 81f1 	bne.w	80052de <main+0x86e>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004efc:	4620      	mov	r0, r4
 8004efe:	f007 ff2b 	bl	800cd58 <HAL_UARTEx_SetTxFifoThreshold>
 8004f02:	4601      	mov	r1, r0
 8004f04:	2800      	cmp	r0, #0
 8004f06:	f040 81ea 	bne.w	80052de <main+0x86e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f0a:	4620      	mov	r0, r4
 8004f0c:	f007 ff66 	bl	800cddc <HAL_UARTEx_SetRxFifoThreshold>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	f040 81e4 	bne.w	80052de <main+0x86e>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004f16:	4620      	mov	r0, r4
 8004f18:	f007 ff00 	bl	800cd1c <HAL_UARTEx_DisableFifoMode>
 8004f1c:	4604      	mov	r4, r0
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	f040 81dd 	bne.w	80052de <main+0x86e>
  MX_USB_DEVICE_Init();
 8004f24:	f009 fc58 	bl	800e7d8 <MX_USB_DEVICE_Init>
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004f28:	2001      	movs	r0, #1
 8004f2a:	2102      	movs	r1, #2
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004f2c:	2301      	movs	r3, #1
  htim4.Instance = TIM4;
 8004f2e:	4d91      	ldr	r5, [pc, #580]	; (8005174 <main+0x704>)
 8004f30:	4a91      	ldr	r2, [pc, #580]	; (8005178 <main+0x708>)
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004f32:	933c      	str	r3, [sp, #240]	; 0xf0
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004f34:	9340      	str	r3, [sp, #256]	; 0x100
  sConfig.IC2Filter = 8;
 8004f36:	2308      	movs	r3, #8
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004f38:	943d      	str	r4, [sp, #244]	; 0xf4
  sConfig.IC2Filter = 8;
 8004f3a:	9342      	str	r3, [sp, #264]	; 0x108
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004f3c:	9441      	str	r4, [sp, #260]	; 0x104
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f3e:	9414      	str	r4, [sp, #80]	; 0x50
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f40:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f42:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004f44:	e9cd 013a 	strd	r0, r1, [sp, #232]	; 0xe8
  sConfig.IC1Filter = 8;
 8004f48:	2008      	movs	r0, #8
 8004f4a:	2102      	movs	r1, #2
 8004f4c:	e9cd 013e 	strd	r0, r1, [sp, #248]	; 0xf8
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004f50:	a93a      	add	r1, sp, #232	; 0xe8
 8004f52:	4628      	mov	r0, r5
  htim4.Init.Prescaler = 0;
 8004f54:	e9c5 2400 	strd	r2, r4, [r5]
  htim4.Init.Period = 65535;
 8004f58:	e9c5 4602 	strd	r4, r6, [r5, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f5c:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004f60:	f006 fe08 	bl	800bb74 <HAL_TIM_Encoder_Init>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2800      	cmp	r0, #0
 8004f68:	f040 81b9 	bne.w	80052de <main+0x86e>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004f6c:	a914      	add	r1, sp, #80	; 0x50
 8004f6e:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f70:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f72:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004f74:	f007 f8ce 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	f040 81af 	bne.w	80052de <main+0x86e>
  htim7.Instance = TIM7;
 8004f80:	4c7e      	ldr	r4, [pc, #504]	; (800517c <main+0x70c>)
  htim7.Init.Period = 8192;
 8004f82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  htim7.Instance = TIM7;
 8004f86:	497e      	ldr	r1, [pc, #504]	; (8005180 <main+0x710>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f88:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004f8a:	4620      	mov	r0, r4
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f8c:	61a3      	str	r3, [r4, #24]
  htim7.Init.Prescaler = 0;
 8004f8e:	e9c4 1300 	strd	r1, r3, [r4]
  htim7.Init.Period = 8192;
 8004f92:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f96:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004f9a:	f006 fc81 	bl	800b8a0 <HAL_TIM_Base_Init>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	f040 819d 	bne.w	80052de <main+0x86e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fa4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004fa6:	a911      	add	r1, sp, #68	; 0x44
 8004fa8:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004faa:	9311      	str	r3, [sp, #68]	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fac:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004fae:	f007 f8b1 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	f040 8192 	bne.w	80052de <main+0x86e>
	htim7.Instance = TIM7;
 8004fba:	4971      	ldr	r1, [pc, #452]	; (8005180 <main+0x710>)
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8004fbc:	f247 5230 	movw	r2, #30000	; 0x7530
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004fc0:	61a3      	str	r3, [r4, #24]
	htim7.Instance = TIM7;
 8004fc2:	6021      	str	r1, [r4, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8004fc4:	60e2      	str	r2, [r4, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fc6:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f006 fc68 	bl	800b8a0 <HAL_TIM_Base_Init>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2800      	cmp	r0, #0
 8004fd4:	f040 8183 	bne.w	80052de <main+0x86e>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004fd8:	a911      	add	r1, sp, #68	; 0x44
 8004fda:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fdc:	9311      	str	r3, [sp, #68]	; 0x44
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fde:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004fe0:	f007 f898 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	f040 8179 	bne.w	80052de <main+0x86e>
  htim2.Instance = TIM2;
 8004fec:	4c65      	ldr	r4, [pc, #404]	; (8005184 <main+0x714>)
 8004fee:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  htim2.Init.Period = 10000;
 8004ff2:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ff6:	901a      	str	r0, [sp, #104]	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ff8:	900e      	str	r0, [sp, #56]	; 0x38
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ffa:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ffc:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ffe:	931d      	str	r3, [sp, #116]	; 0x74
  htim2.Init.Prescaler = 0;
 8005000:	e9c4 6000 	strd	r6, r0, [r4]
  htim2.Init.Period = 10000;
 8005004:	e9c4 0202 	strd	r0, r2, [r4, #8]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005008:	4620      	mov	r0, r4
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800500a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800500e:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005012:	f006 fc45 	bl	800b8a0 <HAL_TIM_Base_Init>
 8005016:	2800      	cmp	r0, #0
 8005018:	f040 8161 	bne.w	80052de <main+0x86e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800501c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005020:	a91a      	add	r1, sp, #104	; 0x68
 8005022:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005024:	951a      	str	r5, [sp, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005026:	f006 fee9 	bl	800bdfc <HAL_TIM_ConfigClockSource>
 800502a:	2800      	cmp	r0, #0
 800502c:	f040 8157 	bne.w	80052de <main+0x86e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005030:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005032:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005034:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005036:	4620      	mov	r0, r4
 8005038:	f007 f86c 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 800503c:	2800      	cmp	r0, #0
 800503e:	f040 814e 	bne.w	80052de <main+0x86e>
	htim2.Init.Period = 15000;
 8005042:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005046:	60a0      	str	r0, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005048:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800504a:	61a0      	str	r0, [r4, #24]
	htim2.Init.Period = 15000;
 800504c:	60e3      	str	r3, [r4, #12]
	htim2.Init.Prescaler = 0;
 800504e:	e9c4 6000 	strd	r6, r0, [r4]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005052:	4620      	mov	r0, r4
 8005054:	f006 fc24 	bl	800b8a0 <HAL_TIM_Base_Init>
 8005058:	2800      	cmp	r0, #0
 800505a:	f040 8140 	bne.w	80052de <main+0x86e>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800505e:	a91a      	add	r1, sp, #104	; 0x68
 8005060:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005062:	951a      	str	r5, [sp, #104]	; 0x68
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005064:	f006 feca 	bl	800bdfc <HAL_TIM_ConfigClockSource>
 8005068:	4603      	mov	r3, r0
 800506a:	2800      	cmp	r0, #0
 800506c:	f040 8137 	bne.w	80052de <main+0x86e>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005070:	a90e      	add	r1, sp, #56	; 0x38
 8005072:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005074:	930e      	str	r3, [sp, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005076:	9310      	str	r3, [sp, #64]	; 0x40
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005078:	f007 f84c 	bl	800c114 <HAL_TIMEx_MasterConfigSynchronization>
 800507c:	2800      	cmp	r0, #0
 800507e:	f040 812e 	bne.w	80052de <main+0x86e>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8005082:	4b41      	ldr	r3, [pc, #260]	; (8005188 <main+0x718>)
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	03d9      	lsls	r1, r3, #15
 8005088:	d426      	bmi.n	80050d8 <main+0x668>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800508a:	483f      	ldr	r0, [pc, #252]	; (8005188 <main+0x718>)
 800508c:	2300      	movs	r3, #0
 800508e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8005092:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8005096:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800509a:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800509e:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80050a2:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 80050a6:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80050a8:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80050ac:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80050ae:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 80050b2:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80050b4:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	d1f8      	bne.n	80050ae <main+0x63e>
    } while(sets-- != 0U);
 80050bc:	3c20      	subs	r4, #32
 80050be:	f114 0f20 	cmn.w	r4, #32
 80050c2:	d1f1      	bne.n	80050a8 <main+0x638>
 80050c4:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80050c8:	6943      	ldr	r3, [r0, #20]
 80050ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ce:	6143      	str	r3, [r0, #20]
 80050d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80050d4:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 80050d8:	f7ff fca2 	bl	8004a20 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 80050dc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80050e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050e4:	4829      	ldr	r0, [pc, #164]	; (800518c <main+0x71c>)
 80050e6:	f001 fe15 	bl	8006d14 <HAL_ADCEx_Calibration_Start>
 80050ea:	2800      	cmp	r0, #0
 80050ec:	f040 80f7 	bne.w	80052de <main+0x86e>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 80050f0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80050f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050f8:	4825      	ldr	r0, [pc, #148]	; (8005190 <main+0x720>)
 80050fa:	f001 fe0b 	bl	8006d14 <HAL_ADCEx_Calibration_Start>
 80050fe:	4604      	mov	r4, r0
 8005100:	2800      	cmp	r0, #0
 8005102:	f040 80ec 	bne.w	80052de <main+0x86e>
	HAL_Delay(1);
 8005106:	2001      	movs	r0, #1
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8005108:	4f22      	ldr	r7, [pc, #136]	; (8005194 <main+0x724>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 800510a:	f44f 6600 	mov.w	r6, #2048	; 0x800
	AMindex  = LSBindex = 1;
 800510e:	4605      	mov	r5, r0
	HAL_Delay(1);
 8005110:	f000 fdec 	bl	8005cec <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8005114:	4621      	mov	r1, r4
 8005116:	4817      	ldr	r0, [pc, #92]	; (8005174 <main+0x704>)
 8005118:	f006 fe10 	bl	800bd3c <HAL_TIM_Encoder_Start>
	volume= 0.1;
 800511c:	4b1e      	ldr	r3, [pc, #120]	; (8005198 <main+0x728>)
 800511e:	4a1f      	ldr	r2, [pc, #124]	; (800519c <main+0x72c>)
	SetFstep(2);
 8005120:	2002      	movs	r0, #2
	volume= 0.1;
 8005122:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 8005124:	f7fc f8ac 	bl	8001280 <SetFstep>
	cwpitch = CWPITCH;
 8005128:	4a1d      	ldr	r2, [pc, #116]	; (80051a0 <main+0x730>)
	CarrierEnable(0);
 800512a:	4620      	mov	r0, r4
	cwpitch = CWPITCH;
 800512c:	491d      	ldr	r1, [pc, #116]	; (80051a4 <main+0x734>)
	AGC_decay[Fast] = 0.9995f;
 800512e:	4b1e      	ldr	r3, [pc, #120]	; (80051a8 <main+0x738>)
	cwpitch = CWPITCH;
 8005130:	6011      	str	r1, [r2, #0]
	os_time = 0;
 8005132:	491e      	ldr	r1, [pc, #120]	; (80051ac <main+0x73c>)
	meanavg = 0.f;
 8005134:	4a1e      	ldr	r2, [pc, #120]	; (80051b0 <main+0x740>)
	os_time = 0;
 8005136:	600c      	str	r4, [r1, #0]
	meanavg = 0.f;
 8005138:	2100      	movs	r1, #0
 800513a:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 800513c:	4a1d      	ldr	r2, [pc, #116]	; (80051b4 <main+0x744>)
 800513e:	491e      	ldr	r1, [pc, #120]	; (80051b8 <main+0x748>)
 8005140:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8005142:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 8005146:	4a1d      	ldr	r2, [pc, #116]	; (80051bc <main+0x74c>)
 8005148:	7014      	strb	r4, [r2, #0]
	AMindex  = LSBindex = 1;
 800514a:	4a1d      	ldr	r2, [pc, #116]	; (80051c0 <main+0x750>)
 800514c:	8015      	strh	r5, [r2, #0]
 800514e:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <main+0x754>)
 8005150:	8015      	strh	r5, [r2, #0]
	USBindex = CWindex  = 1;
 8005152:	4a1d      	ldr	r2, [pc, #116]	; (80051c8 <main+0x758>)
 8005154:	8015      	strh	r5, [r2, #0]
 8005156:	4a1d      	ldr	r2, [pc, #116]	; (80051cc <main+0x75c>)
 8005158:	8015      	strh	r5, [r2, #0]
 800515a:	e039      	b.n	80051d0 <main+0x760>
 800515c:	2400b690 	.word	0x2400b690
 8005160:	58002400 	.word	0x58002400
 8005164:	2400b760 	.word	0x2400b760
 8005168:	40001000 	.word	0x40001000
 800516c:	2400b7f8 	.word	0x2400b7f8
 8005170:	40004800 	.word	0x40004800
 8005174:	2400b714 	.word	0x2400b714
 8005178:	40000800 	.word	0x40000800
 800517c:	2400b7ac 	.word	0x2400b7ac
 8005180:	40001400 	.word	0x40001400
 8005184:	2400b6c8 	.word	0x2400b6c8
 8005188:	e000ed00 	.word	0xe000ed00
 800518c:	2400b4bc 	.word	0x2400b4bc
 8005190:	2400b520 	.word	0x2400b520
 8005194:	24007304 	.word	0x24007304
 8005198:	2400ca4c 	.word	0x2400ca4c
 800519c:	3dcccccd 	.word	0x3dcccccd
 80051a0:	24008cb4 	.word	0x24008cb4
 80051a4:	44228000 	.word	0x44228000
 80051a8:	24001858 	.word	0x24001858
 80051ac:	2400b8bc 	.word	0x2400b8bc
 80051b0:	2400b898 	.word	0x2400b898
 80051b4:	240072fc 	.word	0x240072fc
 80051b8:	3f7cac08 	.word	0x3f7cac08
 80051bc:	240072ec 	.word	0x240072ec
 80051c0:	240072d8 	.word	0x240072d8
 80051c4:	24001860 	.word	0x24001860
 80051c8:	24002094 	.word	0x24002094
 80051cc:	24007370 	.word	0x24007370
	bw[AM]   = bw[LSB]  = Wide;
 80051d0:	4a69      	ldr	r2, [pc, #420]	; (8005378 <main+0x908>)
 80051d2:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 80051d4:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 80051d8:	4a68      	ldr	r2, [pc, #416]	; (800537c <main+0x90c>)
 80051da:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 80051dc:	4a68      	ldr	r2, [pc, #416]	; (8005380 <main+0x910>)
 80051de:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 80051e0:	4a68      	ldr	r2, [pc, #416]	; (8005384 <main+0x914>)
 80051e2:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 80051e4:	4b68      	ldr	r3, [pc, #416]	; (8005388 <main+0x918>)
 80051e6:	4a69      	ldr	r2, [pc, #420]	; (800538c <main+0x91c>)
 80051e8:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 80051ea:	4b69      	ldr	r3, [pc, #420]	; (8005390 <main+0x920>)
 80051ec:	4a69      	ldr	r2, [pc, #420]	; (8005394 <main+0x924>)
 80051ee:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 80051f0:	4a69      	ldr	r2, [pc, #420]	; (8005398 <main+0x928>)
 80051f2:	4b6a      	ldr	r3, [pc, #424]	; (800539c <main+0x92c>)
 80051f4:	601a      	str	r2, [r3, #0]
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80051f6:	4b6a      	ldr	r3, [pc, #424]	; (80053a0 <main+0x930>)
 80051f8:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 80051fa:	f7ff fae5 	bl	80047c8 <CarrierEnable>
	TXSwitch(0);
 80051fe:	4620      	mov	r0, r4
 8005200:	f7ff fa7e 	bl	8004700 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8005204:	4a67      	ldr	r2, [pc, #412]	; (80053a4 <main+0x934>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8005206:	231a      	movs	r3, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005208:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800520c:	4966      	ldr	r1, [pc, #408]	; (80053a8 <main+0x938>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800520e:	9303      	str	r3, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005210:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 8005214:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8005216:	eddf 6a65 	vldr	s13, [pc, #404]	; 80053ac <main+0x93c>
	__HAL_RCC_PLL2_DISABLE();
 800521a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
	CWThreshold = 0.01;
 800521e:	4864      	ldr	r0, [pc, #400]	; (80053b0 <main+0x940>)
	__HAL_RCC_PLL2_DISABLE();
 8005220:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005222:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005224:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800522c:	ed9f 5b50 	vldr	d5, [pc, #320]	; 8005370 <main+0x900>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005230:	6293      	str	r3, [r2, #40]	; 0x28
 8005232:	9b03      	ldr	r3, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005234:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005238:	3b01      	subs	r3, #1
 800523a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800523e:	4319      	orrs	r1, r3
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005240:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005244:	6391      	str	r1, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8005246:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8005248:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 800524c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005250:	6013      	str	r3, [r2, #0]
	CWThreshold = 0.01;
 8005252:	4a58      	ldr	r2, [pc, #352]	; (80053b4 <main+0x944>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8005254:	4b58      	ldr	r3, [pc, #352]	; (80053b8 <main+0x948>)
	CWThreshold = 0.01;
 8005256:	6002      	str	r2, [r0, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005258:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800525c:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8005260:	f7fd f8ea 	bl	8002438 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8005264:	4955      	ldr	r1, [pc, #340]	; (80053bc <main+0x94c>)
 8005266:	2204      	movs	r2, #4
 8005268:	4f55      	ldr	r7, [pc, #340]	; (80053c0 <main+0x950>)
 800526a:	4b56      	ldr	r3, [pc, #344]	; (80053c4 <main+0x954>)
 800526c:	4856      	ldr	r0, [pc, #344]	; (80053c8 <main+0x958>)
 800526e:	e9cd 1600 	strd	r1, r6, [sp]
 8005272:	2140      	movs	r1, #64	; 0x40
 8005274:	f00a f980 	bl	800f578 <arm_fir_decimate_init_f32>
 8005278:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 800527a:	b100      	cbz	r0, 800527e <main+0x80e>
 800527c:	e7fe      	b.n	800527c <main+0x80c>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 800527e:	4a53      	ldr	r2, [pc, #332]	; (80053cc <main+0x95c>)
 8005280:	2140      	movs	r1, #64	; 0x40
 8005282:	4b50      	ldr	r3, [pc, #320]	; (80053c4 <main+0x954>)
 8005284:	4852      	ldr	r0, [pc, #328]	; (80053d0 <main+0x960>)
 8005286:	e9cd 2600 	strd	r2, r6, [sp]
 800528a:	2204      	movs	r2, #4
 800528c:	f00a f974 	bl	800f578 <arm_fir_decimate_init_f32>
 8005290:	4604      	mov	r4, r0
 8005292:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 8005294:	bb28      	cbnz	r0, 80052e2 <main+0x872>
	Load_Presets();
 8005296:	f7fb fe1d 	bl	8000ed4 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 800529a:	4628      	mov	r0, r5
 800529c:	f7fb ff00 	bl	80010a0 <Tune_Preset>
	keyerState = IDLE;
 80052a0:	4a4c      	ldr	r2, [pc, #304]	; (80053d4 <main+0x964>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80052a2:	4b4d      	ldr	r3, [pc, #308]	; (80053d8 <main+0x968>)
	keyer_speed = 15;
 80052a4:	200f      	movs	r0, #15
	keyerState = IDLE;
 80052a6:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80052a8:	2210      	movs	r2, #16
 80052aa:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 80052ac:	4b4b      	ldr	r3, [pc, #300]	; (80053dc <main+0x96c>)
 80052ae:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 80052b0:	f7fb f9f0 	bl	8000694 <loadWPM>
	keyer_mode = 1; //->  iambic
 80052b4:	4a4a      	ldr	r2, [pc, #296]	; (80053e0 <main+0x970>)
	txdelay = 10;
 80052b6:	200a      	movs	r0, #10
	if (!DisableDisplay)
 80052b8:	4b4a      	ldr	r3, [pc, #296]	; (80053e4 <main+0x974>)
	keyer_mode = 1; //->  iambic
 80052ba:	7015      	strb	r5, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 80052bc:	4a4a      	ldr	r2, [pc, #296]	; (80053e8 <main+0x978>)
	txdelay = 10;
 80052be:	494b      	ldr	r1, [pc, #300]	; (80053ec <main+0x97c>)
	keyer_swap = 0; //->  DI/DAH
 80052c0:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 80052c2:	781b      	ldrb	r3, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 80052c4:	4a4a      	ldr	r2, [pc, #296]	; (80053f0 <main+0x980>)
	txdelay = 10;
 80052c6:	7008      	strb	r0, [r1, #0]
	TxPowerOut = MID_POWER_OUT;
 80052c8:	6016      	str	r6, [r2, #0]
	if (!DisableDisplay)
 80052ca:	b90b      	cbnz	r3, 80052d0 <main+0x860>
 80052cc:	f7fe faaa 	bl	8003824 <DisplayStatus.part.0>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80052d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052d4:	4947      	ldr	r1, [pc, #284]	; (80053f4 <main+0x984>)
 80052d6:	4848      	ldr	r0, [pc, #288]	; (80053f8 <main+0x988>)
 80052d8:	f001 fd6e 	bl	8006db8 <HAL_ADCEx_MultiModeStart_DMA>
 80052dc:	b110      	cbz	r0, 80052e4 <main+0x874>
    Error_Handler();
 80052de:	f7ff fad1 	bl	8004884 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 80052e2:	e7fe      	b.n	80052e2 <main+0x872>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 80052e4:	4845      	ldr	r0, [pc, #276]	; (80053fc <main+0x98c>)
 80052e6:	f006 fbe9 	bl	800babc <HAL_TIM_Base_Start_IT>
 80052ea:	4604      	mov	r4, r0
 80052ec:	2800      	cmp	r0, #0
 80052ee:	d1f6      	bne.n	80052de <main+0x86e>
	HAL_TIM_Base_Start(&htim6);
 80052f0:	4843      	ldr	r0, [pc, #268]	; (8005400 <main+0x990>)
 80052f2:	f006 fb8b 	bl	800ba0c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 80052f6:	4843      	ldr	r0, [pc, #268]	; (8005404 <main+0x994>)
 80052f8:	f006 fb88 	bl	800ba0c <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80052fc:	4621      	mov	r1, r4
 80052fe:	4842      	ldr	r0, [pc, #264]	; (8005408 <main+0x998>)
 8005300:	f001 fed2 	bl	80070a8 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8005304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005308:	4a40      	ldr	r2, [pc, #256]	; (800540c <main+0x99c>)
 800530a:	4621      	mov	r1, r4
 800530c:	483e      	ldr	r0, [pc, #248]	; (8005408 <main+0x998>)
 800530e:	9400      	str	r4, [sp, #0]
 8005310:	f001 fefe 	bl	8007110 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8005314:	4620      	mov	r0, r4
 8005316:	f000 fd01 	bl	8005d1c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 800531a:	2110      	movs	r1, #16
 800531c:	483a      	ldr	r0, [pc, #232]	; (8005408 <main+0x998>)
 800531e:	f001 fec3 	bl	80070a8 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 8005322:	4623      	mov	r3, r4
 8005324:	2110      	movs	r1, #16
 8005326:	4622      	mov	r2, r4
 8005328:	4837      	ldr	r0, [pc, #220]	; (8005408 <main+0x998>)
 800532a:	f001 ff7d 	bl	8007228 <HAL_DAC_SetValue>
	WSPRBeaconState = NO_FIX;
 800532e:	4b38      	ldr	r3, [pc, #224]	; (8005410 <main+0x9a0>)
  if (ENC_BUTTON)
 8005330:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005334:	4837      	ldr	r0, [pc, #220]	; (8005414 <main+0x9a4>)
	WSPRBeaconState = NO_FIX;
 8005336:	701c      	strb	r4, [r3, #0]
  if (ENC_BUTTON)
 8005338:	f003 fc5c 	bl	8008bf4 <HAL_GPIO_ReadPin>
 800533c:	b170      	cbz	r0, 800535c <main+0x8ec>
		UserInput();
 800533e:	f7fe fea3 	bl	8004088 <UserInput>
		DCF77StatusDisplay();
 8005342:	f7fb fd8d 	bl	8000e60 <DCF77StatusDisplay>
		HAL_Delay(200);
 8005346:	20c8      	movs	r0, #200	; 0xc8
 8005348:	f000 fcd0 	bl	8005cec <HAL_Delay>
		UserInput();
 800534c:	f7fe fe9c 	bl	8004088 <UserInput>
		DCF77StatusDisplay();
 8005350:	f7fb fd86 	bl	8000e60 <DCF77StatusDisplay>
		HAL_Delay(200);
 8005354:	20c8      	movs	r0, #200	; 0xc8
 8005356:	f000 fcc9 	bl	8005cec <HAL_Delay>
	  while (1)
 800535a:	e7f0      	b.n	800533e <main+0x8ce>
	  SetMode((Mode)CW);
 800535c:	2003      	movs	r0, #3
 800535e:	f7fb ff57 	bl	8001210 <SetMode>
	  LOfreq = DCF77_FREQ;
 8005362:	492d      	ldr	r1, [pc, #180]	; (8005418 <main+0x9a8>)
 8005364:	482d      	ldr	r0, [pc, #180]	; (800541c <main+0x9ac>)
	  WSPRBeaconMode = 1;
 8005366:	2201      	movs	r2, #1
 8005368:	4b2d      	ldr	r3, [pc, #180]	; (8005420 <main+0x9b0>)
	  LOfreq = DCF77_FREQ;
 800536a:	6008      	str	r0, [r1, #0]
	  WSPRBeaconMode = 1;
 800536c:	701a      	strb	r2, [r3, #0]
 800536e:	e7e6      	b.n	800533e <main+0x8ce>
 8005370:	8f04fefd 	.word	0x8f04fefd
 8005374:	3feffff9 	.word	0x3feffff9
 8005378:	24008cb0 	.word	0x24008cb0
 800537c:	24008ca0 	.word	0x24008ca0
 8005380:	3f7fdf3b 	.word	0x3f7fdf3b
 8005384:	3f7ffcb9 	.word	0x3f7ffcb9
 8005388:	240062c4 	.word	0x240062c4
 800538c:	001e0002 	.word	0x001e0002
 8005390:	24001864 	.word	0x24001864
 8005394:	3949539c 	.word	0x3949539c
 8005398:	3ca3d70a 	.word	0x3ca3d70a
 800539c:	2400b8c0 	.word	0x2400b8c0
 80053a0:	4af42400 	.word	0x4af42400
 80053a4:	58024400 	.word	0x58024400
 80053a8:	01012e00 	.word	0x01012e00
 80053ac:	3b800000 	.word	0x3b800000
 80053b0:	24002090 	.word	0x24002090
 80053b4:	3c23d70a 	.word	0x3c23d70a
 80053b8:	24002080 	.word	0x24002080
 80053bc:	240041b0 	.word	0x240041b0
 80053c0:	24008ca4 	.word	0x24008ca4
 80053c4:	24000210 	.word	0x24000210
 80053c8:	24007318 	.word	0x24007318
 80053cc:	240020b4 	.word	0x240020b4
 80053d0:	2400730c 	.word	0x2400730c
 80053d4:	2400b889 	.word	0x2400b889
 80053d8:	2400b888 	.word	0x2400b888
 80053dc:	2400b88c 	.word	0x2400b88c
 80053e0:	2400b88a 	.word	0x2400b88a
 80053e4:	240020b0 	.word	0x240020b0
 80053e8:	2400b890 	.word	0x2400b890
 80053ec:	2400ca49 	.word	0x2400ca49
 80053f0:	24007368 	.word	0x24007368
 80053f4:	240084a0 	.word	0x240084a0
 80053f8:	2400b4bc 	.word	0x2400b4bc
 80053fc:	2400b7ac 	.word	0x2400b7ac
 8005400:	2400b760 	.word	0x2400b760
 8005404:	2400b6c8 	.word	0x2400b6c8
 8005408:	2400b588 	.word	0x2400b588
 800540c:	24001880 	.word	0x24001880
 8005410:	24008479 	.word	0x24008479
 8005414:	58020c00 	.word	0x58020c00
 8005418:	240072d4 	.word	0x240072d4
 800541c:	47975e00 	.word	0x47975e00
 8005420:	24008478 	.word	0x24008478

08005424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005424:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005426:	4c14      	ldr	r4, [pc, #80]	; (8005478 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8005428:	2102      	movs	r1, #2
{
 800542a:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800542c:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800542e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8005432:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005436:	430b      	orrs	r3, r1
 8005438:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 800543c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8005440:	400b      	ands	r3, r1
 8005442:	9300      	str	r3, [sp, #0]
 8005444:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8005446:	f001 fdb7 	bl	8006fb8 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 800544a:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 800544e:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8005450:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005454:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8005458:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 800545c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005460:	9301      	str	r3, [sp, #4]
 8005462:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8005464:	f000 fc5a 	bl	8005d1c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8005468:	f000 fc6c 	bl	8005d44 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800546c:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800546e:	b002      	add	sp, #8
 8005470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8005474:	f000 bc5c 	b.w	8005d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8005478:	58024400 	.word	0x58024400

0800547c <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800547c:	494c      	ldr	r1, [pc, #304]	; (80055b0 <HAL_ADC_MspInit+0x134>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800547e:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8005480:	6802      	ldr	r2, [r0, #0]
{
 8005482:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8005484:	428a      	cmp	r2, r1
{
 8005486:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005488:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800548c:	9306      	str	r3, [sp, #24]
 800548e:	e9cd 3307 	strd	r3, r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8005492:	d029      	beq.n	80054e8 <HAL_ADC_MspInit+0x6c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8005494:	4b47      	ldr	r3, [pc, #284]	; (80055b4 <HAL_ADC_MspInit+0x138>)
 8005496:	429a      	cmp	r2, r3
 8005498:	d001      	beq.n	800549e <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800549a:	b00a      	add	sp, #40	; 0x28
 800549c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800549e:	4a46      	ldr	r2, [pc, #280]	; (80055b8 <HAL_ADC_MspInit+0x13c>)
 80054a0:	6813      	ldr	r3, [r2, #0]
 80054a2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80054a4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80054a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80054a8:	d070      	beq.n	800558c <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054aa:	4b44      	ldr	r3, [pc, #272]	; (80055bc <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80054ac:	2402      	movs	r4, #2
 80054ae:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054b0:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054b6:	4842      	ldr	r0, [pc, #264]	; (80055c0 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054b8:	f042 0202 	orr.w	r2, r2, #2
 80054bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80054c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	9303      	str	r3, [sp, #12]
 80054ca:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80054cc:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054d0:	f003 fa56 	bl	8008980 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80054d4:	2200      	movs	r2, #0
 80054d6:	2012      	movs	r0, #18
 80054d8:	4611      	mov	r1, r2
 80054da:	f001 fd6d 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80054de:	2012      	movs	r0, #18
 80054e0:	f001 fda8 	bl	8007034 <HAL_NVIC_EnableIRQ>
}
 80054e4:	b00a      	add	sp, #40	; 0x28
 80054e6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80054e8:	4a33      	ldr	r2, [pc, #204]	; (80055b8 <HAL_ADC_MspInit+0x13c>)
 80054ea:	4604      	mov	r4, r0
 80054ec:	6813      	ldr	r3, [r2, #0]
 80054ee:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80054f0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80054f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80054f4:	d03c      	beq.n	8005570 <HAL_ADC_MspInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054f6:	4b31      	ldr	r3, [pc, #196]	; (80055bc <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054f8:	a904      	add	r1, sp, #16
 80054fa:	4831      	ldr	r0, [pc, #196]	; (80055c0 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8005500:	4d30      	ldr	r5, [pc, #192]	; (80055c4 <HAL_ADC_MspInit+0x148>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005502:	f042 0202 	orr.w	r2, r2, #2
 8005506:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800550a:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800550c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005516:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005518:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800551a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800551e:	f003 fa2f 	bl	8008980 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8005522:	4929      	ldr	r1, [pc, #164]	; (80055c8 <HAL_ADC_MspInit+0x14c>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005524:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005526:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005528:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800552a:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800552c:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005530:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005534:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005538:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800553c:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005540:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005544:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005548:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800554c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005550:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005552:	f002 f87d 	bl	8007650 <HAL_DMA_Init>
 8005556:	bb38      	cbnz	r0, 80055a8 <HAL_ADC_MspInit+0x12c>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8005558:	2200      	movs	r2, #0
 800555a:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800555c:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800555e:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005560:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8005562:	f001 fd29 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8005566:	2012      	movs	r0, #18
 8005568:	f001 fd64 	bl	8007034 <HAL_NVIC_EnableIRQ>
}
 800556c:	b00a      	add	sp, #40	; 0x28
 800556e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005570:	4b12      	ldr	r3, [pc, #72]	; (80055bc <HAL_ADC_MspInit+0x140>)
 8005572:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8005576:	f042 0220 	orr.w	r2, r2, #32
 800557a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800557e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005582:	f003 0320 	and.w	r3, r3, #32
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	9b00      	ldr	r3, [sp, #0]
 800558a:	e7b4      	b.n	80054f6 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800558c:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <HAL_ADC_MspInit+0x140>)
 800558e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8005592:	f042 0220 	orr.w	r2, r2, #32
 8005596:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800559a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	9302      	str	r3, [sp, #8]
 80055a4:	9b02      	ldr	r3, [sp, #8]
 80055a6:	e780      	b.n	80054aa <HAL_ADC_MspInit+0x2e>
      Error_Handler();
 80055a8:	f7ff f96c 	bl	8004884 <Error_Handler>
 80055ac:	e7d4      	b.n	8005558 <HAL_ADC_MspInit+0xdc>
 80055ae:	bf00      	nop
 80055b0:	40022000 	.word	0x40022000
 80055b4:	40022100 	.word	0x40022100
 80055b8:	2400ca50 	.word	0x2400ca50
 80055bc:	58024400 	.word	0x58024400
 80055c0:	58020400 	.word	0x58020400
 80055c4:	2400b59c 	.word	0x2400b59c
 80055c8:	40020010 	.word	0x40020010

080055cc <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 80055cc:	4b2c      	ldr	r3, [pc, #176]	; (8005680 <HAL_DAC_MspInit+0xb4>)
 80055ce:	6802      	ldr	r2, [r0, #0]
{
 80055d0:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 80055d2:	429a      	cmp	r2, r3
{
 80055d4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055d6:	f04f 0400 	mov.w	r4, #0
 80055da:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80055de:	9404      	str	r4, [sp, #16]
 80055e0:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 80055e4:	d001      	beq.n	80055ea <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80055e6:	b008      	add	sp, #32
 80055e8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 80055ea:	4b26      	ldr	r3, [pc, #152]	; (8005684 <HAL_DAC_MspInit+0xb8>)
 80055ec:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055ee:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80055f0:	4e25      	ldr	r6, [pc, #148]	; (8005688 <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 80055f2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80055f6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80055fa:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80055fe:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005602:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8005606:	9200      	str	r2, [sp, #0]
 8005608:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800560a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800560e:	f042 0201 	orr.w	r2, r2, #1
 8005612:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005616:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005618:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005622:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005624:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005626:	4819      	ldr	r0, [pc, #100]	; (800568c <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005628:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800562c:	f003 f9a8 	bl	8008980 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8005630:	4a17      	ldr	r2, [pc, #92]	; (8005690 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8005632:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8005634:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8005636:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005638:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800563a:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800563c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005640:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005642:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005646:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005648:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800564c:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800564e:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005650:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005652:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8005656:	f44f 7380 	mov.w	r3, #256	; 0x100
 800565a:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800565c:	f001 fff8 	bl	8007650 <HAL_DMA_Init>
 8005660:	b958      	cbnz	r0, 800567a <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005662:	2200      	movs	r2, #0
 8005664:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8005666:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005668:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800566a:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800566c:	f001 fca4 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005670:	2036      	movs	r0, #54	; 0x36
 8005672:	f001 fcdf 	bl	8007034 <HAL_NVIC_EnableIRQ>
}
 8005676:	b008      	add	sp, #32
 8005678:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800567a:	f7ff f903 	bl	8004884 <Error_Handler>
 800567e:	e7f0      	b.n	8005662 <HAL_DAC_MspInit+0x96>
 8005680:	40007400 	.word	0x40007400
 8005684:	58024400 	.word	0x58024400
 8005688:	2400b614 	.word	0x2400b614
 800568c:	58020000 	.word	0x58020000
 8005690:	40020028 	.word	0x40020028
 8005694:	00000000 	.word	0x00000000

08005698 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8005698:	4a1b      	ldr	r2, [pc, #108]	; (8005708 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569a:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 800569c:	6801      	ldr	r1, [r0, #0]
{
 800569e:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 80056a0:	4291      	cmp	r1, r2
{
 80056a2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056a4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80056a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80056ac:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 80056ae:	d001      	beq.n	80056b4 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80056b0:	b008      	add	sp, #32
 80056b2:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80056b4:	4b15      	ldr	r3, [pc, #84]	; (800570c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80056b6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056b8:	a902      	add	r1, sp, #8
 80056ba:	4815      	ldr	r0, [pc, #84]	; (8005710 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80056bc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80056c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056c4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80056c8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80056cc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80056d0:	9200      	str	r2, [sp, #0]
 80056d2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80056d8:	f042 0202 	orr.w	r2, r2, #2
 80056dc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80056e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80056e4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056e6:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80056ea:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8005700 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056ee:	9301      	str	r3, [sp, #4]
 80056f0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80056f2:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056f6:	f003 f943 	bl	8008980 <HAL_GPIO_Init>
}
 80056fa:	b008      	add	sp, #32
 80056fc:	bd10      	pop	{r4, pc}
 80056fe:	bf00      	nop
 8005700:	00000400 	.word	0x00000400
 8005704:	00000002 	.word	0x00000002
 8005708:	58002400 	.word	0x58002400
 800570c:	58024400 	.word	0x58024400
 8005710:	58020400 	.word	0x58020400

08005714 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8005714:	6803      	ldr	r3, [r0, #0]
 8005716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800571a:	b510      	push	{r4, lr}
 800571c:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 800571e:	d007      	beq.n	8005730 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8005720:	4a27      	ldr	r2, [pc, #156]	; (80057c0 <HAL_TIM_Base_MspInit+0xac>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d01c      	beq.n	8005760 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8005726:	4a27      	ldr	r2, [pc, #156]	; (80057c4 <HAL_TIM_Base_MspInit+0xb0>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d031      	beq.n	8005790 <HAL_TIM_Base_MspInit+0x7c>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800572c:	b004      	add	sp, #16
 800572e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005730:	4b25      	ldr	r3, [pc, #148]	; (80057c8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8005732:	201c      	movs	r0, #28
 8005734:	2200      	movs	r2, #0
 8005736:	2104      	movs	r1, #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005738:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800573c:	f044 0401 	orr.w	r4, r4, #1
 8005740:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8005744:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	9301      	str	r3, [sp, #4]
 800574e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8005750:	f001 fc32 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005754:	201c      	movs	r0, #28
}
 8005756:	b004      	add	sp, #16
 8005758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800575c:	f001 bc6a 	b.w	8007034 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005760:	4b19      	ldr	r3, [pc, #100]	; (80057c8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005762:	2036      	movs	r0, #54	; 0x36
 8005764:	2200      	movs	r2, #0
 8005766:	2101      	movs	r1, #1
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005768:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800576c:	f044 0410 	orr.w	r4, r4, #16
 8005770:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8005774:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005778:	f003 0310 	and.w	r3, r3, #16
 800577c:	9302      	str	r3, [sp, #8]
 800577e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005780:	f001 fc1a 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005784:	2036      	movs	r0, #54	; 0x36
}
 8005786:	b004      	add	sp, #16
 8005788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800578c:	f001 bc52 	b.w	8007034 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005790:	4b0d      	ldr	r3, [pc, #52]	; (80057c8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8005792:	2037      	movs	r0, #55	; 0x37
 8005794:	2200      	movs	r2, #0
 8005796:	2101      	movs	r1, #1
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005798:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800579c:	f044 0420 	orr.w	r4, r4, #32
 80057a0:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80057a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80057a8:	f003 0320 	and.w	r3, r3, #32
 80057ac:	9303      	str	r3, [sp, #12]
 80057ae:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80057b0:	f001 fc02 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80057b4:	2037      	movs	r0, #55	; 0x37
}
 80057b6:	b004      	add	sp, #16
 80057b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80057bc:	f001 bc3a 	b.w	8007034 <HAL_NVIC_EnableIRQ>
 80057c0:	40001000 	.word	0x40001000
 80057c4:	40001400 	.word	0x40001400
 80057c8:	58024400 	.word	0x58024400
 80057cc:	00000000 	.word	0x00000000

080057d0 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 80057d0:	4a1d      	ldr	r2, [pc, #116]	; (8005848 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057d2:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 80057d4:	6801      	ldr	r1, [r0, #0]
{
 80057d6:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 80057d8:	4291      	cmp	r1, r2
{
 80057da:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057dc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80057e0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80057e4:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 80057e6:	d002      	beq.n	80057ee <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80057e8:	b009      	add	sp, #36	; 0x24
 80057ea:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 80057ee:	4b17      	ldr	r3, [pc, #92]	; (800584c <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057f0:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057f2:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 80057f4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80057f8:	f042 0204 	orr.w	r2, r2, #4
 80057fc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8005800:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005804:	f002 0204 	and.w	r2, r2, #4
 8005808:	9200      	str	r2, [sp, #0]
 800580a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800580c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005810:	f042 0208 	orr.w	r2, r2, #8
 8005814:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005818:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800581a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800581e:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005820:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005824:	480a      	ldr	r0, [pc, #40]	; (8005850 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005826:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005828:	9301      	str	r3, [sp, #4]
 800582a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800582c:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8005840 <HAL_TIM_Encoder_MspInit+0x70>
 8005830:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005834:	f003 f8a4 	bl	8008980 <HAL_GPIO_Init>
}
 8005838:	b009      	add	sp, #36	; 0x24
 800583a:	f85d fb04 	ldr.w	pc, [sp], #4
 800583e:	bf00      	nop
 8005840:	00003000 	.word	0x00003000
 8005844:	00000002 	.word	0x00000002
 8005848:	40000800 	.word	0x40000800
 800584c:	58024400 	.word	0x58024400
 8005850:	58020c00 	.word	0x58020c00

08005854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005854:	b5d0      	push	{r4, r6, r7, lr}
 8005856:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005858:	2100      	movs	r1, #0
{
 800585a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800585c:	22bc      	movs	r2, #188	; 0xbc
 800585e:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005860:	9108      	str	r1, [sp, #32]
 8005862:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8005866:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800586a:	f00a fc25 	bl	80100b8 <memset>
  if(huart->Instance==USART3)
 800586e:	4b2d      	ldr	r3, [pc, #180]	; (8005924 <HAL_UART_MspInit+0xd0>)
 8005870:	6822      	ldr	r2, [r4, #0]
 8005872:	429a      	cmp	r2, r3
 8005874:	d001      	beq.n	800587a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005876:	b038      	add	sp, #224	; 0xe0
 8005878:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800587a:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800587c:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800587e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005880:	f004 ff32 	bl	800a6e8 <HAL_RCCEx_PeriphCLKConfig>
 8005884:	2800      	cmp	r0, #0
 8005886:	d149      	bne.n	800591c <HAL_UART_MspInit+0xc8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005888:	4b27      	ldr	r3, [pc, #156]	; (8005928 <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800588a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800588e:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005890:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8005892:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005896:	2600      	movs	r6, #0
 8005898:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 800589a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800589e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80058a2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80058a6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80058aa:	9201      	str	r2, [sp, #4]
 80058ac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80058b2:	f042 0202 	orr.w	r2, r2, #2
 80058b6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80058ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80058be:	f002 0202 	and.w	r2, r2, #2
 80058c2:	9202      	str	r2, [sp, #8]
 80058c4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80058c6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80058ca:	f042 0208 	orr.w	r2, r2, #8
 80058ce:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80058d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80058d6:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80058d8:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80058dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80058e0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058e2:	a904      	add	r1, sp, #16
 80058e4:	4811      	ldr	r0, [pc, #68]	; (800592c <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80058e6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80058e8:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058ec:	f003 f848 	bl	8008980 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80058f0:	2302      	movs	r3, #2
 80058f2:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058f6:	a904      	add	r1, sp, #16
 80058f8:	480d      	ldr	r0, [pc, #52]	; (8005930 <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80058fa:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80058fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005900:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005904:	f003 f83c 	bl	8008980 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8005908:	2200      	movs	r2, #0
 800590a:	2101      	movs	r1, #1
 800590c:	2027      	movs	r0, #39	; 0x27
 800590e:	f001 fb53 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005912:	2027      	movs	r0, #39	; 0x27
 8005914:	f001 fb8e 	bl	8007034 <HAL_NVIC_EnableIRQ>
}
 8005918:	b038      	add	sp, #224	; 0xe0
 800591a:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 800591c:	f7fe ffb2 	bl	8004884 <Error_Handler>
 8005920:	e7b2      	b.n	8005888 <HAL_UART_MspInit+0x34>
 8005922:	bf00      	nop
 8005924:	40004800 	.word	0x40004800
 8005928:	58024400 	.word	0x58024400
 800592c:	58020400 	.word	0x58020400
 8005930:	58020c00 	.word	0x58020c00

08005934 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop

08005938 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005938:	e7fe      	b.n	8005938 <HardFault_Handler>
 800593a:	bf00      	nop

0800593c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800593c:	e7fe      	b.n	800593c <MemManage_Handler>
 800593e:	bf00      	nop

08005940 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005940:	e7fe      	b.n	8005940 <BusFault_Handler>
 8005942:	bf00      	nop

08005944 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005944:	e7fe      	b.n	8005944 <UsageFault_Handler>
 8005946:	bf00      	nop

08005948 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8005948:	f000 b966 	b.w	8005c18 <ADC3_IRQHandler>

0800594c <DebugMon_Handler>:
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop

08005950 <PendSV_Handler>:
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop

08005954 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005954:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005956:	f000 f9b7 	bl	8005cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 800595a:	4b0d      	ldr	r3, [pc, #52]	; (8005990 <SysTick_Handler+0x3c>)
 800595c:	490d      	ldr	r1, [pc, #52]	; (8005994 <SysTick_Handler+0x40>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a0d      	ldr	r2, [pc, #52]	; (8005998 <SysTick_Handler+0x44>)
 8005962:	fb01 f303 	mul.w	r3, r1, r3
 8005966:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 800596a:	d310      	bcc.n	800598e <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 800596c:	490b      	ldr	r1, [pc, #44]	; (800599c <SysTick_Handler+0x48>)
 800596e:	4a0c      	ldr	r2, [pc, #48]	; (80059a0 <SysTick_Handler+0x4c>)
 8005970:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8005972:	480c      	ldr	r0, [pc, #48]	; (80059a4 <SysTick_Handler+0x50>)
		SystemSeconds++;
 8005974:	3301      	adds	r3, #1
 8005976:	fb03 f202 	mul.w	r2, r3, r2
 800597a:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 800597c:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 8005980:	d305      	bcc.n	800598e <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 8005982:	4a09      	ldr	r2, [pc, #36]	; (80059a8 <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 8005984:	2000      	movs	r0, #0
			SystemMinutes++;
 8005986:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 8005988:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 800598a:	3301      	adds	r3, #1
 800598c:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 800598e:	bd08      	pop	{r3, pc}
 8005990:	2400ca58 	.word	0x2400ca58
 8005994:	26e978d5 	.word	0x26e978d5
 8005998:	00418937 	.word	0x00418937
 800599c:	24007354 	.word	0x24007354
 80059a0:	eeeeeeef 	.word	0xeeeeeeef
 80059a4:	04444444 	.word	0x04444444
 80059a8:	24007350 	.word	0x24007350

080059ac <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80059ac:	4801      	ldr	r0, [pc, #4]	; (80059b4 <DMA1_Stream0_IRQHandler+0x8>)
 80059ae:	f002 bc97 	b.w	80082e0 <HAL_DMA_IRQHandler>
 80059b2:	bf00      	nop
 80059b4:	2400b59c 	.word	0x2400b59c

080059b8 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80059b8:	4801      	ldr	r0, [pc, #4]	; (80059c0 <DMA1_Stream1_IRQHandler+0x8>)
 80059ba:	f002 bc91 	b.w	80082e0 <HAL_DMA_IRQHandler>
 80059be:	bf00      	nop
 80059c0:	2400b614 	.word	0x2400b614

080059c4 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80059c4:	4804      	ldr	r0, [pc, #16]	; (80059d8 <ADC_IRQHandler+0x14>)
{
 80059c6:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 80059c8:	f000 f9dc 	bl	8005d84 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80059cc:	4803      	ldr	r0, [pc, #12]	; (80059dc <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80059ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 80059d2:	f000 b9d7 	b.w	8005d84 <HAL_ADC_IRQHandler>
 80059d6:	bf00      	nop
 80059d8:	2400b4bc 	.word	0x2400b4bc
 80059dc:	2400b520 	.word	0x2400b520

080059e0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80059e0:	4801      	ldr	r0, [pc, #4]	; (80059e8 <TIM2_IRQHandler+0x8>)
 80059e2:	f006 badf 	b.w	800bfa4 <HAL_TIM_IRQHandler>
 80059e6:	bf00      	nop
 80059e8:	2400b6c8 	.word	0x2400b6c8

080059ec <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80059ec:	4801      	ldr	r0, [pc, #4]	; (80059f4 <USART3_IRQHandler+0x8>)
 80059ee:	f006 bc01 	b.w	800c1f4 <HAL_UART_IRQHandler>
 80059f2:	bf00      	nop
 80059f4:	2400b7f8 	.word	0x2400b7f8

080059f8 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 80059f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059fc:	f003 b904 	b.w	8008c08 <HAL_GPIO_EXTI_IRQHandler>

08005a00 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8005a00:	4804      	ldr	r0, [pc, #16]	; (8005a14 <TIM6_DAC_IRQHandler+0x14>)
{
 8005a02:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8005a04:	f001 fc46 	bl	8007294 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8005a08:	4803      	ldr	r0, [pc, #12]	; (8005a18 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005a0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8005a0e:	f006 bac9 	b.w	800bfa4 <HAL_TIM_IRQHandler>
 8005a12:	bf00      	nop
 8005a14:	2400b588 	.word	0x2400b588
 8005a18:	2400b760 	.word	0x2400b760

08005a1c <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005a1c:	4801      	ldr	r0, [pc, #4]	; (8005a24 <TIM7_IRQHandler+0x8>)
 8005a1e:	f006 bac1 	b.w	800bfa4 <HAL_TIM_IRQHandler>
 8005a22:	bf00      	nop
 8005a24:	2400b7ac 	.word	0x2400b7ac

08005a28 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005a28:	4801      	ldr	r0, [pc, #4]	; (8005a30 <OTG_FS_IRQHandler+0x8>)
 8005a2a:	f003 ba25 	b.w	8008e78 <HAL_PCD_IRQHandler>
 8005a2e:	bf00      	nop
 8005a30:	2400df30 	.word	0x2400df30

08005a34 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8005a34:	2001      	movs	r0, #1
 8005a36:	4770      	bx	lr

08005a38 <_kill>:

int _kill(int pid, int sig)
{
 8005a38:	b508      	push	{r3, lr}
	errno = EINVAL;
 8005a3a:	f00a fb05 	bl	8010048 <__errno>
 8005a3e:	2216      	movs	r2, #22
 8005a40:	4603      	mov	r3, r0
	return -1;
}
 8005a42:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8005a46:	601a      	str	r2, [r3, #0]
}
 8005a48:	bd08      	pop	{r3, pc}
 8005a4a:	bf00      	nop

08005a4c <_exit>:

void _exit (int status)
{
 8005a4c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8005a4e:	f00a fafb 	bl	8010048 <__errno>
 8005a52:	2316      	movs	r3, #22
 8005a54:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8005a56:	e7fe      	b.n	8005a56 <_exit+0xa>

08005a58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005a58:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a5a:	1e16      	subs	r6, r2, #0
 8005a5c:	dd07      	ble.n	8005a6e <_read+0x16>
 8005a5e:	460c      	mov	r4, r1
 8005a60:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8005a62:	f3af 8000 	nop.w
 8005a66:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a6a:	42a5      	cmp	r5, r4
 8005a6c:	d1f9      	bne.n	8005a62 <_read+0xa>
	}

return len;
}
 8005a6e:	4630      	mov	r0, r6
 8005a70:	bd70      	pop	{r4, r5, r6, pc}
 8005a72:	bf00      	nop

08005a74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005a74:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a76:	1e16      	subs	r6, r2, #0
 8005a78:	dd07      	ble.n	8005a8a <_write+0x16>
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8005a7e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005a82:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a86:	42ac      	cmp	r4, r5
 8005a88:	d1f9      	bne.n	8005a7e <_write+0xa>
	}
	return len;
}
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	bd70      	pop	{r4, r5, r6, pc}
 8005a8e:	bf00      	nop

08005a90 <_close>:

int _close(int file)
{
	return -1;
}
 8005a90:	f04f 30ff 	mov.w	r0, #4294967295
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop

08005a98 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005a98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8005a9c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8005a9e:	604b      	str	r3, [r1, #4]
}
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop

08005aa4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005aa4:	2001      	movs	r0, #1
 8005aa6:	4770      	bx	lr

08005aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	4770      	bx	lr

08005aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005aac:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005aae:	4c0d      	ldr	r4, [pc, #52]	; (8005ae4 <_sbrk+0x38>)
{
 8005ab0:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ab2:	490d      	ldr	r1, [pc, #52]	; (8005ae8 <_sbrk+0x3c>)
 8005ab4:	4d0d      	ldr	r5, [pc, #52]	; (8005aec <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8005ab6:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ab8:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8005aba:	b12a      	cbz	r2, 8005ac8 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005abc:	4413      	add	r3, r2
 8005abe:	428b      	cmp	r3, r1
 8005ac0:	d808      	bhi.n	8005ad4 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8005ac2:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8005ac4:	6023      	str	r3, [r4, #0]
}
 8005ac6:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8005ac8:	4809      	ldr	r0, [pc, #36]	; (8005af0 <_sbrk+0x44>)
 8005aca:	4602      	mov	r2, r0
 8005acc:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8005ace:	4413      	add	r3, r2
 8005ad0:	428b      	cmp	r3, r1
 8005ad2:	d9f6      	bls.n	8005ac2 <_sbrk+0x16>
    errno = ENOMEM;
 8005ad4:	f00a fab8 	bl	8010048 <__errno>
 8005ad8:	230c      	movs	r3, #12
    return (void *)-1;
 8005ada:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8005ade:	6003      	str	r3, [r0, #0]
}
 8005ae0:	4610      	mov	r0, r2
 8005ae2:	bd38      	pop	{r3, r4, r5, pc}
 8005ae4:	2400ca54 	.word	0x2400ca54
 8005ae8:	24080000 	.word	0x24080000
 8005aec:	00000400 	.word	0x00000400
 8005af0:	2400e568 	.word	0x2400e568

08005af4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005af4:	4929      	ldr	r1, [pc, #164]	; (8005b9c <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005af6:	4a2a      	ldr	r2, [pc, #168]	; (8005ba0 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005af8:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005afc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8005b00:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005b06:	6813      	ldr	r3, [r2, #0]
 8005b08:	f003 030f 	and.w	r3, r3, #15
 8005b0c:	2b06      	cmp	r3, #6
 8005b0e:	d805      	bhi.n	8005b1c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005b10:	6813      	ldr	r3, [r2, #0]
 8005b12:	f023 030f 	bic.w	r3, r3, #15
 8005b16:	f043 0307 	orr.w	r3, r3, #7
 8005b1a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005b1c:	4b21      	ldr	r3, [pc, #132]	; (8005ba4 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005b1e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005b20:	4a21      	ldr	r2, [pc, #132]	; (8005ba8 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8005b22:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005b24:	481e      	ldr	r0, [pc, #120]	; (8005ba0 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8005b26:	f041 0101 	orr.w	r1, r1, #1
 8005b2a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8005b2c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8005b2e:	6819      	ldr	r1, [r3, #0]
 8005b30:	400a      	ands	r2, r1
 8005b32:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005b34:	6803      	ldr	r3, [r0, #0]
 8005b36:	071b      	lsls	r3, r3, #28
 8005b38:	d505      	bpl.n	8005b46 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005b3a:	6803      	ldr	r3, [r0, #0]
 8005b3c:	f023 030f 	bic.w	r3, r3, #15
 8005b40:	f043 0307 	orr.w	r3, r3, #7
 8005b44:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005b46:	4b17      	ldr	r3, [pc, #92]	; (8005ba4 <SystemInit+0xb0>)
 8005b48:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005b4a:	4918      	ldr	r1, [pc, #96]	; (8005bac <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8005b4c:	4c18      	ldr	r4, [pc, #96]	; (8005bb0 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8005b4e:	4819      	ldr	r0, [pc, #100]	; (8005bb4 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8005b50:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8005b52:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8005b54:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8005b56:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8005b58:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8005b5a:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005b5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005b5e:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005b60:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005b62:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005b64:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005b66:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005b68:	4c13      	ldr	r4, [pc, #76]	; (8005bb8 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8005b6a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005b6e:	4913      	ldr	r1, [pc, #76]	; (8005bbc <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8005b70:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8005b72:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005b74:	6823      	ldr	r3, [r4, #0]
 8005b76:	4019      	ands	r1, r3
 8005b78:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8005b7c:	d203      	bcs.n	8005b86 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005b7e:	4b10      	ldr	r3, [pc, #64]	; (8005bc0 <SystemInit+0xcc>)
 8005b80:	2201      	movs	r2, #1
 8005b82:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005b86:	490f      	ldr	r1, [pc, #60]	; (8005bc4 <SystemInit+0xd0>)
 8005b88:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b8c:	4b03      	ldr	r3, [pc, #12]	; (8005b9c <SystemInit+0xa8>)
 8005b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005b92:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8005b94:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b98:	609a      	str	r2, [r3, #8]
}
 8005b9a:	4770      	bx	lr
 8005b9c:	e000ed00 	.word	0xe000ed00
 8005ba0:	52002000 	.word	0x52002000
 8005ba4:	58024400 	.word	0x58024400
 8005ba8:	eaf6ed7f 	.word	0xeaf6ed7f
 8005bac:	01010280 	.word	0x01010280
 8005bb0:	02020200 	.word	0x02020200
 8005bb4:	01ff0000 	.word	0x01ff0000
 8005bb8:	5c001000 	.word	0x5c001000
 8005bbc:	ffff0000 	.word	0xffff0000
 8005bc0:	51008000 	.word	0x51008000
 8005bc4:	52004000 	.word	0x52004000

08005bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005bc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c00 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005bcc:	f7ff ff92 	bl	8005af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005bd0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005bd2:	e003      	b.n	8005bdc <LoopCopyDataInit>

08005bd4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005bd4:	4b0b      	ldr	r3, [pc, #44]	; (8005c04 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8005bd6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005bd8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005bda:	3104      	adds	r1, #4

08005bdc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005bdc:	480a      	ldr	r0, [pc, #40]	; (8005c08 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8005bde:	4b0b      	ldr	r3, [pc, #44]	; (8005c0c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8005be0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005be2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005be4:	d3f6      	bcc.n	8005bd4 <CopyDataInit>
  ldr  r2, =_sbss
 8005be6:	4a0a      	ldr	r2, [pc, #40]	; (8005c10 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8005be8:	e002      	b.n	8005bf0 <LoopFillZerobss>

08005bea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005bea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005bec:	f842 3b04 	str.w	r3, [r2], #4

08005bf0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005bf0:	4b08      	ldr	r3, [pc, #32]	; (8005c14 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8005bf2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005bf4:	d3f9      	bcc.n	8005bea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005bf6:	f00a fa2d 	bl	8010054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005bfa:	f7fe ff39 	bl	8004a70 <main>
  bx  lr    
 8005bfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005c00:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8005c04:	0801ec98 	.word	0x0801ec98
  ldr  r0, =_sdata
 8005c08:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8005c0c:	2400066c 	.word	0x2400066c
  ldr  r2, =_sbss
 8005c10:	24000680 	.word	0x24000680
  ldr  r3, = _ebss
 8005c14:	2400e568 	.word	0x2400e568

08005c18 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c18:	e7fe      	b.n	8005c18 <ADC3_IRQHandler>
	...

08005c1c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005c1c:	4b0f      	ldr	r3, [pc, #60]	; (8005c5c <HAL_InitTick+0x40>)
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	b90b      	cbnz	r3, 8005c26 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8005c22:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8005c24:	4770      	bx	lr
{
 8005c26:	b510      	push	{r4, lr}
 8005c28:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005c2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005c2e:	4a0c      	ldr	r2, [pc, #48]	; (8005c60 <HAL_InitTick+0x44>)
 8005c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c34:	6810      	ldr	r0, [r2, #0]
 8005c36:	fbb0 f0f3 	udiv	r0, r0, r3
 8005c3a:	f001 fa09 	bl	8007050 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c3e:	2c0f      	cmp	r4, #15
 8005c40:	d800      	bhi.n	8005c44 <HAL_InitTick+0x28>
 8005c42:	b108      	cbz	r0, 8005c48 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8005c44:	2001      	movs	r0, #1
}
 8005c46:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c48:	2200      	movs	r2, #0
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c50:	f001 f9b2 	bl	8006fb8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005c54:	4b03      	ldr	r3, [pc, #12]	; (8005c64 <HAL_InitTick+0x48>)
 8005c56:	2000      	movs	r0, #0
 8005c58:	601c      	str	r4, [r3, #0]
}
 8005c5a:	bd10      	pop	{r4, pc}
 8005c5c:	24000318 	.word	0x24000318
 8005c60:	24000310 	.word	0x24000310
 8005c64:	2400031c 	.word	0x2400031c

08005c68 <HAL_Init>:
{
 8005c68:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c6a:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c6c:	4c12      	ldr	r4, [pc, #72]	; (8005cb8 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c6e:	f001 f991 	bl	8006f94 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c72:	f004 f9ad 	bl	8009fd0 <HAL_RCC_GetSysClockFreq>
 8005c76:	4b11      	ldr	r3, [pc, #68]	; (8005cbc <HAL_Init+0x54>)
 8005c78:	4911      	ldr	r1, [pc, #68]	; (8005cc0 <HAL_Init+0x58>)
 8005c7a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c7c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c7e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c82:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c86:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c88:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c8a:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8005c8e:	490d      	ldr	r1, [pc, #52]	; (8005cc4 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c90:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c94:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c96:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8005c9a:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c9c:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c9e:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ca0:	f7ff ffbc 	bl	8005c1c <HAL_InitTick>
 8005ca4:	b110      	cbz	r0, 8005cac <HAL_Init+0x44>
    return HAL_ERROR;
 8005ca6:	2401      	movs	r4, #1
}
 8005ca8:	4620      	mov	r0, r4
 8005caa:	bd10      	pop	{r4, pc}
 8005cac:	4604      	mov	r4, r0
  HAL_MspInit();
 8005cae:	f7ff fbb9 	bl	8005424 <HAL_MspInit>
}
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	bd10      	pop	{r4, pc}
 8005cb6:	bf00      	nop
 8005cb8:	24000314 	.word	0x24000314
 8005cbc:	58024400 	.word	0x58024400
 8005cc0:	0801a62c 	.word	0x0801a62c
 8005cc4:	24000310 	.word	0x24000310

08005cc8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005cc8:	4a03      	ldr	r2, [pc, #12]	; (8005cd8 <HAL_IncTick+0x10>)
 8005cca:	4b04      	ldr	r3, [pc, #16]	; (8005cdc <HAL_IncTick+0x14>)
 8005ccc:	6811      	ldr	r1, [r2, #0]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	440b      	add	r3, r1
 8005cd2:	6013      	str	r3, [r2, #0]
}
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	2400ca58 	.word	0x2400ca58
 8005cdc:	24000318 	.word	0x24000318

08005ce0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005ce0:	4b01      	ldr	r3, [pc, #4]	; (8005ce8 <HAL_GetTick+0x8>)
 8005ce2:	6818      	ldr	r0, [r3, #0]
}
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	2400ca58 	.word	0x2400ca58

08005cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005cec:	b538      	push	{r3, r4, r5, lr}
 8005cee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005cf0:	f7ff fff6 	bl	8005ce0 <HAL_GetTick>
 8005cf4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cf6:	1c63      	adds	r3, r4, #1
 8005cf8:	d002      	beq.n	8005d00 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cfa:	4b04      	ldr	r3, [pc, #16]	; (8005d0c <HAL_Delay+0x20>)
 8005cfc:	781b      	ldrb	r3, [r3, #0]
 8005cfe:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d00:	f7ff ffee 	bl	8005ce0 <HAL_GetTick>
 8005d04:	1b43      	subs	r3, r0, r5
 8005d06:	42a3      	cmp	r3, r4
 8005d08:	d3fa      	bcc.n	8005d00 <HAL_Delay+0x14>
  {
  }
}
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	24000318 	.word	0x24000318

08005d10 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8005d10:	4b01      	ldr	r3, [pc, #4]	; (8005d18 <HAL_GetREVID+0x8>)
 8005d12:	6818      	ldr	r0, [r3, #0]
}
 8005d14:	0c00      	lsrs	r0, r0, #16
 8005d16:	4770      	bx	lr
 8005d18:	5c001000 	.word	0x5c001000

08005d1c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8005d1c:	4a03      	ldr	r2, [pc, #12]	; (8005d2c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8005d1e:	6813      	ldr	r3, [r2, #0]
 8005d20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d24:	4318      	orrs	r0, r3
 8005d26:	6010      	str	r0, [r2, #0]
}
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	58003c00 	.word	0x58003c00

08005d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8005d30:	4a03      	ldr	r2, [pc, #12]	; (8005d40 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8005d32:	6813      	ldr	r3, [r2, #0]
 8005d34:	f023 0302 	bic.w	r3, r3, #2
 8005d38:	4318      	orrs	r0, r3
 8005d3a:	6010      	str	r0, [r2, #0]
}
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	58003c00 	.word	0x58003c00

08005d44 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8005d44:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8005d46:	4c0a      	ldr	r4, [pc, #40]	; (8005d70 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	f043 0301 	orr.w	r3, r3, #1
 8005d4e:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005d50:	f7ff ffc6 	bl	8005ce0 <HAL_GetTick>
 8005d54:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8005d56:	e004      	b.n	8005d62 <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8005d58:	f7ff ffc2 	bl	8005ce0 <HAL_GetTick>
 8005d5c:	1b40      	subs	r0, r0, r5
 8005d5e:	280a      	cmp	r0, #10
 8005d60:	d804      	bhi.n	8005d6c <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	071b      	lsls	r3, r3, #28
 8005d66:	d5f7      	bpl.n	8005d58 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8005d68:	2000      	movs	r0, #0
}
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8005d6c:	2003      	movs	r0, #3
}
 8005d6e:	bd38      	pop	{r3, r4, r5, pc}
 8005d70:	58003c00 	.word	0x58003c00

08005d74 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005d74:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005d76:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005d78:	f7fd fea4 	bl	8003ac4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d7c:	bd08      	pop	{r3, pc}
 8005d7e:	bf00      	nop

08005d80 <HAL_ADC_ErrorCallback>:
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop

08005d84 <HAL_ADC_IRQHandler>:
{
 8005d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d86:	4a90      	ldr	r2, [pc, #576]	; (8005fc8 <HAL_ADC_IRQHandler+0x244>)
{
 8005d88:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005d8a:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d8c:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005d8e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005d90:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d92:	f000 8095 	beq.w	8005ec0 <HAL_ADC_IRQHandler+0x13c>
 8005d96:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	f000 8090 	beq.w	8005ec0 <HAL_ADC_IRQHandler+0x13c>
 8005da0:	4a8a      	ldr	r2, [pc, #552]	; (8005fcc <HAL_ADC_IRQHandler+0x248>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005da2:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005da4:	07a9      	lsls	r1, r5, #30
 8005da6:	f007 071f 	and.w	r7, r7, #31
 8005daa:	d502      	bpl.n	8005db2 <HAL_ADC_IRQHandler+0x2e>
 8005dac:	07b2      	lsls	r2, r6, #30
 8005dae:	f100 80aa 	bmi.w	8005f06 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005db2:	0769      	lsls	r1, r5, #29
 8005db4:	d579      	bpl.n	8005eaa <HAL_ADC_IRQHandler+0x126>
 8005db6:	0772      	lsls	r2, r6, #29
 8005db8:	d577      	bpl.n	8005eaa <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005dba:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005dbc:	06d2      	lsls	r2, r2, #27
 8005dbe:	d403      	bmi.n	8005dc8 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005dc0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005dc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dc6:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8005dce:	d11c      	bne.n	8005e0a <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005dd0:	4a7f      	ldr	r2, [pc, #508]	; (8005fd0 <HAL_ADC_IRQHandler+0x24c>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	f000 80e8 	beq.w	8005fa8 <HAL_ADC_IRQHandler+0x224>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005dd8:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005dda:	0490      	lsls	r0, r2, #18
 8005ddc:	d415      	bmi.n	8005e0a <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	0711      	lsls	r1, r2, #28
 8005de2:	d512      	bpl.n	8005e0a <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	0752      	lsls	r2, r2, #29
 8005de8:	f100 80f6 	bmi.w	8005fd8 <HAL_ADC_IRQHandler+0x254>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	f022 020c 	bic.w	r2, r2, #12
 8005df2:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005df4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005df6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dfa:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005dfc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005dfe:	04db      	lsls	r3, r3, #19
 8005e00:	d403      	bmi.n	8005e0a <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e02:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005e04:	f043 0301 	orr.w	r3, r3, #1
 8005e08:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f7fd fe3c 	bl	8003a88 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	220c      	movs	r2, #12
 8005e14:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005e16:	06a8      	lsls	r0, r5, #26
 8005e18:	d54d      	bpl.n	8005eb6 <HAL_ADC_IRQHandler+0x132>
 8005e1a:	06b1      	lsls	r1, r6, #26
 8005e1c:	d54b      	bpl.n	8005eb6 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e1e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005e20:	06d1      	lsls	r1, r2, #27
 8005e22:	d403      	bmi.n	8005e2c <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005e24:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005e26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e2a:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e2c:	4968      	ldr	r1, [pc, #416]	; (8005fd0 <HAL_ADC_IRQHandler+0x24c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005e2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e30:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005e32:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005e34:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8005e38:	d073      	beq.n	8005f22 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005e3a:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005e3c:	b9d2      	cbnz	r2, 8005e74 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005e3e:	018a      	lsls	r2, r1, #6
 8005e40:	f100 80aa 	bmi.w	8005f98 <HAL_ADC_IRQHandler+0x214>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	0650      	lsls	r0, r2, #25
 8005e48:	d514      	bpl.n	8005e74 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005e4a:	0289      	lsls	r1, r1, #10
 8005e4c:	d412      	bmi.n	8005e74 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e4e:	689a      	ldr	r2, [r3, #8]
 8005e50:	0712      	lsls	r2, r2, #28
 8005e52:	f100 80cc 	bmi.w	8005fee <HAL_ADC_IRQHandler+0x26a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005e5c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005e5e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005e60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e64:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005e66:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005e68:	05d8      	lsls	r0, r3, #23
 8005e6a:	d403      	bmi.n	8005e74 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005e6e:	f043 0301 	orr.w	r3, r3, #1
 8005e72:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005e74:	4620      	mov	r0, r4
 8005e76:	f001 f81b 	bl	8006eb0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	2260      	movs	r2, #96	; 0x60
 8005e7e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005e80:	0629      	lsls	r1, r5, #24
 8005e82:	d501      	bpl.n	8005e88 <HAL_ADC_IRQHandler+0x104>
 8005e84:	0632      	lsls	r2, r6, #24
 8005e86:	d460      	bmi.n	8005f4a <HAL_ADC_IRQHandler+0x1c6>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005e88:	05e8      	lsls	r0, r5, #23
 8005e8a:	d501      	bpl.n	8005e90 <HAL_ADC_IRQHandler+0x10c>
 8005e8c:	05f1      	lsls	r1, r6, #23
 8005e8e:	d467      	bmi.n	8005f60 <HAL_ADC_IRQHandler+0x1dc>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005e90:	05aa      	lsls	r2, r5, #22
 8005e92:	d501      	bpl.n	8005e98 <HAL_ADC_IRQHandler+0x114>
 8005e94:	05b0      	lsls	r0, r6, #22
 8005e96:	d44c      	bmi.n	8005f32 <HAL_ADC_IRQHandler+0x1ae>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005e98:	06e9      	lsls	r1, r5, #27
 8005e9a:	d501      	bpl.n	8005ea0 <HAL_ADC_IRQHandler+0x11c>
 8005e9c:	06f2      	lsls	r2, r6, #27
 8005e9e:	d411      	bmi.n	8005ec4 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005ea0:	0568      	lsls	r0, r5, #21
 8005ea2:	d501      	bpl.n	8005ea8 <HAL_ADC_IRQHandler+0x124>
 8005ea4:	0571      	lsls	r1, r6, #21
 8005ea6:	d467      	bmi.n	8005f78 <HAL_ADC_IRQHandler+0x1f4>
}
 8005ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005eaa:	0728      	lsls	r0, r5, #28
 8005eac:	d5b3      	bpl.n	8005e16 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005eae:	0731      	lsls	r1, r6, #28
 8005eb0:	d483      	bmi.n	8005dba <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005eb2:	06a8      	lsls	r0, r5, #26
 8005eb4:	d4b1      	bmi.n	8005e1a <HAL_ADC_IRQHandler+0x96>
 8005eb6:	066a      	lsls	r2, r5, #25
 8005eb8:	d5e2      	bpl.n	8005e80 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005eba:	0670      	lsls	r0, r6, #25
 8005ebc:	d5e0      	bpl.n	8005e80 <HAL_ADC_IRQHandler+0xfc>
 8005ebe:	e7ae      	b.n	8005e1e <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ec0:	4a44      	ldr	r2, [pc, #272]	; (8005fd4 <HAL_ADC_IRQHandler+0x250>)
 8005ec2:	e76e      	b.n	8005da2 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005ec4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005ec6:	b17a      	cbz	r2, 8005ee8 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005ec8:	2f00      	cmp	r7, #0
 8005eca:	d072      	beq.n	8005fb2 <HAL_ADC_IRQHandler+0x22e>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005ecc:	4a3e      	ldr	r2, [pc, #248]	; (8005fc8 <HAL_ADC_IRQHandler+0x244>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	f000 808b 	beq.w	8005fea <HAL_ADC_IRQHandler+0x266>
 8005ed4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	f000 8086 	beq.w	8005fea <HAL_ADC_IRQHandler+0x266>
 8005ede:	4a3b      	ldr	r2, [pc, #236]	; (8005fcc <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005ee0:	6892      	ldr	r2, [r2, #8]
 8005ee2:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8005ee6:	d00b      	beq.n	8005f00 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005ee8:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8005eea:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005eec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005ef0:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005ef2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ef4:	f043 0302 	orr.w	r3, r3, #2
 8005ef8:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8005efa:	f7ff ff41 	bl	8005d80 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	2210      	movs	r2, #16
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	e7cc      	b.n	8005ea0 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f06:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f08:	06d8      	lsls	r0, r3, #27
 8005f0a:	d403      	bmi.n	8005f14 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005f0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f12:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005f14:	4620      	mov	r0, r4
 8005f16:	f000 ffd3 	bl	8006ec0 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005f1a:	6823      	ldr	r3, [r4, #0]
 8005f1c:	2202      	movs	r2, #2
 8005f1e:	601a      	str	r2, [r3, #0]
 8005f20:	e747      	b.n	8005db2 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005f22:	1fb9      	subs	r1, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005f24:	2901      	cmp	r1, #1
 8005f26:	d988      	bls.n	8005e3a <HAL_ADC_IRQHandler+0xb6>
 8005f28:	2f00      	cmp	r7, #0
 8005f2a:	d086      	beq.n	8005e3a <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005f2c:	4926      	ldr	r1, [pc, #152]	; (8005fc8 <HAL_ADC_IRQHandler+0x244>)
 8005f2e:	68c9      	ldr	r1, [r1, #12]
 8005f30:	e784      	b.n	8005e3c <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005f32:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005f34:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005f36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f3a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005f3c:	f000 ffbe 	bl	8006ebc <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	e7a6      	b.n	8005e98 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005f4a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005f4c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f52:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005f54:	f7fd fde4 	bl	8003b20 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	2280      	movs	r2, #128	; 0x80
 8005f5c:	601a      	str	r2, [r3, #0]
 8005f5e:	e793      	b.n	8005e88 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005f60:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005f62:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f68:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005f6a:	f000 ffa5 	bl	8006eb8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f74:	601a      	str	r2, [r3, #0]
 8005f76:	e78b      	b.n	8005e90 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005f78:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005f7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005f7e:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005f80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f84:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005f86:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f88:	f042 0208 	orr.w	r2, r2, #8
 8005f8c:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005f8e:	6019      	str	r1, [r3, #0]
}
 8005f90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005f94:	f000 bf8e 	b.w	8006eb4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005f98:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005f9c:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005fa0:	4302      	orrs	r2, r0
 8005fa2:	f47f af67 	bne.w	8005e74 <HAL_ADC_IRQHandler+0xf0>
 8005fa6:	e74d      	b.n	8005e44 <HAL_ADC_IRQHandler+0xc0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fa8:	2f09      	cmp	r7, #9
 8005faa:	d906      	bls.n	8005fba <HAL_ADC_IRQHandler+0x236>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005fac:	4a06      	ldr	r2, [pc, #24]	; (8005fc8 <HAL_ADC_IRQHandler+0x244>)
 8005fae:	68d2      	ldr	r2, [r2, #12]
 8005fb0:	e713      	b.n	8005dda <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8005fb2:	68da      	ldr	r2, [r3, #12]
 8005fb4:	0797      	lsls	r7, r2, #30
 8005fb6:	d0a3      	beq.n	8005f00 <HAL_ADC_IRQHandler+0x17c>
 8005fb8:	e796      	b.n	8005ee8 <HAL_ADC_IRQHandler+0x164>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fba:	f240 2221 	movw	r2, #545	; 0x221
 8005fbe:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005fc0:	07d2      	lsls	r2, r2, #31
 8005fc2:	f53f af09 	bmi.w	8005dd8 <HAL_ADC_IRQHandler+0x54>
 8005fc6:	e7f1      	b.n	8005fac <HAL_ADC_IRQHandler+0x228>
 8005fc8:	40022000 	.word	0x40022000
 8005fcc:	58026300 	.word	0x58026300
 8005fd0:	40022100 	.word	0x40022100
 8005fd4:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005fda:	f043 0310 	orr.w	r3, r3, #16
 8005fde:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fe0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fe2:	f043 0301 	orr.w	r3, r3, #1
 8005fe6:	65a3      	str	r3, [r4, #88]	; 0x58
 8005fe8:	e70f      	b.n	8005e0a <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005fea:	4a05      	ldr	r2, [pc, #20]	; (8006000 <HAL_ADC_IRQHandler+0x27c>)
 8005fec:	e778      	b.n	8005ee0 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fee:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005ff0:	f043 0310 	orr.w	r3, r3, #16
 8005ff4:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ff6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ff8:	f043 0301 	orr.w	r3, r3, #1
 8005ffc:	65a3      	str	r3, [r4, #88]	; 0x58
 8005ffe:	e739      	b.n	8005e74 <HAL_ADC_IRQHandler+0xf0>
 8006000:	40022300 	.word	0x40022300

08006004 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006004:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006006:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006008:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800600c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 800600e:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006010:	d11d      	bne.n	800604e <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006012:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006014:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006018:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800601a:	680a      	ldr	r2, [r1, #0]
 800601c:	f012 0f08 	tst.w	r2, #8
 8006020:	68ca      	ldr	r2, [r1, #12]
 8006022:	d01b      	beq.n	800605c <ADC_DMAConvCplt+0x58>
 8006024:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006028:	d10d      	bne.n	8006046 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800602a:	68ca      	ldr	r2, [r1, #12]
 800602c:	0494      	lsls	r4, r2, #18
 800602e:	d40a      	bmi.n	8006046 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006030:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006032:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006036:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006038:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800603a:	04d1      	lsls	r1, r2, #19
 800603c:	d403      	bmi.n	8006046 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800603e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006040:	f042 0201 	orr.w	r2, r2, #1
 8006044:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8006046:	4618      	mov	r0, r3
 8006048:	f7fd fd1e 	bl	8003a88 <HAL_ADC_ConvCpltCallback>
}
 800604c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800604e:	06d2      	lsls	r2, r2, #27
 8006050:	d40a      	bmi.n	8006068 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800605a:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800605c:	0790      	lsls	r0, r2, #30
 800605e:	d0e7      	beq.n	8006030 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8006060:	4618      	mov	r0, r3
 8006062:	f7fd fd11 	bl	8003a88 <HAL_ADC_ConvCpltCallback>
 8006066:	e7f1      	b.n	800604c <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8006068:	4618      	mov	r0, r3
 800606a:	f7ff fe89 	bl	8005d80 <HAL_ADC_ErrorCallback>
}
 800606e:	bd10      	pop	{r4, pc}

08006070 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006070:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006072:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006074:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800607a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800607c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800607e:	f043 0304 	orr.w	r3, r3, #4
 8006082:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006084:	f7ff fe7c 	bl	8005d80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006088:	bd08      	pop	{r3, pc}
 800608a:	bf00      	nop

0800608c <HAL_ADC_ConfigChannel>:
{
 800608c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 800608e:	2200      	movs	r2, #0
{
 8006090:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8006092:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8006094:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8006098:	2a01      	cmp	r2, #1
 800609a:	f000 813b 	beq.w	8006314 <HAL_ADC_ConfigChannel+0x288>
 800609e:	4603      	mov	r3, r0
 80060a0:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80060a2:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80060a4:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80060a8:	6894      	ldr	r4, [r2, #8]
 80060aa:	0764      	lsls	r4, r4, #29
 80060ac:	f100 8099 	bmi.w	80061e2 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80060b0:	680c      	ldr	r4, [r1, #0]
 80060b2:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80060b6:	2d00      	cmp	r5, #0
 80060b8:	f040 809e 	bne.w	80061f8 <HAL_ADC_ConfigChannel+0x16c>
 80060bc:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80060c0:	40a0      	lsls	r0, r4
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80060c2:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(*preg,
 80060c4:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80060c8:	69d6      	ldr	r6, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80060ca:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 80060ce:	4330      	orrs	r0, r6
 80060d0:	f00c 0c0c 	and.w	ip, ip, #12
 80060d4:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 80060d6:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80060da:	f102 0530 	add.w	r5, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80060de:	4084      	lsls	r4, r0
 80060e0:	fa0e fe00 	lsl.w	lr, lr, r0
 80060e4:	f85c 0005 	ldr.w	r0, [ip, r5]
 80060e8:	ea20 000e 	bic.w	r0, r0, lr
 80060ec:	4304      	orrs	r4, r0
 80060ee:	f84c 4005 	str.w	r4, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80060f2:	6890      	ldr	r0, [r2, #8]
 80060f4:	0740      	lsls	r0, r0, #29
 80060f6:	d47d      	bmi.n	80061f4 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80060f8:	6895      	ldr	r5, [r2, #8]
 80060fa:	f015 0508 	ands.w	r5, r5, #8
 80060fe:	d156      	bne.n	80061ae <HAL_ADC_ConfigChannel+0x122>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006100:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(*preg,
 8006102:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006104:	f102 0614 	add.w	r6, r2, #20
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006108:	4fb7      	ldr	r7, [pc, #732]	; (80063e8 <HAL_ADC_ConfigChannel+0x35c>)
 800610a:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 800610e:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006112:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8006116:	fa00 fe04 	lsl.w	lr, r0, r4
 800611a:	6888      	ldr	r0, [r1, #8]
 800611c:	fa00 f404 	lsl.w	r4, r0, r4
 8006120:	f85c 0006 	ldr.w	r0, [ip, r6]
 8006124:	ea20 000e 	bic.w	r0, r0, lr
 8006128:	4320      	orrs	r0, r4
 800612a:	f84c 0006 	str.w	r0, [ip, r6]
 800612e:	6838      	ldr	r0, [r7, #0]
 8006130:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8006134:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8006138:	f000 8095 	beq.w	8006266 <HAL_ADC_ConfigChannel+0x1da>
 800613c:	68d0      	ldr	r0, [r2, #12]
 800613e:	68d6      	ldr	r6, [r2, #12]
 8006140:	06c7      	lsls	r7, r0, #27
 8006142:	f100 8107 	bmi.w	8006354 <HAL_ADC_ConfigChannel+0x2c8>
 8006146:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800614a:	6948      	ldr	r0, [r1, #20]
 800614c:	0076      	lsls	r6, r6, #1
 800614e:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006152:	690f      	ldr	r7, [r1, #16]
 8006154:	2f04      	cmp	r7, #4
 8006156:	f000 80e0 	beq.w	800631a <HAL_ADC_ConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800615a:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 800615e:	6808      	ldr	r0, [r1, #0]
 8006160:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8006164:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006168:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800616c:	ea40 000c 	orr.w	r0, r0, ip
 8006170:	4330      	orrs	r0, r6
 8006172:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006176:	7e48      	ldrb	r0, [r1, #25]
 8006178:	690e      	ldr	r6, [r1, #16]
 800617a:	2801      	cmp	r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800617c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8006180:	bf0c      	ite	eq
 8006182:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8006186:	2700      	movne	r7, #0
 8006188:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800618c:	4338      	orrs	r0, r7
 800618e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006192:	7e0c      	ldrb	r4, [r1, #24]
 8006194:	6908      	ldr	r0, [r1, #16]
 8006196:	2c01      	cmp	r4, #1
 8006198:	d104      	bne.n	80061a4 <HAL_ADC_ConfigChannel+0x118>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800619a:	f000 001f 	and.w	r0, r0, #31
 800619e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80061a2:	4085      	lsls	r5, r0
 80061a4:	6910      	ldr	r0, [r2, #16]
 80061a6:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80061aa:	4305      	orrs	r5, r0
 80061ac:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80061ae:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80061b0:	07c4      	lsls	r4, r0, #31
 80061b2:	d414      	bmi.n	80061de <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80061b4:	68ce      	ldr	r6, [r1, #12]
 80061b6:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80061b8:	f006 0718 	and.w	r7, r6, #24
 80061bc:	488b      	ldr	r0, [pc, #556]	; (80063ec <HAL_ADC_ConfigChannel+0x360>)
 80061be:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80061c2:	40f8      	lsrs	r0, r7
 80061c4:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80061c8:	4020      	ands	r0, r4
 80061ca:	ea25 0507 	bic.w	r5, r5, r7
 80061ce:	4328      	orrs	r0, r5
 80061d0:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80061d4:	4886      	ldr	r0, [pc, #536]	; (80063f0 <HAL_ADC_ConfigChannel+0x364>)
 80061d6:	4286      	cmp	r6, r0
 80061d8:	d04d      	beq.n	8006276 <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80061da:	2c00      	cmp	r4, #0
 80061dc:	db15      	blt.n	800620a <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061de:	2000      	movs	r0, #0
 80061e0:	e003      	b.n	80061ea <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061e2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061e4:	f042 0220 	orr.w	r2, r2, #32
 80061e8:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80061f0:	b003      	add	sp, #12
 80061f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061f4:	6890      	ldr	r0, [r2, #8]
 80061f6:	e7da      	b.n	80061ae <HAL_ADC_ConfigChannel+0x122>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f8:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80061fc:	b115      	cbz	r5, 8006204 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80061fe:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006202:	40a8      	lsls	r0, r5
 8006204:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8006208:	e75b      	b.n	80060c2 <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800620a:	497a      	ldr	r1, [pc, #488]	; (80063f4 <HAL_ADC_ConfigChannel+0x368>)
 800620c:	428a      	cmp	r2, r1
 800620e:	f000 80c7 	beq.w	80063a0 <HAL_ADC_ConfigChannel+0x314>
 8006212:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8006216:	428a      	cmp	r2, r1
 8006218:	f000 80c2 	beq.w	80063a0 <HAL_ADC_ConfigChannel+0x314>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800621c:	4d76      	ldr	r5, [pc, #472]	; (80063f8 <HAL_ADC_ConfigChannel+0x36c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800621e:	4877      	ldr	r0, [pc, #476]	; (80063fc <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006220:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006222:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006224:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006228:	43c0      	mvns	r0, r0
 800622a:	f000 0001 	and.w	r0, r0, #1
 800622e:	2800      	cmp	r0, #0
 8006230:	f000 80c5 	beq.w	80063be <HAL_ADC_ConfigChannel+0x332>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006234:	4872      	ldr	r0, [pc, #456]	; (8006400 <HAL_ADC_ConfigChannel+0x374>)
 8006236:	4284      	cmp	r4, r0
 8006238:	f000 810e 	beq.w	8006458 <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800623c:	4871      	ldr	r0, [pc, #452]	; (8006404 <HAL_ADC_ConfigChannel+0x378>)
 800623e:	4284      	cmp	r4, r0
 8006240:	f000 812d 	beq.w	800649e <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006244:	4870      	ldr	r0, [pc, #448]	; (8006408 <HAL_ADC_ConfigChannel+0x37c>)
 8006246:	4284      	cmp	r4, r0
 8006248:	d1c9      	bne.n	80061de <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 800624a:	0249      	lsls	r1, r1, #9
 800624c:	d4c7      	bmi.n	80061de <HAL_ADC_ConfigChannel+0x152>
 800624e:	496b      	ldr	r1, [pc, #428]	; (80063fc <HAL_ADC_ConfigChannel+0x370>)
 8006250:	428a      	cmp	r2, r1
 8006252:	d1c4      	bne.n	80061de <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006254:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006256:	2000      	movs	r0, #0
 8006258:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800625c:	4332      	orrs	r2, r6
 800625e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006262:	60aa      	str	r2, [r5, #8]
}
 8006264:	e7c1      	b.n	80061ea <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006266:	68d6      	ldr	r6, [r2, #12]
 8006268:	6948      	ldr	r0, [r1, #20]
 800626a:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800626e:	0076      	lsls	r6, r6, #1
 8006270:	fa00 f606 	lsl.w	r6, r0, r6
 8006274:	e76d      	b.n	8006152 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006276:	2f00      	cmp	r7, #0
 8006278:	d073      	beq.n	8006362 <HAL_ADC_ConfigChannel+0x2d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627a:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 800627e:	2800      	cmp	r0, #0
 8006280:	f000 80c6 	beq.w	8006410 <HAL_ADC_ConfigChannel+0x384>
  return __builtin_clz(value);
 8006284:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006288:	3001      	adds	r0, #1
 800628a:	f000 001f 	and.w	r0, r0, #31
 800628e:	2809      	cmp	r0, #9
 8006290:	f240 80be 	bls.w	8006410 <HAL_ADC_ConfigChannel+0x384>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006294:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8006298:	2800      	cmp	r0, #0
 800629a:	f000 8114 	beq.w	80064c6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800629e:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80062a2:	3001      	adds	r0, #1
 80062a4:	0680      	lsls	r0, r0, #26
 80062a6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062aa:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80062ae:	2d00      	cmp	r5, #0
 80062b0:	f000 8107 	beq.w	80064c2 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80062b4:	fab5 f585 	clz	r5, r5
 80062b8:	2601      	movs	r6, #1
 80062ba:	3501      	adds	r5, #1
 80062bc:	f005 051f 	and.w	r5, r5, #31
 80062c0:	fa06 f505 	lsl.w	r5, r6, r5
 80062c4:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062c6:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80062ca:	2c00      	cmp	r4, #0
 80062cc:	f000 80f7 	beq.w	80064be <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 80062d0:	fab4 f484 	clz	r4, r4
 80062d4:	f06f 061d 	mvn.w	r6, #29
 80062d8:	1c60      	adds	r0, r4, #1
 80062da:	f000 041f 	and.w	r4, r0, #31
 80062de:	2003      	movs	r0, #3
 80062e0:	fb10 6004 	smlabb	r0, r0, r4, r6
 80062e4:	0500      	lsls	r0, r0, #20
 80062e6:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062ea:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 80062ec:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80062ee:	f102 0514 	add.w	r5, r2, #20
 80062f2:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 80062f4:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80062f8:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80062fc:	fa04 f700 	lsl.w	r7, r4, r0
 8006300:	5974      	ldr	r4, [r6, r5]
 8006302:	ea24 0407 	bic.w	r4, r4, r7
 8006306:	688f      	ldr	r7, [r1, #8]
 8006308:	fa07 f000 	lsl.w	r0, r7, r0
 800630c:	4320      	orrs	r0, r4
 800630e:	5170      	str	r0, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006310:	680c      	ldr	r4, [r1, #0]
}
 8006312:	e762      	b.n	80061da <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8006314:	2002      	movs	r0, #2
}
 8006316:	b003      	add	sp, #12
 8006318:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800631a:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800631c:	680c      	ldr	r4, [r1, #0]
 800631e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006322:	06a5      	lsls	r5, r4, #26
 8006324:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8006328:	d030      	beq.n	800638c <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800632a:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800632c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006330:	4285      	cmp	r5, r0
 8006332:	d026      	beq.n	8006382 <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006334:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8006336:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800633a:	4285      	cmp	r5, r0
 800633c:	d02b      	beq.n	8006396 <HAL_ADC_ConfigChannel+0x30a>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800633e:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8006340:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006344:	4285      	cmp	r5, r0
 8006346:	f47f af32 	bne.w	80061ae <HAL_ADC_ConfigChannel+0x122>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800634a:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800634c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006350:	66d0      	str	r0, [r2, #108]	; 0x6c
 8006352:	e72c      	b.n	80061ae <HAL_ADC_ConfigChannel+0x122>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006354:	0876      	lsrs	r6, r6, #1
 8006356:	6948      	ldr	r0, [r1, #20]
 8006358:	f006 0608 	and.w	r6, r6, #8
 800635c:	fa00 f606 	lsl.w	r6, r0, r6
 8006360:	e6f7      	b.n	8006152 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006362:	0ea4      	lsrs	r4, r4, #26
 8006364:	3401      	adds	r4, #1
 8006366:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800636a:	2e09      	cmp	r6, #9
 800636c:	d82d      	bhi.n	80063ca <HAL_ADC_ConfigChannel+0x33e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800636e:	06a5      	lsls	r5, r4, #26
 8006370:	2001      	movs	r0, #1
 8006372:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8006376:	40b0      	lsls	r0, r6
 8006378:	4305      	orrs	r5, r0
 800637a:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 800637e:	0500      	lsls	r0, r0, #20
 8006380:	e7b3      	b.n	80062ea <HAL_ADC_ConfigChannel+0x25e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006382:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8006384:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006388:	6650      	str	r0, [r2, #100]	; 0x64
 800638a:	e7d3      	b.n	8006334 <HAL_ADC_ConfigChannel+0x2a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800638c:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800638e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006392:	6610      	str	r0, [r2, #96]	; 0x60
 8006394:	e7c9      	b.n	800632a <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006396:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8006398:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800639c:	6690      	str	r0, [r2, #104]	; 0x68
 800639e:	e7ce      	b.n	800633e <HAL_ADC_ConfigChannel+0x2b2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063a0:	4814      	ldr	r0, [pc, #80]	; (80063f4 <HAL_ADC_ConfigChannel+0x368>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80063a2:	4d1a      	ldr	r5, [pc, #104]	; (800640c <HAL_ADC_ConfigChannel+0x380>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063a4:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80063a8:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063aa:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 80063ae:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80063b0:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80063b2:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80063b6:	43c0      	mvns	r0, r0
 80063b8:	f000 0001 	and.w	r0, r0, #1
 80063bc:	e737      	b.n	800622e <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80063c0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063c2:	f042 0220 	orr.w	r2, r2, #32
 80063c6:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80063c8:	e70f      	b.n	80061ea <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80063ca:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80063ce:	06a5      	lsls	r5, r4, #26
 80063d0:	2401      	movs	r4, #1
 80063d2:	381e      	subs	r0, #30
 80063d4:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80063d8:	fa04 f606 	lsl.w	r6, r4, r6
 80063dc:	0500      	lsls	r0, r0, #20
 80063de:	4335      	orrs	r5, r6
 80063e0:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80063e4:	e781      	b.n	80062ea <HAL_ADC_ConfigChannel+0x25e>
 80063e6:	bf00      	nop
 80063e8:	5c001000 	.word	0x5c001000
 80063ec:	000fffff 	.word	0x000fffff
 80063f0:	47ff0000 	.word	0x47ff0000
 80063f4:	40022000 	.word	0x40022000
 80063f8:	58026300 	.word	0x58026300
 80063fc:	58026000 	.word	0x58026000
 8006400:	cb840000 	.word	0xcb840000
 8006404:	c7520000 	.word	0xc7520000
 8006408:	cfb80000 	.word	0xcfb80000
 800640c:	40022300 	.word	0x40022300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006410:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8006414:	2800      	cmp	r0, #0
 8006416:	d05e      	beq.n	80064d6 <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8006418:	fab0 f080 	clz	r0, r0
 800641c:	3001      	adds	r0, #1
 800641e:	0680      	lsls	r0, r0, #26
 8006420:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006424:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8006428:	2d00      	cmp	r5, #0
 800642a:	d052      	beq.n	80064d2 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 800642c:	fab5 f585 	clz	r5, r5
 8006430:	2601      	movs	r6, #1
 8006432:	3501      	adds	r5, #1
 8006434:	f005 051f 	and.w	r5, r5, #31
 8006438:	fa06 f505 	lsl.w	r5, r6, r5
 800643c:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800643e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006442:	2c00      	cmp	r4, #0
 8006444:	d042      	beq.n	80064cc <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8006446:	fab4 f484 	clz	r4, r4
 800644a:	3401      	adds	r4, #1
 800644c:	f004 041f 	and.w	r4, r4, #31
 8006450:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006454:	0520      	lsls	r0, r4, #20
 8006456:	e748      	b.n	80062ea <HAL_ADC_ConfigChannel+0x25e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006458:	0208      	lsls	r0, r1, #8
 800645a:	f53f aec0 	bmi.w	80061de <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800645e:	491f      	ldr	r1, [pc, #124]	; (80064dc <HAL_ADC_ConfigChannel+0x450>)
 8006460:	428a      	cmp	r2, r1
 8006462:	f47f aebc 	bne.w	80061de <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006466:	4a1e      	ldr	r2, [pc, #120]	; (80064e0 <HAL_ADC_ConfigChannel+0x454>)
 8006468:	481e      	ldr	r0, [pc, #120]	; (80064e4 <HAL_ADC_ConfigChannel+0x458>)
 800646a:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800646c:	68a9      	ldr	r1, [r5, #8]
 800646e:	0992      	lsrs	r2, r2, #6
 8006470:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006474:	fba0 0202 	umull	r0, r2, r0, r2
 8006478:	4331      	orrs	r1, r6
 800647a:	0992      	lsrs	r2, r2, #6
 800647c:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8006480:	3201      	adds	r2, #1
 8006482:	60a9      	str	r1, [r5, #8]
 8006484:	0052      	lsls	r2, r2, #1
 8006486:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8006488:	9a01      	ldr	r2, [sp, #4]
 800648a:	2a00      	cmp	r2, #0
 800648c:	f43f aea7 	beq.w	80061de <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 8006490:	9a01      	ldr	r2, [sp, #4]
 8006492:	3a01      	subs	r2, #1
 8006494:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8006496:	9a01      	ldr	r2, [sp, #4]
 8006498:	2a00      	cmp	r2, #0
 800649a:	d1f9      	bne.n	8006490 <HAL_ADC_ConfigChannel+0x404>
 800649c:	e69f      	b.n	80061de <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800649e:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 80064a2:	f47f ae9c 	bne.w	80061de <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064a6:	490d      	ldr	r1, [pc, #52]	; (80064dc <HAL_ADC_ConfigChannel+0x450>)
 80064a8:	428a      	cmp	r2, r1
 80064aa:	f47f ae98 	bne.w	80061de <HAL_ADC_ConfigChannel+0x152>
 80064ae:	68aa      	ldr	r2, [r5, #8]
 80064b0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80064b4:	4332      	orrs	r2, r6
 80064b6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80064ba:	60aa      	str	r2, [r5, #8]
}
 80064bc:	e695      	b.n	80061ea <HAL_ADC_ConfigChannel+0x15e>
 80064be:	480a      	ldr	r0, [pc, #40]	; (80064e8 <HAL_ADC_ConfigChannel+0x45c>)
 80064c0:	e713      	b.n	80062ea <HAL_ADC_ConfigChannel+0x25e>
 80064c2:	2502      	movs	r5, #2
 80064c4:	e6fe      	b.n	80062c4 <HAL_ADC_ConfigChannel+0x238>
 80064c6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80064ca:	e6ee      	b.n	80062aa <HAL_ADC_ConfigChannel+0x21e>
 80064cc:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80064d0:	e70b      	b.n	80062ea <HAL_ADC_ConfigChannel+0x25e>
 80064d2:	2502      	movs	r5, #2
 80064d4:	e7b2      	b.n	800643c <HAL_ADC_ConfigChannel+0x3b0>
 80064d6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80064da:	e7a3      	b.n	8006424 <HAL_ADC_ConfigChannel+0x398>
 80064dc:	58026000 	.word	0x58026000
 80064e0:	24000310 	.word	0x24000310
 80064e4:	053e2d63 	.word	0x053e2d63
 80064e8:	fe500000 	.word	0xfe500000

080064ec <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 80064ec:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80064f0:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80064f2:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 80064f4:	2a01      	cmp	r2, #1
 80064f6:	f000 80f3 	beq.w	80066e0 <HAL_ADC_AnalogWDGConfig+0x1f4>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80064fa:	681a      	ldr	r2, [r3, #0]
{
 80064fc:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 80064fe:	2401      	movs	r4, #1
 8006500:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006504:	6894      	ldr	r4, [r2, #8]
 8006506:	0765      	lsls	r5, r4, #29
 8006508:	d428      	bmi.n	800655c <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800650a:	6894      	ldr	r4, [r2, #8]
 800650c:	0724      	lsls	r4, r4, #28
 800650e:	d426      	bmi.n	800655e <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006510:	680c      	ldr	r4, [r1, #0]
 8006512:	4db8      	ldr	r5, [pc, #736]	; (80067f4 <HAL_ADC_AnalogWDGConfig+0x308>)
 8006514:	42ac      	cmp	r4, r5
 8006516:	f000 80a0 	beq.w	800665a <HAL_ADC_AnalogWDGConfig+0x16e>
      switch (AnalogWDGConfig->WatchdogMode)
 800651a:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 800651e:	d02e      	beq.n	800657e <HAL_ADC_AnalogWDGConfig+0x92>
 8006520:	d827      	bhi.n	8006572 <HAL_ADC_AnalogWDGConfig+0x86>
 8006522:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8006526:	d02a      	beq.n	800657e <HAL_ADC_AnalogWDGConfig+0x92>
 8006528:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800652c:	d027      	beq.n	800657e <HAL_ADC_AnalogWDGConfig+0x92>
 800652e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8006532:	d024      	beq.n	800657e <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8006534:	f004 0001 	and.w	r0, r4, #1
 8006538:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 800653c:	4eae      	ldr	r6, [pc, #696]	; (80067f8 <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800653e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 8006542:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8006544:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8006548:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 800654c:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8006550:	ea24 0406 	bic.w	r4, r4, r6
 8006554:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006558:	680c      	ldr	r4, [r1, #0]
}
 800655a:	e023      	b.n	80065a4 <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800655c:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800655e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006560:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006562:	f042 0220 	orr.w	r2, r2, #32
 8006566:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800656e:	bc70      	pop	{r4, r5, r6}
 8006570:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8006572:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8006576:	d002      	beq.n	800657e <HAL_ADC_AnalogWDGConfig+0x92>
 8006578:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 800657c:	d1da      	bne.n	8006534 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800657e:	489f      	ldr	r0, [pc, #636]	; (80067fc <HAL_ADC_AnalogWDGConfig+0x310>)
 8006580:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006582:	6888      	ldr	r0, [r1, #8]
 8006584:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006588:	f000 80cb 	beq.w	8006722 <HAL_ADC_AnalogWDGConfig+0x236>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800658c:	2d00      	cmp	r5, #0
 800658e:	f040 80df 	bne.w	8006750 <HAL_ADC_AnalogWDGConfig+0x264>
 8006592:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8006596:	2501      	movs	r5, #1
 8006598:	4085      	lsls	r5, r0
 800659a:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 800659e:	4328      	orrs	r0, r5
 80065a0:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80065a4:	4896      	ldr	r0, [pc, #600]	; (8006800 <HAL_ADC_AnalogWDGConfig+0x314>)
 80065a6:	6800      	ldr	r0, [r0, #0]
 80065a8:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80065ac:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80065b0:	68d0      	ldr	r0, [r2, #12]
 80065b2:	d04b      	beq.n	800664c <HAL_ADC_AnalogWDGConfig+0x160>
 80065b4:	f010 0f10 	tst.w	r0, #16
 80065b8:	68d0      	ldr	r0, [r2, #12]
 80065ba:	d047      	beq.n	800664c <HAL_ADC_AnalogWDGConfig+0x160>
 80065bc:	0840      	lsrs	r0, r0, #1
 80065be:	690d      	ldr	r5, [r1, #16]
 80065c0:	f000 0008 	and.w	r0, r0, #8
 80065c4:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80065c8:	4d8d      	ldr	r5, [pc, #564]	; (8006800 <HAL_ADC_AnalogWDGConfig+0x314>)
 80065ca:	682d      	ldr	r5, [r5, #0]
 80065cc:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 80065d0:	68d5      	ldr	r5, [r2, #12]
 80065d2:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 80065d6:	d031      	beq.n	800663c <HAL_ADC_AnalogWDGConfig+0x150>
 80065d8:	f015 0f10 	tst.w	r5, #16
 80065dc:	68d5      	ldr	r5, [r2, #12]
 80065de:	d02d      	beq.n	800663c <HAL_ADC_AnalogWDGConfig+0x150>
 80065e0:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 80065e4:	694d      	ldr	r5, [r1, #20]
 80065e6:	f00c 0c08 	and.w	ip, ip, #8
 80065ea:	fa05 fc0c 	lsl.w	ip, r5, ip
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80065ee:	4d83      	ldr	r5, [pc, #524]	; (80067fc <HAL_ADC_AnalogWDGConfig+0x310>)
 80065f0:	42ac      	cmp	r4, r5
 80065f2:	d077      	beq.n	80066e4 <HAL_ADC_AnalogWDGConfig+0x1f8>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80065f4:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 80065f8:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80065fc:	ea44 040c 	orr.w	r4, r4, ip
 8006600:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8006604:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8006608:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800660c:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800660e:	f44f 7400 	mov.w	r4, #512	; 0x200
 8006612:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006616:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8006618:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 800661c:	6558      	str	r0, [r3, #84]	; 0x54
 800661e:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8006620:	7b09      	ldrb	r1, [r1, #12]
 8006622:	2901      	cmp	r1, #1
 8006624:	f000 808e 	beq.w	8006744 <HAL_ADC_AnalogWDGConfig+0x258>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8006628:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800662a:	2000      	movs	r0, #0
 800662c:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8006630:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8006632:	2200      	movs	r2, #0
 8006634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8006638:	bc70      	pop	{r4, r5, r6}
 800663a:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800663c:	f3c5 0c82 	ubfx	ip, r5, #2, #3
 8006640:	694d      	ldr	r5, [r1, #20]
 8006642:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006646:	fa05 fc0c 	lsl.w	ip, r5, ip
 800664a:	e7d0      	b.n	80065ee <HAL_ADC_AnalogWDGConfig+0x102>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800664c:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8006650:	690d      	ldr	r5, [r1, #16]
 8006652:	0040      	lsls	r0, r0, #1
 8006654:	fa05 f000 	lsl.w	r0, r5, r0
 8006658:	e7b6      	b.n	80065c8 <HAL_ADC_AnalogWDGConfig+0xdc>
      switch (AnalogWDGConfig->WatchdogMode)
 800665a:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 800665e:	f000 80f0 	beq.w	8006842 <HAL_ADC_AnalogWDGConfig+0x356>
 8006662:	d82a      	bhi.n	80066ba <HAL_ADC_AnalogWDGConfig+0x1ce>
 8006664:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8006668:	f000 80e0 	beq.w	800682c <HAL_ADC_AnalogWDGConfig+0x340>
 800666c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006670:	d118      	bne.n	80066a4 <HAL_ADC_AnalogWDGConfig+0x1b8>
  MODIFY_REG(*preg,
 8006672:	68d4      	ldr	r4, [r2, #12]
 8006674:	4863      	ldr	r0, [pc, #396]	; (8006804 <HAL_ADC_AnalogWDGConfig+0x318>)
 8006676:	4020      	ands	r0, r4
 8006678:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 800667c:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800667e:	4860      	ldr	r0, [pc, #384]	; (8006800 <HAL_ADC_AnalogWDGConfig+0x314>)
 8006680:	6800      	ldr	r0, [r0, #0]
 8006682:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8006686:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800668a:	68d0      	ldr	r0, [r2, #12]
 800668c:	d069      	beq.n	8006762 <HAL_ADC_AnalogWDGConfig+0x276>
 800668e:	f010 0f10 	tst.w	r0, #16
 8006692:	690d      	ldr	r5, [r1, #16]
 8006694:	68d0      	ldr	r0, [r2, #12]
 8006696:	f040 8099 	bne.w	80067cc <HAL_ADC_AnalogWDGConfig+0x2e0>
 800669a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800669e:	0040      	lsls	r0, r0, #1
 80066a0:	4085      	lsls	r5, r0
 80066a2:	e063      	b.n	800676c <HAL_ADC_AnalogWDGConfig+0x280>
      switch (AnalogWDGConfig->WatchdogMode)
 80066a4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80066a8:	f040 80b4 	bne.w	8006814 <HAL_ADC_AnalogWDGConfig+0x328>
 80066ac:	68d4      	ldr	r4, [r2, #12]
 80066ae:	4855      	ldr	r0, [pc, #340]	; (8006804 <HAL_ADC_AnalogWDGConfig+0x318>)
 80066b0:	4020      	ands	r0, r4
 80066b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80066b6:	60d0      	str	r0, [r2, #12]
}
 80066b8:	e7e1      	b.n	800667e <HAL_ADC_AnalogWDGConfig+0x192>
 80066ba:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80066be:	f000 80ae 	beq.w	800681e <HAL_ADC_AnalogWDGConfig+0x332>
 80066c2:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80066c6:	f040 80a5 	bne.w	8006814 <HAL_ADC_AnalogWDGConfig+0x328>
  MODIFY_REG(*preg,
 80066ca:	68d5      	ldr	r5, [r2, #12]
 80066cc:	6888      	ldr	r0, [r1, #8]
 80066ce:	4c4d      	ldr	r4, [pc, #308]	; (8006804 <HAL_ADC_AnalogWDGConfig+0x318>)
 80066d0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80066d4:	402c      	ands	r4, r5
 80066d6:	4320      	orrs	r0, r4
 80066d8:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 80066dc:	60d0      	str	r0, [r2, #12]
}
 80066de:	e7ce      	b.n	800667e <HAL_ADC_AnalogWDGConfig+0x192>
  __HAL_LOCK(hadc);
 80066e0:	2002      	movs	r0, #2
}
 80066e2:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80066e4:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80066e8:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80066ec:	ea44 040c 	orr.w	r4, r4, ip
 80066f0:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80066f4:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 80066f8:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80066fc:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80066fe:	f44f 7480 	mov.w	r4, #256	; 0x100
 8006702:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006706:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8006708:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 800670c:	6558      	str	r0, [r3, #84]	; 0x54
 800670e:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8006710:	7b09      	ldrb	r1, [r1, #12]
 8006712:	2901      	cmp	r1, #1
 8006714:	d078      	beq.n	8006808 <HAL_ADC_AnalogWDGConfig+0x31c>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8006716:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006718:	2000      	movs	r0, #0
 800671a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800671e:	6051      	str	r1, [r2, #4]
}
 8006720:	e722      	b.n	8006568 <HAL_ADC_AnalogWDGConfig+0x7c>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006722:	2d00      	cmp	r5, #0
 8006724:	d05e      	beq.n	80067e4 <HAL_ADC_AnalogWDGConfig+0x2f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006726:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800672a:	2800      	cmp	r0, #0
 800672c:	f000 8094 	beq.w	8006858 <HAL_ADC_AnalogWDGConfig+0x36c>
  return __builtin_clz(value);
 8006730:	fab0 f080 	clz	r0, r0
 8006734:	2501      	movs	r5, #1
 8006736:	4085      	lsls	r5, r0
 8006738:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 800673c:	4328      	orrs	r0, r5
 800673e:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8006742:	e72f      	b.n	80065a4 <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8006744:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006746:	2000      	movs	r0, #0
 8006748:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800674c:	6051      	str	r1, [r2, #4]
}
 800674e:	e70b      	b.n	8006568 <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006750:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006754:	2800      	cmp	r0, #0
 8006756:	d04a      	beq.n	80067ee <HAL_ADC_AnalogWDGConfig+0x302>
  return __builtin_clz(value);
 8006758:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800675c:	2501      	movs	r5, #1
 800675e:	4085      	lsls	r5, r0
 8006760:	e71b      	b.n	800659a <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8006762:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8006766:	690d      	ldr	r5, [r1, #16]
 8006768:	0040      	lsls	r0, r0, #1
 800676a:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800676c:	4824      	ldr	r0, [pc, #144]	; (8006800 <HAL_ADC_AnalogWDGConfig+0x314>)
 800676e:	6800      	ldr	r0, [r0, #0]
 8006770:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8006774:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8006778:	68d0      	ldr	r0, [r2, #12]
 800677a:	d003      	beq.n	8006784 <HAL_ADC_AnalogWDGConfig+0x298>
 800677c:	f010 0f10 	tst.w	r0, #16
 8006780:	68d0      	ldr	r0, [r2, #12]
 8006782:	d128      	bne.n	80067d6 <HAL_ADC_AnalogWDGConfig+0x2ea>
 8006784:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8006788:	694c      	ldr	r4, [r1, #20]
 800678a:	0040      	lsls	r0, r0, #1
 800678c:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8006790:	6a14      	ldr	r4, [r2, #32]
 8006792:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8006796:	4304      	orrs	r4, r0
 8006798:	6214      	str	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800679a:	2480      	movs	r4, #128	; 0x80
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 800679c:	6a50      	ldr	r0, [r2, #36]	; 0x24
 800679e:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 80067a2:	4328      	orrs	r0, r5
 80067a4:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80067a6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80067a8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80067ac:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067ae:	2000      	movs	r0, #0
 80067b0:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 80067b2:	7b09      	ldrb	r1, [r1, #12]
 80067b4:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80067b6:	6851      	ldr	r1, [r2, #4]
 80067b8:	bf0c      	ite	eq
 80067ba:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80067bc:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 80067c0:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80067c8:	bc70      	pop	{r4, r5, r6}
 80067ca:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80067cc:	0840      	lsrs	r0, r0, #1
 80067ce:	f000 0008 	and.w	r0, r0, #8
 80067d2:	4085      	lsls	r5, r0
 80067d4:	e7ca      	b.n	800676c <HAL_ADC_AnalogWDGConfig+0x280>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80067d6:	0840      	lsrs	r0, r0, #1
 80067d8:	694c      	ldr	r4, [r1, #20]
 80067da:	f000 0008 	and.w	r0, r0, #8
 80067de:	fa04 f000 	lsl.w	r0, r4, r0
 80067e2:	e7d5      	b.n	8006790 <HAL_ADC_AnalogWDGConfig+0x2a4>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80067e4:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80067e8:	2501      	movs	r5, #1
 80067ea:	4085      	lsls	r5, r0
 80067ec:	e7a4      	b.n	8006738 <HAL_ADC_AnalogWDGConfig+0x24c>
 80067ee:	2501      	movs	r5, #1
 80067f0:	e6d3      	b.n	800659a <HAL_ADC_AnalogWDGConfig+0xae>
 80067f2:	bf00      	nop
 80067f4:	7dc00000 	.word	0x7dc00000
 80067f8:	7dcfffff 	.word	0x7dcfffff
 80067fc:	001fffff 	.word	0x001fffff
 8006800:	5c001000 	.word	0x5c001000
 8006804:	823fffff 	.word	0x823fffff
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8006808:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800680a:	2000      	movs	r0, #0
 800680c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006810:	6051      	str	r1, [r2, #4]
}
 8006812:	e6a9      	b.n	8006568 <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8006814:	68d4      	ldr	r4, [r2, #12]
 8006816:	4811      	ldr	r0, [pc, #68]	; (800685c <HAL_ADC_AnalogWDGConfig+0x370>)
 8006818:	4020      	ands	r0, r4
 800681a:	60d0      	str	r0, [r2, #12]
}
 800681c:	e72f      	b.n	800667e <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 800681e:	68d4      	ldr	r4, [r2, #12]
 8006820:	480e      	ldr	r0, [pc, #56]	; (800685c <HAL_ADC_AnalogWDGConfig+0x370>)
 8006822:	4020      	ands	r0, r4
 8006824:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8006828:	60d0      	str	r0, [r2, #12]
}
 800682a:	e728      	b.n	800667e <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 800682c:	68d5      	ldr	r5, [r2, #12]
 800682e:	6888      	ldr	r0, [r1, #8]
 8006830:	4c0a      	ldr	r4, [pc, #40]	; (800685c <HAL_ADC_AnalogWDGConfig+0x370>)
 8006832:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006836:	402c      	ands	r4, r5
 8006838:	4320      	orrs	r0, r4
 800683a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800683e:	60d0      	str	r0, [r2, #12]
}
 8006840:	e71d      	b.n	800667e <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8006842:	68d5      	ldr	r5, [r2, #12]
 8006844:	6888      	ldr	r0, [r1, #8]
 8006846:	4c05      	ldr	r4, [pc, #20]	; (800685c <HAL_ADC_AnalogWDGConfig+0x370>)
 8006848:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800684c:	402c      	ands	r4, r5
 800684e:	4320      	orrs	r0, r4
 8006850:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8006854:	60d0      	str	r0, [r2, #12]
}
 8006856:	e712      	b.n	800667e <HAL_ADC_AnalogWDGConfig+0x192>
 8006858:	2501      	movs	r5, #1
 800685a:	e76d      	b.n	8006738 <HAL_ADC_AnalogWDGConfig+0x24c>
 800685c:	823fffff 	.word	0x823fffff

08006860 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006860:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	07d1      	lsls	r1, r2, #31
 8006866:	d501      	bpl.n	800686c <ADC_Enable+0xc>
  return HAL_OK;
 8006868:	2000      	movs	r0, #0
}
 800686a:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800686c:	6899      	ldr	r1, [r3, #8]
 800686e:	4a21      	ldr	r2, [pc, #132]	; (80068f4 <ADC_Enable+0x94>)
 8006870:	4211      	tst	r1, r2
{
 8006872:	b570      	push	{r4, r5, r6, lr}
 8006874:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006876:	d12c      	bne.n	80068d2 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8006878:	6899      	ldr	r1, [r3, #8]
 800687a:	4a1f      	ldr	r2, [pc, #124]	; (80068f8 <ADC_Enable+0x98>)
 800687c:	400a      	ands	r2, r1
 800687e:	f042 0201 	orr.w	r2, r2, #1
 8006882:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8006884:	f7ff fa2c 	bl	8005ce0 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	4a1c      	ldr	r2, [pc, #112]	; (80068fc <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 800688c:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800688e:	4293      	cmp	r3, r2
 8006890:	d028      	beq.n	80068e4 <ADC_Enable+0x84>
 8006892:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006896:	4293      	cmp	r3, r2
 8006898:	d024      	beq.n	80068e4 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800689a:	4a19      	ldr	r2, [pc, #100]	; (8006900 <ADC_Enable+0xa0>)
 800689c:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	07d6      	lsls	r6, r2, #31
 80068a2:	d414      	bmi.n	80068ce <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 80068a4:	4e14      	ldr	r6, [pc, #80]	; (80068f8 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80068a6:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80068a8:	07d0      	lsls	r0, r2, #31
 80068aa:	d404      	bmi.n	80068b6 <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 80068ac:	689a      	ldr	r2, [r3, #8]
 80068ae:	4032      	ands	r2, r6
 80068b0:	f042 0201 	orr.w	r2, r2, #1
 80068b4:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80068b6:	f7ff fa13 	bl	8005ce0 <HAL_GetTick>
 80068ba:	1b43      	subs	r3, r0, r5
 80068bc:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068be:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80068c0:	d902      	bls.n	80068c8 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	07d1      	lsls	r1, r2, #31
 80068c6:	d504      	bpl.n	80068d2 <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	07d2      	lsls	r2, r2, #31
 80068cc:	d5eb      	bpl.n	80068a6 <ADC_Enable+0x46>
  return HAL_OK;
 80068ce:	2000      	movs	r0, #0
}
 80068d0:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 80068d4:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068d6:	f043 0310 	orr.w	r3, r3, #16
 80068da:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068de:	4303      	orrs	r3, r0
 80068e0:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80068e2:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80068e4:	4a07      	ldr	r2, [pc, #28]	; (8006904 <ADC_Enable+0xa4>)
 80068e6:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80068e8:	06d2      	lsls	r2, r2, #27
 80068ea:	d0d8      	beq.n	800689e <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80068ec:	4a06      	ldr	r2, [pc, #24]	; (8006908 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d1d5      	bne.n	800689e <ADC_Enable+0x3e>
 80068f2:	e7ec      	b.n	80068ce <ADC_Enable+0x6e>
 80068f4:	8000003f 	.word	0x8000003f
 80068f8:	7fffffc0 	.word	0x7fffffc0
 80068fc:	40022000 	.word	0x40022000
 8006900:	58026300 	.word	0x58026300
 8006904:	40022300 	.word	0x40022300
 8006908:	40022100 	.word	0x40022100

0800690c <ADC_Disable>:
{
 800690c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800690e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006910:	689a      	ldr	r2, [r3, #8]
 8006912:	0795      	lsls	r5, r2, #30
 8006914:	d502      	bpl.n	800691c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006916:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8006918:	2000      	movs	r0, #0
}
 800691a:	bd38      	pop	{r3, r4, r5, pc}
 800691c:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800691e:	07d4      	lsls	r4, r2, #31
 8006920:	d529      	bpl.n	8006976 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	4604      	mov	r4, r0
 8006926:	f002 020d 	and.w	r2, r2, #13
 800692a:	2a01      	cmp	r2, #1
 800692c:	d008      	beq.n	8006940 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800692e:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8006930:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006932:	f043 0310 	orr.w	r3, r3, #16
 8006936:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006938:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800693a:	4303      	orrs	r3, r0
 800693c:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800693e:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8006940:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006942:	2103      	movs	r1, #3
 8006944:	4a0d      	ldr	r2, [pc, #52]	; (800697c <ADC_Disable+0x70>)
 8006946:	4002      	ands	r2, r0
 8006948:	f042 0202 	orr.w	r2, r2, #2
 800694c:	609a      	str	r2, [r3, #8]
 800694e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8006950:	f7ff f9c6 	bl	8005ce0 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006954:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8006956:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	07d9      	lsls	r1, r3, #31
 800695c:	d50b      	bpl.n	8006976 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800695e:	f7ff f9bf 	bl	8005ce0 <HAL_GetTick>
 8006962:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006964:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006966:	2802      	cmp	r0, #2
 8006968:	d902      	bls.n	8006970 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	07d2      	lsls	r2, r2, #31
 800696e:	d4de      	bmi.n	800692e <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	07db      	lsls	r3, r3, #31
 8006974:	d4f3      	bmi.n	800695e <ADC_Disable+0x52>
  return HAL_OK;
 8006976:	2000      	movs	r0, #0
}
 8006978:	bd38      	pop	{r3, r4, r5, pc}
 800697a:	bf00      	nop
 800697c:	7fffffc0 	.word	0x7fffffc0

08006980 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006980:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006982:	4a56      	ldr	r2, [pc, #344]	; (8006adc <ADC_ConfigureBoostMode+0x15c>)
{
 8006984:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006986:	6803      	ldr	r3, [r0, #0]
 8006988:	4293      	cmp	r3, r2
 800698a:	d025      	beq.n	80069d8 <ADC_ConfigureBoostMode+0x58>
 800698c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006990:	4293      	cmp	r3, r2
 8006992:	d021      	beq.n	80069d8 <ADC_ConfigureBoostMode+0x58>
 8006994:	4b52      	ldr	r3, [pc, #328]	; (8006ae0 <ADC_ConfigureBoostMode+0x160>)
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800699c:	d021      	beq.n	80069e2 <ADC_ConfigureBoostMode+0x62>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800699e:	f003 fcdf 	bl	800a360 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80069a2:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 80069a4:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80069a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069aa:	f000 8086 	beq.w	8006aba <ADC_ConfigureBoostMode+0x13a>
 80069ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80069b2:	d06a      	beq.n	8006a8a <ADC_ConfigureBoostMode+0x10a>
 80069b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069b8:	d07f      	beq.n	8006aba <ADC_ConfigureBoostMode+0x13a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80069ba:	f7ff f9a9 	bl	8005d10 <HAL_GetREVID>
 80069be:	f241 0303 	movw	r3, #4099	; 0x1003
 80069c2:	4298      	cmp	r0, r3
 80069c4:	d84a      	bhi.n	8006a5c <ADC_ConfigureBoostMode+0xdc>
  {
    if (freq > 20000000UL)
 80069c6:	4b47      	ldr	r3, [pc, #284]	; (8006ae4 <ADC_ConfigureBoostMode+0x164>)
 80069c8:	429d      	cmp	r5, r3
 80069ca:	d929      	bls.n	8006a20 <ADC_ConfigureBoostMode+0xa0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80069cc:	6822      	ldr	r2, [r4, #0]
 80069ce:	6893      	ldr	r3, [r2, #8]
 80069d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069d4:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80069d6:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80069d8:	4b43      	ldr	r3, [pc, #268]	; (8006ae8 <ADC_ConfigureBoostMode+0x168>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80069e0:	d1dd      	bne.n	800699e <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80069e2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80069e6:	f004 fddd 	bl	800b5a4 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80069ea:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80069ec:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80069ee:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80069f2:	d06c      	beq.n	8006ace <ADC_ConfigureBoostMode+0x14e>
 80069f4:	d808      	bhi.n	8006a08 <ADC_ConfigureBoostMode+0x88>
 80069f6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80069fa:	d050      	beq.n	8006a9e <ADC_ConfigureBoostMode+0x11e>
 80069fc:	d916      	bls.n	8006a2c <ADC_ConfigureBoostMode+0xac>
 80069fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a02:	d1da      	bne.n	80069ba <ADC_ConfigureBoostMode+0x3a>
        freq /= 32UL;
 8006a04:	0945      	lsrs	r5, r0, #5
        break;
 8006a06:	e7d8      	b.n	80069ba <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 8006a08:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8006a0c:	d045      	beq.n	8006a9a <ADC_ConfigureBoostMode+0x11a>
 8006a0e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8006a12:	d1d2      	bne.n	80069ba <ADC_ConfigureBoostMode+0x3a>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006a14:	f7ff f97c 	bl	8005d10 <HAL_GetREVID>
 8006a18:	f241 0303 	movw	r3, #4099	; 0x1003
 8006a1c:	4298      	cmp	r0, r3
 8006a1e:	d840      	bhi.n	8006aa2 <ADC_ConfigureBoostMode+0x122>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006a20:	6822      	ldr	r2, [r4, #0]
 8006a22:	6893      	ldr	r3, [r2, #8]
 8006a24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a28:	6093      	str	r3, [r2, #8]
}
 8006a2a:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8006a2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a30:	d006      	beq.n	8006a40 <ADC_ConfigureBoostMode+0xc0>
 8006a32:	d90a      	bls.n	8006a4a <ADC_ConfigureBoostMode+0xca>
 8006a34:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8006a38:	d002      	beq.n	8006a40 <ADC_ConfigureBoostMode+0xc0>
 8006a3a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8006a3e:	d1bc      	bne.n	80069ba <ADC_ConfigureBoostMode+0x3a>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006a40:	0c9b      	lsrs	r3, r3, #18
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8006a48:	e7b7      	b.n	80069ba <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 8006a4a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006a4e:	d0f7      	beq.n	8006a40 <ADC_ConfigureBoostMode+0xc0>
 8006a50:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006a54:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8006a58:	d0f2      	beq.n	8006a40 <ADC_ConfigureBoostMode+0xc0>
 8006a5a:	e7ae      	b.n	80069ba <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 8006a5c:	4b23      	ldr	r3, [pc, #140]	; (8006aec <ADC_ConfigureBoostMode+0x16c>)
 8006a5e:	429d      	cmp	r5, r3
 8006a60:	d805      	bhi.n	8006a6e <ADC_ConfigureBoostMode+0xee>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006a62:	6822      	ldr	r2, [r4, #0]
 8006a64:	6893      	ldr	r3, [r2, #8]
 8006a66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a6a:	6093      	str	r3, [r2, #8]
}
 8006a6c:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8006a6e:	4b20      	ldr	r3, [pc, #128]	; (8006af0 <ADC_ConfigureBoostMode+0x170>)
 8006a70:	429d      	cmp	r5, r3
 8006a72:	d91a      	bls.n	8006aaa <ADC_ConfigureBoostMode+0x12a>
    else if (freq <= 25000000UL)
 8006a74:	4b1f      	ldr	r3, [pc, #124]	; (8006af4 <ADC_ConfigureBoostMode+0x174>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006a76:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8006a78:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006a7a:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8006a7c:	d829      	bhi.n	8006ad2 <ADC_ConfigureBoostMode+0x152>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006a7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a86:	6093      	str	r3, [r2, #8]
}
 8006a88:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8006a8a:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006a8c:	f7ff f940 	bl	8005d10 <HAL_GetREVID>
 8006a90:	f241 0303 	movw	r3, #4099	; 0x1003
 8006a94:	4298      	cmp	r0, r3
 8006a96:	d8e1      	bhi.n	8006a5c <ADC_ConfigureBoostMode+0xdc>
 8006a98:	e795      	b.n	80069c6 <ADC_ConfigureBoostMode+0x46>
        freq /= 128UL;
 8006a9a:	09c5      	lsrs	r5, r0, #7
        break;
 8006a9c:	e78d      	b.n	80069ba <ADC_ConfigureBoostMode+0x3a>
        freq /= 16UL;
 8006a9e:	0905      	lsrs	r5, r0, #4
        break;
 8006aa0:	e78b      	b.n	80069ba <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 8006aa2:	4b12      	ldr	r3, [pc, #72]	; (8006aec <ADC_ConfigureBoostMode+0x16c>)
 8006aa4:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8006aa8:	d2db      	bcs.n	8006a62 <ADC_ConfigureBoostMode+0xe2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006aaa:	6822      	ldr	r2, [r4, #0]
 8006aac:	6893      	ldr	r3, [r2, #8]
 8006aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ab6:	6093      	str	r3, [r2, #8]
}
 8006ab8:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006aba:	0c1b      	lsrs	r3, r3, #16
 8006abc:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006ac0:	f7ff f926 	bl	8005d10 <HAL_GetREVID>
 8006ac4:	f241 0303 	movw	r3, #4099	; 0x1003
 8006ac8:	4298      	cmp	r0, r3
 8006aca:	d8c7      	bhi.n	8006a5c <ADC_ConfigureBoostMode+0xdc>
 8006acc:	e77b      	b.n	80069c6 <ADC_ConfigureBoostMode+0x46>
        freq /= 64UL;
 8006ace:	0985      	lsrs	r5, r0, #6
        break;
 8006ad0:	e773      	b.n	80069ba <ADC_ConfigureBoostMode+0x3a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006ad2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006ad6:	6093      	str	r3, [r2, #8]
}
 8006ad8:	bd38      	pop	{r3, r4, r5, pc}
 8006ada:	bf00      	nop
 8006adc:	40022000 	.word	0x40022000
 8006ae0:	58026300 	.word	0x58026300
 8006ae4:	01312d00 	.word	0x01312d00
 8006ae8:	40022300 	.word	0x40022300
 8006aec:	00bebc21 	.word	0x00bebc21
 8006af0:	017d7841 	.word	0x017d7841
 8006af4:	02faf081 	.word	0x02faf081

08006af8 <HAL_ADC_Init>:
{
 8006af8:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8006afa:	2300      	movs	r3, #0
{
 8006afc:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8006afe:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8006b00:	2800      	cmp	r0, #0
 8006b02:	f000 80d1 	beq.w	8006ca8 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b06:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8006b08:	4604      	mov	r4, r0
 8006b0a:	2d00      	cmp	r5, #0
 8006b0c:	f000 80bb 	beq.w	8006c86 <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006b10:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006b12:	6893      	ldr	r3, [r2, #8]
 8006b14:	009d      	lsls	r5, r3, #2
 8006b16:	d503      	bpl.n	8006b20 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006b18:	6891      	ldr	r1, [r2, #8]
 8006b1a:	4b72      	ldr	r3, [pc, #456]	; (8006ce4 <HAL_ADC_Init+0x1ec>)
 8006b1c:	400b      	ands	r3, r1
 8006b1e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006b20:	6893      	ldr	r3, [r2, #8]
 8006b22:	00d8      	lsls	r0, r3, #3
 8006b24:	d416      	bmi.n	8006b54 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b26:	4b70      	ldr	r3, [pc, #448]	; (8006ce8 <HAL_ADC_Init+0x1f0>)
 8006b28:	4970      	ldr	r1, [pc, #448]	; (8006cec <HAL_ADC_Init+0x1f4>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8006b2c:	6890      	ldr	r0, [r2, #8]
 8006b2e:	099b      	lsrs	r3, r3, #6
 8006b30:	fba1 1303 	umull	r1, r3, r1, r3
 8006b34:	496e      	ldr	r1, [pc, #440]	; (8006cf0 <HAL_ADC_Init+0x1f8>)
 8006b36:	099b      	lsrs	r3, r3, #6
 8006b38:	4001      	ands	r1, r0
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006b40:	6091      	str	r1, [r2, #8]
 8006b42:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006b44:	9b01      	ldr	r3, [sp, #4]
 8006b46:	b12b      	cbz	r3, 8006b54 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8006b48:	9b01      	ldr	r3, [sp, #4]
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006b4e:	9b01      	ldr	r3, [sp, #4]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1f9      	bne.n	8006b48 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006b54:	6893      	ldr	r3, [r2, #8]
 8006b56:	00d9      	lsls	r1, r3, #3
 8006b58:	d424      	bmi.n	8006ba4 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b5a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006b5c:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b5e:	f043 0310 	orr.w	r3, r3, #16
 8006b62:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b66:	432b      	orrs	r3, r5
 8006b68:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b6a:	6893      	ldr	r3, [r2, #8]
 8006b6c:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006b70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006b72:	d11d      	bne.n	8006bb0 <HAL_ADC_Init+0xb8>
 8006b74:	06db      	lsls	r3, r3, #27
 8006b76:	d41b      	bmi.n	8006bb0 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8006b78:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006b7a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006b7e:	f043 0302 	orr.w	r3, r3, #2
 8006b82:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b84:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b86:	07de      	lsls	r6, r3, #31
 8006b88:	d428      	bmi.n	8006bdc <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b8a:	4b5a      	ldr	r3, [pc, #360]	; (8006cf4 <HAL_ADC_Init+0x1fc>)
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d017      	beq.n	8006bc0 <HAL_ADC_Init+0xc8>
 8006b90:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d013      	beq.n	8006bc0 <HAL_ADC_Init+0xc8>
 8006b98:	4b57      	ldr	r3, [pc, #348]	; (8006cf8 <HAL_ADC_Init+0x200>)
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	07d9      	lsls	r1, r3, #31
 8006b9e:	d41d      	bmi.n	8006bdc <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006ba0:	4a56      	ldr	r2, [pc, #344]	; (8006cfc <HAL_ADC_Init+0x204>)
 8006ba2:	e015      	b.n	8006bd0 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006ba4:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ba6:	2500      	movs	r5, #0
 8006ba8:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006bac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006bae:	d0e1      	beq.n	8006b74 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bb0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006bb2:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bb4:	f043 0310 	orr.w	r3, r3, #16
}
 8006bb8:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bba:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006bbc:	b002      	add	sp, #8
 8006bbe:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006bc0:	4a4c      	ldr	r2, [pc, #304]	; (8006cf4 <HAL_ADC_Init+0x1fc>)
 8006bc2:	4b4f      	ldr	r3, [pc, #316]	; (8006d00 <HAL_ADC_Init+0x208>)
 8006bc4:	6892      	ldr	r2, [r2, #8]
 8006bc6:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	07d8      	lsls	r0, r3, #31
 8006bcc:	d406      	bmi.n	8006bdc <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006bce:	4a4d      	ldr	r2, [pc, #308]	; (8006d04 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006bd0:	6893      	ldr	r3, [r2, #8]
 8006bd2:	6861      	ldr	r1, [r4, #4]
 8006bd4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006bdc:	f7ff f898 	bl	8005d10 <HAL_GetREVID>
 8006be0:	f241 0303 	movw	r3, #4099	; 0x1003
 8006be4:	68a1      	ldr	r1, [r4, #8]
 8006be6:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006be8:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006bea:	d852      	bhi.n	8006c92 <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006bec:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006bf0:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006bf2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006bf4:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8006bf8:	4302      	orrs	r2, r0
 8006bfa:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d103      	bne.n	8006c08 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006c00:	6a23      	ldr	r3, [r4, #32]
 8006c02:	3b01      	subs	r3, #1
 8006c04:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006c08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c0a:	b123      	cbz	r3, 8006c16 <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006c0c:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006c10:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006c12:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006c14:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	493b      	ldr	r1, [pc, #236]	; (8006d08 <HAL_ADC_Init+0x210>)
 8006c1a:	68d8      	ldr	r0, [r3, #12]
 8006c1c:	4001      	ands	r1, r0
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006c22:	689a      	ldr	r2, [r3, #8]
 8006c24:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006c28:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006c2a:	d11c      	bne.n	8006c66 <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006c2c:	0712      	lsls	r2, r2, #28
 8006c2e:	d41a      	bmi.n	8006c66 <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006c30:	68d8      	ldr	r0, [r3, #12]
 8006c32:	4a36      	ldr	r2, [pc, #216]	; (8006d0c <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006c34:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006c36:	4002      	ands	r2, r0
 8006c38:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8006c3c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8006c42:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8006c46:	2a01      	cmp	r2, #1
 8006c48:	d03a      	beq.n	8006cc0 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	f022 0201 	bic.w	r2, r2, #1
 8006c50:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006c52:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8006c54:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006c56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c58:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006c5c:	430a      	orrs	r2, r1
 8006c5e:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8006c60:	f7ff fe8e 	bl	8006980 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006c64:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006c66:	68e2      	ldr	r2, [r4, #12]
 8006c68:	2a01      	cmp	r2, #1
 8006c6a:	d021      	beq.n	8006cb0 <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c6e:	f022 020f 	bic.w	r2, r2, #15
 8006c72:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006c74:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8006c76:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006c78:	f023 0303 	bic.w	r3, r3, #3
 8006c7c:	f043 0301 	orr.w	r3, r3, #1
 8006c80:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006c82:	b002      	add	sp, #8
 8006c84:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8006c86:	f7fe fbf9 	bl	800547c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006c8a:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8006c8c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8006c90:	e73e      	b.n	8006b10 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006c92:	2910      	cmp	r1, #16
 8006c94:	d1aa      	bne.n	8006bec <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006c96:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006c98:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006c9a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8006c9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	f042 021c 	orr.w	r2, r2, #28
 8006ca6:	e7a9      	b.n	8006bfc <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8006ca8:	2501      	movs	r5, #1
}
 8006caa:	4628      	mov	r0, r5
 8006cac:	b002      	add	sp, #8
 8006cae:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006cb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006cb2:	69a2      	ldr	r2, [r4, #24]
 8006cb4:	f021 010f 	bic.w	r1, r1, #15
 8006cb8:	3a01      	subs	r2, #1
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	631a      	str	r2, [r3, #48]	; 0x30
 8006cbe:	e7d9      	b.n	8006c74 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006cc0:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8006cc4:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8006cc6:	3901      	subs	r1, #1
 8006cc8:	6918      	ldr	r0, [r3, #16]
 8006cca:	4332      	orrs	r2, r6
 8006ccc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006cd0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	490e      	ldr	r1, [pc, #56]	; (8006d10 <HAL_ADC_Init+0x218>)
 8006cd6:	4001      	ands	r1, r0
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	f042 0201 	orr.w	r2, r2, #1
 8006cde:	611a      	str	r2, [r3, #16]
 8006ce0:	e7b7      	b.n	8006c52 <HAL_ADC_Init+0x15a>
 8006ce2:	bf00      	nop
 8006ce4:	5fffffc0 	.word	0x5fffffc0
 8006ce8:	24000310 	.word	0x24000310
 8006cec:	053e2d63 	.word	0x053e2d63
 8006cf0:	6fffffc0 	.word	0x6fffffc0
 8006cf4:	40022000 	.word	0x40022000
 8006cf8:	58026000 	.word	0x58026000
 8006cfc:	58026300 	.word	0x58026300
 8006d00:	40022100 	.word	0x40022100
 8006d04:	40022300 	.word	0x40022300
 8006d08:	fff0c003 	.word	0xfff0c003
 8006d0c:	ffffbffc 	.word	0xffffbffc
 8006d10:	fc00f81e 	.word	0xfc00f81e

08006d14 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8006d14:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006d16:	2300      	movs	r3, #0
{
 8006d18:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8006d1a:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006d1c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d040      	beq.n	8006da6 <HAL_ADCEx_Calibration_Start+0x92>
 8006d24:	2301      	movs	r3, #1
 8006d26:	4604      	mov	r4, r0
 8006d28:	460e      	mov	r6, r1
 8006d2a:	4615      	mov	r5, r2
 8006d2c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006d30:	f7ff fdec 	bl	800690c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006d34:	b9e8      	cbnz	r0, 8006d72 <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d36:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8006d38:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 8006d3c:	4b1b      	ldr	r3, [pc, #108]	; (8006dac <HAL_ADCEx_Calibration_Start+0x98>)
 8006d3e:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
 8006d42:	4d1b      	ldr	r5, [pc, #108]	; (8006db0 <HAL_ADCEx_Calibration_Start+0x9c>)
 8006d44:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006d46:	4f1b      	ldr	r7, [pc, #108]	; (8006db4 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8006d48:	f043 0302 	orr.w	r3, r3, #2
 8006d4c:	6563      	str	r3, [r4, #84]	; 0x54
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	689e      	ldr	r6, [r3, #8]
 8006d52:	4035      	ands	r5, r6
 8006d54:	4315      	orrs	r5, r2
 8006d56:	430d      	orrs	r5, r1
 8006d58:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8006d5c:	609d      	str	r5, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006d5e:	689a      	ldr	r2, [r3, #8]
 8006d60:	2a00      	cmp	r2, #0
 8006d62:	db0f      	blt.n	8006d84 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d64:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006d66:	f023 0303 	bic.w	r3, r3, #3
 8006d6a:	f043 0301 	orr.w	r3, r3, #1
 8006d6e:	6563      	str	r3, [r4, #84]	; 0x54
 8006d70:	e003      	b.n	8006d7a <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d72:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006d74:	f043 0310 	orr.w	r3, r3, #16
 8006d78:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8006d80:	b003      	add	sp, #12
 8006d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8006d84:	9a01      	ldr	r2, [sp, #4]
 8006d86:	3201      	adds	r2, #1
 8006d88:	9201      	str	r2, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006d8a:	9a01      	ldr	r2, [sp, #4]
 8006d8c:	42ba      	cmp	r2, r7
 8006d8e:	d3e6      	bcc.n	8006d5e <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8006d90:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8006d92:	2200      	movs	r2, #0
        return HAL_ERROR;
 8006d94:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8006d96:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8006d9a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8006d9e:	f043 0310 	orr.w	r3, r3, #16
 8006da2:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8006da4:	e7ec      	b.n	8006d80 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 8006da6:	2002      	movs	r0, #2
}
 8006da8:	b003      	add	sp, #12
 8006daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dac:	ffffeefd 	.word	0xffffeefd
 8006db0:	3ffeffc0 	.word	0x3ffeffc0
 8006db4:	25c3f800 	.word	0x25c3f800

08006db8 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006dbc:	f8d0 8000 	ldr.w	r8, [r0]
{
 8006dc0:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006dc2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8006dc6:	f015 0504 	ands.w	r5, r5, #4
 8006dca:	d117      	bne.n	8006dfc <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006dcc:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d012      	beq.n	8006dfc <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006dd6:	4b2d      	ldr	r3, [pc, #180]	; (8006e8c <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 8006dd8:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006ddc:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006dde:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006de0:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 8006de2:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006de6:	d00d      	beq.n	8006e04 <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006de8:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8006dea:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 8006dec:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006df0:	f043 0320 	orr.w	r3, r3, #32
 8006df4:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8006df6:	b01a      	add	sp, #104	; 0x68
 8006df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006dfc:	2002      	movs	r0, #2
}
 8006dfe:	b01a      	add	sp, #104	; 0x68
 8006e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e04:	4d22      	ldr	r5, [pc, #136]	; (8006e90 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 8006e06:	460e      	mov	r6, r1
 8006e08:	4617      	mov	r7, r2
 8006e0a:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8006e0c:	f7ff fd28 	bl	8006860 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8006e10:	b128      	cbz	r0, 8006e1e <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 8006e12:	2300      	movs	r3, #0
 8006e14:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8006e18:	b01a      	add	sp, #104	; 0x68
 8006e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8006e1e:	a801      	add	r0, sp, #4
 8006e20:	f7ff fd1e 	bl	8006860 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d1f4      	bne.n	8006e12 <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8006e28:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006e2a:	4a1a      	ldr	r2, [pc, #104]	; (8006e94 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006e2c:	4b1a      	ldr	r3, [pc, #104]	; (8006e98 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 8006e2e:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006e30:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8006e34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006e38:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 8006e3a:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8006e3c:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006e3e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8006e40:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006e42:	4b16      	ldr	r3, [pc, #88]	; (8006e9c <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 8006e44:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8006e46:	4b16      	ldr	r3, [pc, #88]	; (8006ea0 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8006e48:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006e4a:	d01d      	beq.n	8006e88 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8006e4c:	45ac      	cmp	ip, r5
 8006e4e:	d01b      	beq.n	8006e88 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8006e50:	4914      	ldr	r1, [pc, #80]	; (8006ea4 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006e52:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8006e54:	463b      	mov	r3, r7
 8006e56:	4632      	mov	r2, r6
 8006e58:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006e5a:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 8006e5e:	2500      	movs	r5, #0
 8006e60:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006e64:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8006e68:	f045 0510 	orr.w	r5, r5, #16
 8006e6c:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8006e70:	f000 fe5c 	bl	8007b2c <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006e74:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006e76:	4b0c      	ldr	r3, [pc, #48]	; (8006ea8 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8006e78:	6891      	ldr	r1, [r2, #8]
 8006e7a:	400b      	ands	r3, r1
 8006e7c:	f043 0304 	orr.w	r3, r3, #4
 8006e80:	6093      	str	r3, [r2, #8]
}
 8006e82:	b01a      	add	sp, #104	; 0x68
 8006e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006e88:	4908      	ldr	r1, [pc, #32]	; (8006eac <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8006e8a:	e7e2      	b.n	8006e52 <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 8006e8c:	40022000 	.word	0x40022000
 8006e90:	40022100 	.word	0x40022100
 8006e94:	fffff0fe 	.word	0xfffff0fe
 8006e98:	08006005 	.word	0x08006005
 8006e9c:	08005d75 	.word	0x08005d75
 8006ea0:	08006071 	.word	0x08006071
 8006ea4:	58026300 	.word	0x58026300
 8006ea8:	7fffffc0 	.word	0x7fffffc0
 8006eac:	40022300 	.word	0x40022300

08006eb0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop

08006eb4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop

08006eb8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop

08006ebc <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop

08006ec0 <HAL_ADCEx_EndOfSamplingCallback>:
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop

08006ec4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006ec4:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006ec6:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8006eca:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006ecc:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8006ece:	2a01      	cmp	r2, #1
 8006ed0:	d04d      	beq.n	8006f6e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8006ed2:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006ed4:	4c2b      	ldr	r4, [pc, #172]	; (8006f84 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006ed6:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006ed8:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006eda:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006edc:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006ede:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8006ee0:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006ee4:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006ee6:	d008      	beq.n	8006efa <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ee8:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006eea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006eee:	f041 0120 	orr.w	r1, r1, #32
 8006ef2:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006ef4:	b01a      	add	sp, #104	; 0x68
 8006ef6:	bcf0      	pop	{r4, r5, r6, r7}
 8006ef8:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006efa:	4c23      	ldr	r4, [pc, #140]	; (8006f88 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8006efc:	68a2      	ldr	r2, [r4, #8]
 8006efe:	0752      	lsls	r2, r2, #29
 8006f00:	d50b      	bpl.n	8006f1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8006f02:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006f06:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f08:	f042 0220 	orr.w	r2, r2, #32
 8006f0c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8006f14:	b01a      	add	sp, #104	; 0x68
 8006f16:	bcf0      	pop	{r4, r5, r6, r7}
 8006f18:	4770      	bx	lr
 8006f1a:	68a8      	ldr	r0, [r5, #8]
 8006f1c:	f010 0004 	ands.w	r0, r0, #4
 8006f20:	d1f0      	bne.n	8006f04 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006f22:	b1c6      	cbz	r6, 8006f56 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006f24:	f8df c068 	ldr.w	ip, [pc, #104]	; 8006f90 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8006f28:	684f      	ldr	r7, [r1, #4]
 8006f2a:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8006f2e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006f32:	433a      	orrs	r2, r7
 8006f34:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006f38:	68ad      	ldr	r5, [r5, #8]
 8006f3a:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f3c:	432a      	orrs	r2, r5
 8006f3e:	07d4      	lsls	r4, r2, #31
 8006f40:	d413      	bmi.n	8006f6a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8006f42:	688a      	ldr	r2, [r1, #8]
 8006f44:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8006f48:	4316      	orrs	r6, r2
 8006f4a:	4a10      	ldr	r2, [pc, #64]	; (8006f8c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8006f4c:	400a      	ands	r2, r1
 8006f4e:	4316      	orrs	r6, r2
 8006f50:	f8cc 6008 	str.w	r6, [ip, #8]
 8006f54:	e7db      	b.n	8006f0e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006f56:	490e      	ldr	r1, [pc, #56]	; (8006f90 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8006f58:	688a      	ldr	r2, [r1, #8]
 8006f5a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006f5e:	608a      	str	r2, [r1, #8]
 8006f60:	68a8      	ldr	r0, [r5, #8]
 8006f62:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f64:	4302      	orrs	r2, r0
 8006f66:	07d0      	lsls	r0, r2, #31
 8006f68:	d505      	bpl.n	8006f76 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	e7cf      	b.n	8006f0e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8006f6e:	2002      	movs	r0, #2
}
 8006f70:	b01a      	add	sp, #104	; 0x68
 8006f72:	bcf0      	pop	{r4, r5, r6, r7}
 8006f74:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006f76:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f78:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006f7a:	4a04      	ldr	r2, [pc, #16]	; (8006f8c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8006f7c:	4022      	ands	r2, r4
 8006f7e:	608a      	str	r2, [r1, #8]
 8006f80:	e7c5      	b.n	8006f0e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8006f82:	bf00      	nop
 8006f84:	40022000 	.word	0x40022000
 8006f88:	40022100 	.word	0x40022100
 8006f8c:	fffff0e0 	.word	0xfffff0e0
 8006f90:	40022300 	.word	0x40022300

08006f94 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f94:	4906      	ldr	r1, [pc, #24]	; (8006fb0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f96:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f9a:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8006f9c:	4b05      	ldr	r3, [pc, #20]	; (8006fb4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f9e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006fa0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006fa4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006fa8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8006faa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8006fac:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006fae:	4770      	bx	lr
 8006fb0:	e000ed00 	.word	0xe000ed00
 8006fb4:	05fa0000 	.word	0x05fa0000

08006fb8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006fb8:	4b1b      	ldr	r3, [pc, #108]	; (8007028 <HAL_NVIC_SetPriority+0x70>)
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006fc0:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fc2:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fc6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fca:	f1be 0f04 	cmp.w	lr, #4
 8006fce:	bf28      	it	cs
 8006fd0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fd4:	f1bc 0f06 	cmp.w	ip, #6
 8006fd8:	d91a      	bls.n	8007010 <HAL_NVIC_SetPriority+0x58>
 8006fda:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006fdc:	f04f 3cff 	mov.w	ip, #4294967295
 8006fe0:	fa0c fc03 	lsl.w	ip, ip, r3
 8006fe4:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fe8:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8006fec:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fee:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006ff2:	ea21 010c 	bic.w	r1, r1, ip
 8006ff6:	fa01 f103 	lsl.w	r1, r1, r3
 8006ffa:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006ffe:	db0a      	blt.n	8007016 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007000:	0109      	lsls	r1, r1, #4
 8007002:	4b0a      	ldr	r3, [pc, #40]	; (800702c <HAL_NVIC_SetPriority+0x74>)
 8007004:	b2c9      	uxtb	r1, r1
 8007006:	4403      	add	r3, r0
 8007008:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800700c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007010:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007012:	4613      	mov	r3, r2
 8007014:	e7e8      	b.n	8006fe8 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007016:	f000 000f 	and.w	r0, r0, #15
 800701a:	0109      	lsls	r1, r1, #4
 800701c:	4b04      	ldr	r3, [pc, #16]	; (8007030 <HAL_NVIC_SetPriority+0x78>)
 800701e:	b2c9      	uxtb	r1, r1
 8007020:	4403      	add	r3, r0
 8007022:	7619      	strb	r1, [r3, #24]
 8007024:	f85d fb04 	ldr.w	pc, [sp], #4
 8007028:	e000ed00 	.word	0xe000ed00
 800702c:	e000e100 	.word	0xe000e100
 8007030:	e000ecfc 	.word	0xe000ecfc

08007034 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007034:	2800      	cmp	r0, #0
 8007036:	db07      	blt.n	8007048 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007038:	2301      	movs	r3, #1
 800703a:	f000 011f 	and.w	r1, r0, #31
 800703e:	4a03      	ldr	r2, [pc, #12]	; (800704c <HAL_NVIC_EnableIRQ+0x18>)
 8007040:	0940      	lsrs	r0, r0, #5
 8007042:	408b      	lsls	r3, r1
 8007044:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	e000e100 	.word	0xe000e100

08007050 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007050:	1e43      	subs	r3, r0, #1
 8007052:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007056:	d20c      	bcs.n	8007072 <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007058:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800705c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800705e:	4906      	ldr	r1, [pc, #24]	; (8007078 <HAL_SYSTICK_Config+0x28>)
 8007060:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007064:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007066:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007068:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800706c:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800706e:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007070:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8007072:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	e000ed00 	.word	0xe000ed00

0800707c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 800707c:	b188      	cbz	r0, 80070a2 <HAL_DAC_Init+0x26>
{
 800707e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007080:	7903      	ldrb	r3, [r0, #4]
 8007082:	4604      	mov	r4, r0
 8007084:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007088:	b13b      	cbz	r3, 800709a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800708a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800708c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800708e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8007090:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8007092:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007094:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8007096:	7122      	strb	r2, [r4, #4]
}
 8007098:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800709a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800709c:	f7fe fa96 	bl	80055cc <HAL_DAC_MspInit>
 80070a0:	e7f3      	b.n	800708a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80070a2:	2001      	movs	r0, #1
}
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop

080070a8 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80070a8:	7942      	ldrb	r2, [r0, #5]
 80070aa:	2a01      	cmp	r2, #1
 80070ac:	d02e      	beq.n	800710c <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80070ae:	4603      	mov	r3, r0
 80070b0:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80070b4:	6800      	ldr	r0, [r0, #0]
 80070b6:	2201      	movs	r2, #1
{
 80070b8:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 80070ba:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 80070be:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 80070c2:	6804      	ldr	r4, [r0, #0]
 80070c4:	fa02 f20e 	lsl.w	r2, r2, lr
 80070c8:	4322      	orrs	r2, r4
 80070ca:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80070cc:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 80070ce:	b969      	cbnz	r1, 80070ec <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80070d0:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 80070d4:	4562      	cmp	r2, ip
 80070d6:	d103      	bne.n	80070e0 <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80070d8:	6842      	ldr	r2, [r0, #4]
 80070da:	f042 0201 	orr.w	r2, r2, #1
 80070de:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80070e0:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80070e2:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 80070e4:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 80070e6:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 80070e8:	715a      	strb	r2, [r3, #5]
}
 80070ea:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80070ec:	fa0c fc0e 	lsl.w	ip, ip, lr
 80070f0:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 80070f4:	4562      	cmp	r2, ip
 80070f6:	d1f3      	bne.n	80070e0 <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80070f8:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 80070fa:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80070fc:	f042 0202 	orr.w	r2, r2, #2
 8007100:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8007102:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8007104:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 8007106:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8007108:	715a      	strb	r2, [r3, #5]
}
 800710a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 800710c:	2002      	movs	r0, #2
}
 800710e:	4770      	bx	lr

08007110 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007112:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007114:	7940      	ldrb	r0, [r0, #5]
{
 8007116:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8007118:	2801      	cmp	r0, #1
 800711a:	d053      	beq.n	80071c4 <HAL_DAC_Start_DMA+0xb4>
 800711c:	460d      	mov	r5, r1
 800711e:	4611      	mov	r1, r2
 8007120:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007122:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 8007124:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8007126:	2202      	movs	r2, #2
 8007128:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 800712a:	bb3d      	cbnz	r5, 800717c <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800712c:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 800712e:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007130:	4a37      	ldr	r2, [pc, #220]	; (8007210 <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007132:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007218 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007136:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007138:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800713a:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800713e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007142:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 800721c <HAL_DAC_Start_DMA+0x10c>
 8007146:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800714a:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 800714c:	d042      	beq.n	80071d4 <HAL_DAC_Start_DMA+0xc4>
 800714e:	2f08      	cmp	r7, #8
 8007150:	d03d      	beq.n	80071ce <HAL_DAC_Start_DMA+0xbe>
 8007152:	2f00      	cmp	r7, #0
 8007154:	d038      	beq.n	80071c8 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007156:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007158:	6837      	ldr	r7, [r6, #0]
 800715a:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 800715e:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007160:	f000 fce4 	bl	8007b2c <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007164:	2300      	movs	r3, #0
 8007166:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8007168:	bb38      	cbnz	r0, 80071ba <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	f005 0110 	and.w	r1, r5, #16
 8007170:	2501      	movs	r5, #1
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	408d      	lsls	r5, r1
 8007176:	4315      	orrs	r5, r2
 8007178:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 800717a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800717c:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 800717e:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007180:	4a24      	ldr	r2, [pc, #144]	; (8007214 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007182:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8007220 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007186:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007188:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800718a:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800718e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007192:	f8df c090 	ldr.w	ip, [pc, #144]	; 8007224 <HAL_DAC_Start_DMA+0x114>
 8007196:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800719a:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 800719c:	d02f      	beq.n	80071fe <HAL_DAC_Start_DMA+0xee>
 800719e:	2f08      	cmp	r7, #8
 80071a0:	d024      	beq.n	80071ec <HAL_DAC_Start_DMA+0xdc>
 80071a2:	b1d7      	cbz	r7, 80071da <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071a4:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80071a6:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071a8:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80071ac:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80071ae:	f000 fcbd 	bl	8007b2c <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80071b2:	2300      	movs	r3, #0
 80071b4:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80071b6:	2800      	cmp	r0, #0
 80071b8:	d0d7      	beq.n	800716a <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80071ba:	6923      	ldr	r3, [r4, #16]
 80071bc:	f043 0304 	orr.w	r3, r3, #4
 80071c0:	6123      	str	r3, [r4, #16]
}
 80071c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 80071c4:	2002      	movs	r0, #2
}
 80071c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80071c8:	f106 0208 	add.w	r2, r6, #8
        break;
 80071cc:	e7c4      	b.n	8007158 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80071ce:	f106 0210 	add.w	r2, r6, #16
        break;
 80071d2:	e7c1      	b.n	8007158 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80071d4:	f106 020c 	add.w	r2, r6, #12
        break;
 80071d8:	e7be      	b.n	8007158 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071da:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80071dc:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071e0:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80071e4:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80071e6:	f000 fca1 	bl	8007b2c <HAL_DMA_Start_IT>
 80071ea:	e7e2      	b.n	80071b2 <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071ec:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80071ee:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071f2:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80071f6:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80071f8:	f000 fc98 	bl	8007b2c <HAL_DMA_Start_IT>
 80071fc:	e7d9      	b.n	80071b2 <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80071fe:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007200:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007204:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8007208:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800720a:	f000 fc8f 	bl	8007b2c <HAL_DMA_Start_IT>
 800720e:	e7d0      	b.n	80071b2 <HAL_DAC_Start_DMA+0xa2>
 8007210:	08007259 	.word	0x08007259
 8007214:	08007445 	.word	0x08007445
 8007218:	08007269 	.word	0x08007269
 800721c:	08007279 	.word	0x08007279
 8007220:	08007459 	.word	0x08007459
 8007224:	08007469 	.word	0x08007469

08007228 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007228:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800722a:	6800      	ldr	r0, [r0, #0]
{
 800722c:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800722e:	2400      	movs	r4, #0
 8007230:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8007232:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8007234:	b951      	cbnz	r1, 800724c <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007236:	9901      	ldr	r1, [sp, #4]
 8007238:	3108      	adds	r1, #8
 800723a:	440a      	add	r2, r1
 800723c:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800723e:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8007240:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8007242:	6013      	str	r3, [r2, #0]
}
 8007244:	b003      	add	sp, #12
 8007246:	f85d 4b04 	ldr.w	r4, [sp], #4
 800724a:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800724c:	9901      	ldr	r1, [sp, #4]
 800724e:	3114      	adds	r1, #20
 8007250:	440a      	add	r2, r1
 8007252:	9201      	str	r2, [sp, #4]
 8007254:	e7f3      	b.n	800723e <HAL_DAC_SetValue+0x16>
 8007256:	bf00      	nop

08007258 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007258:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800725a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800725c:	4620      	mov	r0, r4
 800725e:	f7fc fc4f 	bl	8003b00 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007262:	2301      	movs	r3, #1
 8007264:	7123      	strb	r3, [r4, #4]
}
 8007266:	bd10      	pop	{r4, pc}

08007268 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007268:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800726a:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800726c:	f7fc fc50 	bl	8003b10 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007270:	bd08      	pop	{r3, pc}
 8007272:	bf00      	nop

08007274 <HAL_DAC_ErrorCallbackCh1>:
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop

08007278 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8007278:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800727a:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800727c:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800727e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007280:	f043 0304 	orr.w	r3, r3, #4
 8007284:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007286:	f7ff fff5 	bl	8007274 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800728a:	2301      	movs	r3, #1
 800728c:	7123      	strb	r3, [r4, #4]
}
 800728e:	bd10      	pop	{r4, pc}

08007290 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop

08007294 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007294:	6803      	ldr	r3, [r0, #0]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	0491      	lsls	r1, r2, #18
{
 800729a:	b510      	push	{r4, lr}
 800729c:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800729e:	d502      	bpl.n	80072a6 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80072a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072a2:	0492      	lsls	r2, r2, #18
 80072a4:	d418      	bmi.n	80072d8 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	0091      	lsls	r1, r2, #2
 80072aa:	d502      	bpl.n	80072b2 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80072ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072ae:	0092      	lsls	r2, r2, #2
 80072b0:	d400      	bmi.n	80072b4 <HAL_DAC_IRQHandler+0x20>
}
 80072b2:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 80072b4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80072b6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80072ba:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 80072bc:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80072be:	6922      	ldr	r2, [r4, #16]
 80072c0:	f042 0202 	orr.w	r2, r2, #2
 80072c4:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80072c6:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 80072ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80072d2:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80072d4:	f000 b8d4 	b.w	8007480 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80072d8:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80072da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 80072de:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80072e0:	6902      	ldr	r2, [r0, #16]
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80072e8:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80072f0:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80072f2:	f7ff ffcd 	bl	8007290 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	e7d5      	b.n	80072a6 <HAL_DAC_IRQHandler+0x12>
 80072fa:	bf00      	nop

080072fc <HAL_DAC_ConfigChannel>:
{
 80072fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8007300:	7943      	ldrb	r3, [r0, #5]
{
 8007302:	460d      	mov	r5, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007304:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8007306:	2b01      	cmp	r3, #1
 8007308:	f000 808d 	beq.w	8007426 <HAL_DAC_ConfigChannel+0x12a>
 800730c:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800730e:	2904      	cmp	r1, #4
 8007310:	4604      	mov	r4, r0
 8007312:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 8007314:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8007316:	f04f 0302 	mov.w	r3, #2
 800731a:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800731c:	d045      	beq.n	80073aa <HAL_DAC_ConfigChannel+0xae>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800731e:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8007322:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007324:	692b      	ldr	r3, [r5, #16]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d108      	bne.n	800733c <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800732a:	261f      	movs	r6, #31
    tmpreg1 = hdac->Instance->CCR;
 800732c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800732e:	4096      	lsls	r6, r2
 8007330:	ea23 0606 	bic.w	r6, r3, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007334:	696b      	ldr	r3, [r5, #20]
 8007336:	4093      	lsls	r3, r2
 8007338:	4333      	orrs	r3, r6
    hdac->Instance->CCR = tmpreg1;
 800733a:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800733c:	2607      	movs	r6, #7
 800733e:	fa06 f302 	lsl.w	r3, r6, r2
  tmpreg1 = hdac->Instance->MCR;
 8007342:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007344:	ea26 0603 	bic.w	r6, r6, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007348:	e9d5 7302 	ldrd	r7, r3, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800734c:	2b01      	cmp	r3, #1
 800734e:	d028      	beq.n	80073a2 <HAL_DAC_ConfigChannel+0xa6>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007350:	2b02      	cmp	r3, #2
 8007352:	d028      	beq.n	80073a6 <HAL_DAC_ConfigChannel+0xaa>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007354:	fab7 f387 	clz	r3, r7
 8007358:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800735a:	433b      	orrs	r3, r7
 800735c:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800735e:	6869      	ldr	r1, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007360:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007364:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007366:	4091      	lsls	r1, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007368:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800736a:	4333      	orrs	r3, r6
  hdac->Instance->MCR = tmpreg1;
 800736c:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800736e:	6803      	ldr	r3, [r0, #0]
 8007370:	ea23 0305 	bic.w	r3, r3, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007374:	f640 75fe 	movw	r5, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007378:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800737a:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 800737c:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800737e:	ea23 0305 	bic.w	r3, r3, r5
  hdac->State = HAL_DAC_STATE_READY;
 8007382:	2501      	movs	r5, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007384:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007386:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 8007388:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800738a:	fa01 f302 	lsl.w	r3, r1, r2
 800738e:	6802      	ldr	r2, [r0, #0]
  __HAL_UNLOCK(hdac);
 8007390:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007392:	ea22 0203 	bic.w	r2, r2, r3
 8007396:	6002      	str	r2, [r0, #0]
  return HAL_OK;
 8007398:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 800739a:	7125      	strb	r5, [r4, #4]
  __HAL_UNLOCK(hdac);
 800739c:	7161      	strb	r1, [r4, #5]
}
 800739e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 80073a2:	2300      	movs	r3, #0
 80073a4:	e7d9      	b.n	800735a <HAL_DAC_ConfigChannel+0x5e>
    connectOnChip = DAC_MCR_MODE1_0;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e7d7      	b.n	800735a <HAL_DAC_ConfigChannel+0x5e>
    tickstart = HAL_GetTick();
 80073aa:	f7fe fc99 	bl	8005ce0 <HAL_GetTick>
 80073ae:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 80073b0:	b9c6      	cbnz	r6, 80073e4 <HAL_DAC_ConfigChannel+0xe8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80073b2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 800743c <HAL_DAC_ConfigChannel+0x140>
 80073b6:	e004      	b.n	80073c2 <HAL_DAC_ConfigChannel+0xc6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80073b8:	f7fe fc92 	bl	8005ce0 <HAL_GetTick>
 80073bc:	1bc3      	subs	r3, r0, r7
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d834      	bhi.n	800742c <HAL_DAC_ConfigChannel+0x130>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80073c2:	6823      	ldr	r3, [r4, #0]
 80073c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073c6:	ea13 0f08 	tst.w	r3, r8
 80073ca:	d1f5      	bne.n	80073b8 <HAL_DAC_ConfigChannel+0xbc>
      HAL_Delay(1);
 80073cc:	2001      	movs	r0, #1
 80073ce:	f7fe fc8d 	bl	8005cec <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80073d2:	6820      	ldr	r0, [r4, #0]
 80073d4:	69ab      	ldr	r3, [r5, #24]
 80073d6:	6403      	str	r3, [r0, #64]	; 0x40
 80073d8:	e00e      	b.n	80073f8 <HAL_DAC_ConfigChannel+0xfc>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80073da:	f7fe fc81 	bl	8005ce0 <HAL_GetTick>
 80073de:	1bc3      	subs	r3, r0, r7
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d823      	bhi.n	800742c <HAL_DAC_ConfigChannel+0x130>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80073e4:	6823      	ldr	r3, [r4, #0]
 80073e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	dbf6      	blt.n	80073da <HAL_DAC_ConfigChannel+0xde>
      HAL_Delay(1U);
 80073ec:	2001      	movs	r0, #1
 80073ee:	f7fe fc7d 	bl	8005cec <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80073f2:	6820      	ldr	r0, [r4, #0]
 80073f4:	69ab      	ldr	r3, [r5, #24]
 80073f6:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80073f8:	f006 0210 	and.w	r2, r6, #16
 80073fc:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8007400:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8007402:	4091      	lsls	r1, r2
 8007404:	ea23 0301 	bic.w	r3, r3, r1
 8007408:	69e9      	ldr	r1, [r5, #28]
 800740a:	4091      	lsls	r1, r2
 800740c:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800740e:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007410:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007412:	4091      	lsls	r1, r2
 8007414:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007416:	ea23 0301 	bic.w	r3, r3, r1
 800741a:	6a29      	ldr	r1, [r5, #32]
 800741c:	4091      	lsls	r1, r2
 800741e:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007420:	6829      	ldr	r1, [r5, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007422:	64c3      	str	r3, [r0, #76]	; 0x4c
 8007424:	e77e      	b.n	8007324 <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8007426:	2002      	movs	r0, #2
}
 8007428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800742c:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800742e:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007430:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 8007434:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007436:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007438:	7122      	strb	r2, [r4, #4]
          return HAL_TIMEOUT;
 800743a:	e7b0      	b.n	800739e <HAL_DAC_ConfigChannel+0xa2>
 800743c:	20008000 	.word	0x20008000

08007440 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop

08007444 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007444:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007446:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8007448:	4620      	mov	r0, r4
 800744a:	f7ff fff9 	bl	8007440 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800744e:	2301      	movs	r3, #1
 8007450:	7123      	strb	r3, [r4, #4]
}
 8007452:	bd10      	pop	{r4, pc}

08007454 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop

08007458 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8007458:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800745a:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800745c:	f7ff fffa 	bl	8007454 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007460:	bd08      	pop	{r3, pc}
 8007462:	bf00      	nop

08007464 <HAL_DACEx_ErrorCallbackCh2>:
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop

08007468 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8007468:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800746a:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800746c:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800746e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007470:	f043 0304 	orr.w	r3, r3, #4
 8007474:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007476:	f7ff fff5 	bl	8007464 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800747a:	2301      	movs	r3, #1
 800747c:	7123      	strb	r3, [r4, #4]
}
 800747e:	bd10      	pop	{r4, pc}

08007480 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop

08007484 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007484:	6802      	ldr	r2, [r0, #0]
 8007486:	4b34      	ldr	r3, [pc, #208]	; (8007558 <DMA_CalcBaseAndBitshift+0xd4>)
 8007488:	4934      	ldr	r1, [pc, #208]	; (800755c <DMA_CalcBaseAndBitshift+0xd8>)
{
 800748a:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800748c:	4d34      	ldr	r5, [pc, #208]	; (8007560 <DMA_CalcBaseAndBitshift+0xdc>)
 800748e:	4c35      	ldr	r4, [pc, #212]	; (8007564 <DMA_CalcBaseAndBitshift+0xe0>)
 8007490:	42aa      	cmp	r2, r5
 8007492:	bf18      	it	ne
 8007494:	429a      	cmpne	r2, r3
 8007496:	bf0c      	ite	eq
 8007498:	2301      	moveq	r3, #1
 800749a:	2300      	movne	r3, #0
 800749c:	428a      	cmp	r2, r1
 800749e:	bf08      	it	eq
 80074a0:	f043 0301 	orreq.w	r3, r3, #1
 80074a4:	3130      	adds	r1, #48	; 0x30
 80074a6:	42a2      	cmp	r2, r4
 80074a8:	bf08      	it	eq
 80074aa:	f043 0301 	orreq.w	r3, r3, #1
 80074ae:	3430      	adds	r4, #48	; 0x30
 80074b0:	428a      	cmp	r2, r1
 80074b2:	bf08      	it	eq
 80074b4:	f043 0301 	orreq.w	r3, r3, #1
 80074b8:	3130      	adds	r1, #48	; 0x30
 80074ba:	42a2      	cmp	r2, r4
 80074bc:	bf08      	it	eq
 80074be:	f043 0301 	orreq.w	r3, r3, #1
 80074c2:	3430      	adds	r4, #48	; 0x30
 80074c4:	428a      	cmp	r2, r1
 80074c6:	bf08      	it	eq
 80074c8:	f043 0301 	orreq.w	r3, r3, #1
 80074cc:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80074d0:	42a2      	cmp	r2, r4
 80074d2:	bf08      	it	eq
 80074d4:	f043 0301 	orreq.w	r3, r3, #1
 80074d8:	f504 745c 	add.w	r4, r4, #880	; 0x370
 80074dc:	428a      	cmp	r2, r1
 80074de:	bf08      	it	eq
 80074e0:	f043 0301 	orreq.w	r3, r3, #1
 80074e4:	3130      	adds	r1, #48	; 0x30
 80074e6:	42a2      	cmp	r2, r4
 80074e8:	bf08      	it	eq
 80074ea:	f043 0301 	orreq.w	r3, r3, #1
 80074ee:	3430      	adds	r4, #48	; 0x30
 80074f0:	428a      	cmp	r2, r1
 80074f2:	bf08      	it	eq
 80074f4:	f043 0301 	orreq.w	r3, r3, #1
 80074f8:	3130      	adds	r1, #48	; 0x30
 80074fa:	42a2      	cmp	r2, r4
 80074fc:	bf08      	it	eq
 80074fe:	f043 0301 	orreq.w	r3, r3, #1
 8007502:	3430      	adds	r4, #48	; 0x30
 8007504:	428a      	cmp	r2, r1
 8007506:	bf08      	it	eq
 8007508:	f043 0301 	orreq.w	r3, r3, #1
 800750c:	3130      	adds	r1, #48	; 0x30
 800750e:	42a2      	cmp	r2, r4
 8007510:	bf08      	it	eq
 8007512:	f043 0301 	orreq.w	r3, r3, #1
 8007516:	428a      	cmp	r2, r1
 8007518:	bf08      	it	eq
 800751a:	f043 0301 	orreq.w	r3, r3, #1
 800751e:	b913      	cbnz	r3, 8007526 <DMA_CalcBaseAndBitshift+0xa2>
 8007520:	4b11      	ldr	r3, [pc, #68]	; (8007568 <DMA_CalcBaseAndBitshift+0xe4>)
 8007522:	429a      	cmp	r2, r3
 8007524:	d113      	bne.n	800754e <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007526:	b2d3      	uxtb	r3, r2
 8007528:	4910      	ldr	r1, [pc, #64]	; (800756c <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800752a:	4c11      	ldr	r4, [pc, #68]	; (8007570 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800752c:	3b10      	subs	r3, #16
 800752e:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8007532:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007534:	4b0f      	ldr	r3, [pc, #60]	; (8007574 <DMA_CalcBaseAndBitshift+0xf0>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007536:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800753a:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800753e:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007540:	bf88      	it	hi
 8007542:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007544:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007546:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8007548:	4618      	mov	r0, r3
 800754a:	bc30      	pop	{r4, r5}
 800754c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800754e:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8007552:	6583      	str	r3, [r0, #88]	; 0x58
 8007554:	e7f8      	b.n	8007548 <DMA_CalcBaseAndBitshift+0xc4>
 8007556:	bf00      	nop
 8007558:	40020010 	.word	0x40020010
 800755c:	40020040 	.word	0x40020040
 8007560:	40020028 	.word	0x40020028
 8007564:	40020058 	.word	0x40020058
 8007568:	400204b8 	.word	0x400204b8
 800756c:	aaaaaaab 	.word	0xaaaaaaab
 8007570:	0801a63c 	.word	0x0801a63c
 8007574:	fffffc00 	.word	0xfffffc00

08007578 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007578:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800757a:	4a29      	ldr	r2, [pc, #164]	; (8007620 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 800757c:	4929      	ldr	r1, [pc, #164]	; (8007624 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 800757e:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007580:	4d29      	ldr	r5, [pc, #164]	; (8007628 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8007582:	4c2a      	ldr	r4, [pc, #168]	; (800762c <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8007584:	42ab      	cmp	r3, r5
 8007586:	bf18      	it	ne
 8007588:	4293      	cmpne	r3, r2
 800758a:	bf0c      	ite	eq
 800758c:	2201      	moveq	r2, #1
 800758e:	2200      	movne	r2, #0
 8007590:	428b      	cmp	r3, r1
 8007592:	bf08      	it	eq
 8007594:	f042 0201 	orreq.w	r2, r2, #1
 8007598:	3128      	adds	r1, #40	; 0x28
 800759a:	42a3      	cmp	r3, r4
 800759c:	bf08      	it	eq
 800759e:	f042 0201 	orreq.w	r2, r2, #1
 80075a2:	3428      	adds	r4, #40	; 0x28
 80075a4:	428b      	cmp	r3, r1
 80075a6:	bf08      	it	eq
 80075a8:	f042 0201 	orreq.w	r2, r2, #1
 80075ac:	3128      	adds	r1, #40	; 0x28
 80075ae:	42a3      	cmp	r3, r4
 80075b0:	bf08      	it	eq
 80075b2:	f042 0201 	orreq.w	r2, r2, #1
 80075b6:	428b      	cmp	r3, r1
 80075b8:	bf08      	it	eq
 80075ba:	f042 0201 	orreq.w	r2, r2, #1
 80075be:	b912      	cbnz	r2, 80075c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 80075c0:	4a1b      	ldr	r2, [pc, #108]	; (8007630 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d113      	bne.n	80075ee <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	4c1a      	ldr	r4, [pc, #104]	; (8007634 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80075ca:	4a1b      	ldr	r2, [pc, #108]	; (8007638 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80075cc:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80075ce:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80075d0:	4d1a      	ldr	r5, [pc, #104]	; (800763c <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80075d2:	fba4 4303 	umull	r4, r3, r4, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80075d6:	6645      	str	r5, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80075d8:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80075dc:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80075e0:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80075e2:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80075e6:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80075e8:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80075ea:	bc30      	pop	{r4, r5}
 80075ec:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80075ee:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80075f0:	4913      	ldr	r1, [pc, #76]	; (8007640 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80075f2:	4c14      	ldr	r4, [pc, #80]	; (8007644 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80075f4:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80075f6:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80075f8:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80075fa:	fba4 2302 	umull	r2, r3, r4, r2
 80075fe:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007602:	d800      	bhi.n	8007606 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8007604:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007606:	4a10      	ldr	r2, [pc, #64]	; (8007648 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007608:	f003 051f 	and.w	r5, r3, #31
 800760c:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800760e:	4c0f      	ldr	r4, [pc, #60]	; (800764c <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007610:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007612:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007614:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007616:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007618:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800761a:	6602      	str	r2, [r0, #96]	; 0x60
}
 800761c:	e7e5      	b.n	80075ea <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
 800761e:	bf00      	nop
 8007620:	58025408 	.word	0x58025408
 8007624:	58025430 	.word	0x58025430
 8007628:	5802541c 	.word	0x5802541c
 800762c:	58025444 	.word	0x58025444
 8007630:	58025494 	.word	0x58025494
 8007634:	cccccccd 	.word	0xcccccccd
 8007638:	16009600 	.word	0x16009600
 800763c:	58025880 	.word	0x58025880
 8007640:	bffdfbf0 	.word	0xbffdfbf0
 8007644:	aaaaaaab 	.word	0xaaaaaaab
 8007648:	10008200 	.word	0x10008200
 800764c:	40020880 	.word	0x40020880

08007650 <HAL_DMA_Init>:
{
 8007650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007652:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8007654:	f7fe fb44 	bl	8005ce0 <HAL_GetTick>
  if(hdma == NULL)
 8007658:	2c00      	cmp	r4, #0
 800765a:	f000 8177 	beq.w	800794c <HAL_DMA_Init+0x2fc>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800765e:	6823      	ldr	r3, [r4, #0]
 8007660:	4605      	mov	r5, r0
 8007662:	4a92      	ldr	r2, [pc, #584]	; (80078ac <HAL_DMA_Init+0x25c>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d048      	beq.n	80076fa <HAL_DMA_Init+0xaa>
 8007668:	3218      	adds	r2, #24
 800766a:	4293      	cmp	r3, r2
 800766c:	d045      	beq.n	80076fa <HAL_DMA_Init+0xaa>
 800766e:	3230      	adds	r2, #48	; 0x30
 8007670:	498f      	ldr	r1, [pc, #572]	; (80078b0 <HAL_DMA_Init+0x260>)
 8007672:	428b      	cmp	r3, r1
 8007674:	bf18      	it	ne
 8007676:	4293      	cmpne	r3, r2
 8007678:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800767c:	bf0c      	ite	eq
 800767e:	2201      	moveq	r2, #1
 8007680:	2200      	movne	r2, #0
 8007682:	428b      	cmp	r3, r1
 8007684:	bf08      	it	eq
 8007686:	f042 0201 	orreq.w	r2, r2, #1
 800768a:	3118      	adds	r1, #24
 800768c:	428b      	cmp	r3, r1
 800768e:	bf08      	it	eq
 8007690:	f042 0201 	orreq.w	r2, r2, #1
 8007694:	3118      	adds	r1, #24
 8007696:	428b      	cmp	r3, r1
 8007698:	bf08      	it	eq
 800769a:	f042 0201 	orreq.w	r2, r2, #1
 800769e:	3118      	adds	r1, #24
 80076a0:	428b      	cmp	r3, r1
 80076a2:	bf08      	it	eq
 80076a4:	f042 0201 	orreq.w	r2, r2, #1
 80076a8:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80076ac:	428b      	cmp	r3, r1
 80076ae:	bf08      	it	eq
 80076b0:	f042 0201 	orreq.w	r2, r2, #1
 80076b4:	3118      	adds	r1, #24
 80076b6:	428b      	cmp	r3, r1
 80076b8:	bf08      	it	eq
 80076ba:	f042 0201 	orreq.w	r2, r2, #1
 80076be:	3118      	adds	r1, #24
 80076c0:	428b      	cmp	r3, r1
 80076c2:	bf08      	it	eq
 80076c4:	f042 0201 	orreq.w	r2, r2, #1
 80076c8:	3118      	adds	r1, #24
 80076ca:	428b      	cmp	r3, r1
 80076cc:	bf08      	it	eq
 80076ce:	f042 0201 	orreq.w	r2, r2, #1
 80076d2:	3118      	adds	r1, #24
 80076d4:	428b      	cmp	r3, r1
 80076d6:	bf08      	it	eq
 80076d8:	f042 0201 	orreq.w	r2, r2, #1
 80076dc:	3118      	adds	r1, #24
 80076de:	428b      	cmp	r3, r1
 80076e0:	bf08      	it	eq
 80076e2:	f042 0201 	orreq.w	r2, r2, #1
 80076e6:	3118      	adds	r1, #24
 80076e8:	428b      	cmp	r3, r1
 80076ea:	bf08      	it	eq
 80076ec:	f042 0201 	orreq.w	r2, r2, #1
 80076f0:	b91a      	cbnz	r2, 80076fa <HAL_DMA_Init+0xaa>
 80076f2:	4a70      	ldr	r2, [pc, #448]	; (80078b4 <HAL_DMA_Init+0x264>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	f040 8198 	bne.w	8007a2a <HAL_DMA_Init+0x3da>
    __HAL_UNLOCK(hdma);
 80076fa:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80076fc:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 80076fe:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8007702:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	f022 0201 	bic.w	r2, r2, #1
 800770c:	601a      	str	r2, [r3, #0]
 800770e:	e006      	b.n	800771e <HAL_DMA_Init+0xce>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007710:	f7fe fae6 	bl	8005ce0 <HAL_GetTick>
 8007714:	1b43      	subs	r3, r0, r5
 8007716:	2b05      	cmp	r3, #5
 8007718:	f200 80ff 	bhi.w	800791a <HAL_DMA_Init+0x2ca>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800771c:	6823      	ldr	r3, [r4, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	07d6      	lsls	r6, r2, #31
 8007722:	d4f5      	bmi.n	8007710 <HAL_DMA_Init+0xc0>
    registerValue |=  hdma->Init.Direction           |
 8007724:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007728:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 800772a:	432a      	orrs	r2, r5
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800772c:	69a1      	ldr	r1, [r4, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800772e:	681d      	ldr	r5, [r3, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007730:	4302      	orrs	r2, r0
 8007732:	6960      	ldr	r0, [r4, #20]
 8007734:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007736:	69e0      	ldr	r0, [r4, #28]
 8007738:	430a      	orrs	r2, r1
 800773a:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800773c:	485e      	ldr	r0, [pc, #376]	; (80078b8 <HAL_DMA_Init+0x268>)
 800773e:	4028      	ands	r0, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8007740:	6a25      	ldr	r5, [r4, #32]
 8007742:	432a      	orrs	r2, r5
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007744:	4d5d      	ldr	r5, [pc, #372]	; (80078bc <HAL_DMA_Init+0x26c>)
    registerValue |=  hdma->Init.Direction           |
 8007746:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007748:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800774a:	2804      	cmp	r0, #4
 800774c:	f000 8100 	beq.w	8007950 <HAL_DMA_Init+0x300>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007750:	682e      	ldr	r6, [r5, #0]
 8007752:	4d5b      	ldr	r5, [pc, #364]	; (80078c0 <HAL_DMA_Init+0x270>)
 8007754:	4035      	ands	r5, r6
 8007756:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 800775a:	f080 80bb 	bcs.w	80078d4 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800775e:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007760:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007762:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8007766:	4302      	orrs	r2, r0
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007768:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800776a:	4620      	mov	r0, r4
 800776c:	f7ff fe8a 	bl	8007484 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007770:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007772:	233f      	movs	r3, #63	; 0x3f
 8007774:	f002 021f 	and.w	r2, r2, #31
 8007778:	4093      	lsls	r3, r2
 800777a:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800777c:	6822      	ldr	r2, [r4, #0]
 800777e:	4b4b      	ldr	r3, [pc, #300]	; (80078ac <HAL_DMA_Init+0x25c>)
 8007780:	4850      	ldr	r0, [pc, #320]	; (80078c4 <HAL_DMA_Init+0x274>)
 8007782:	494b      	ldr	r1, [pc, #300]	; (80078b0 <HAL_DMA_Init+0x260>)
 8007784:	4282      	cmp	r2, r0
 8007786:	bf18      	it	ne
 8007788:	429a      	cmpne	r2, r3
 800778a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 800778e:	bf0c      	ite	eq
 8007790:	2301      	moveq	r3, #1
 8007792:	2300      	movne	r3, #0
 8007794:	428a      	cmp	r2, r1
 8007796:	bf08      	it	eq
 8007798:	f043 0301 	orreq.w	r3, r3, #1
 800779c:	3130      	adds	r1, #48	; 0x30
 800779e:	4282      	cmp	r2, r0
 80077a0:	bf08      	it	eq
 80077a2:	f043 0301 	orreq.w	r3, r3, #1
 80077a6:	3030      	adds	r0, #48	; 0x30
 80077a8:	428a      	cmp	r2, r1
 80077aa:	bf08      	it	eq
 80077ac:	f043 0301 	orreq.w	r3, r3, #1
 80077b0:	3130      	adds	r1, #48	; 0x30
 80077b2:	4282      	cmp	r2, r0
 80077b4:	bf08      	it	eq
 80077b6:	f043 0301 	orreq.w	r3, r3, #1
 80077ba:	3030      	adds	r0, #48	; 0x30
 80077bc:	428a      	cmp	r2, r1
 80077be:	bf08      	it	eq
 80077c0:	f043 0301 	orreq.w	r3, r3, #1
 80077c4:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80077c8:	4282      	cmp	r2, r0
 80077ca:	bf08      	it	eq
 80077cc:	f043 0301 	orreq.w	r3, r3, #1
 80077d0:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80077d4:	428a      	cmp	r2, r1
 80077d6:	bf08      	it	eq
 80077d8:	f043 0301 	orreq.w	r3, r3, #1
 80077dc:	3130      	adds	r1, #48	; 0x30
 80077de:	4282      	cmp	r2, r0
 80077e0:	bf08      	it	eq
 80077e2:	f043 0301 	orreq.w	r3, r3, #1
 80077e6:	3030      	adds	r0, #48	; 0x30
 80077e8:	428a      	cmp	r2, r1
 80077ea:	bf08      	it	eq
 80077ec:	f043 0301 	orreq.w	r3, r3, #1
 80077f0:	3130      	adds	r1, #48	; 0x30
 80077f2:	4282      	cmp	r2, r0
 80077f4:	bf08      	it	eq
 80077f6:	f043 0301 	orreq.w	r3, r3, #1
 80077fa:	3030      	adds	r0, #48	; 0x30
 80077fc:	428a      	cmp	r2, r1
 80077fe:	bf08      	it	eq
 8007800:	f043 0301 	orreq.w	r3, r3, #1
 8007804:	3130      	adds	r1, #48	; 0x30
 8007806:	4282      	cmp	r2, r0
 8007808:	bf08      	it	eq
 800780a:	f043 0301 	orreq.w	r3, r3, #1
 800780e:	3030      	adds	r0, #48	; 0x30
 8007810:	428a      	cmp	r2, r1
 8007812:	bf08      	it	eq
 8007814:	f043 0301 	orreq.w	r3, r3, #1
 8007818:	492b      	ldr	r1, [pc, #172]	; (80078c8 <HAL_DMA_Init+0x278>)
 800781a:	4282      	cmp	r2, r0
 800781c:	bf08      	it	eq
 800781e:	f043 0301 	orreq.w	r3, r3, #1
 8007822:	482a      	ldr	r0, [pc, #168]	; (80078cc <HAL_DMA_Init+0x27c>)
 8007824:	428a      	cmp	r2, r1
 8007826:	bf08      	it	eq
 8007828:	f043 0301 	orreq.w	r3, r3, #1
 800782c:	3128      	adds	r1, #40	; 0x28
 800782e:	4282      	cmp	r2, r0
 8007830:	bf08      	it	eq
 8007832:	f043 0301 	orreq.w	r3, r3, #1
 8007836:	3028      	adds	r0, #40	; 0x28
 8007838:	428a      	cmp	r2, r1
 800783a:	bf08      	it	eq
 800783c:	f043 0301 	orreq.w	r3, r3, #1
 8007840:	3128      	adds	r1, #40	; 0x28
 8007842:	4282      	cmp	r2, r0
 8007844:	bf08      	it	eq
 8007846:	f043 0301 	orreq.w	r3, r3, #1
 800784a:	3028      	adds	r0, #40	; 0x28
 800784c:	428a      	cmp	r2, r1
 800784e:	bf08      	it	eq
 8007850:	f043 0301 	orreq.w	r3, r3, #1
 8007854:	3128      	adds	r1, #40	; 0x28
 8007856:	4282      	cmp	r2, r0
 8007858:	bf08      	it	eq
 800785a:	f043 0301 	orreq.w	r3, r3, #1
 800785e:	428a      	cmp	r2, r1
 8007860:	bf08      	it	eq
 8007862:	f043 0301 	orreq.w	r3, r3, #1
 8007866:	b913      	cbnz	r3, 800786e <HAL_DMA_Init+0x21e>
 8007868:	4b19      	ldr	r3, [pc, #100]	; (80078d0 <HAL_DMA_Init+0x280>)
 800786a:	429a      	cmp	r2, r3
 800786c:	d118      	bne.n	80078a0 <HAL_DMA_Init+0x250>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800786e:	4620      	mov	r0, r4
 8007870:	f7ff fe82 	bl	8007578 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007874:	68a3      	ldr	r3, [r4, #8]
 8007876:	2b80      	cmp	r3, #128	; 0x80
 8007878:	d05c      	beq.n	8007934 <HAL_DMA_Init+0x2e4>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800787a:	6863      	ldr	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800787c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800787e:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007880:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007882:	e9d4 5118 	ldrd	r5, r1, [r4, #96]	; 0x60
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007886:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007888:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800788a:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800788c:	d859      	bhi.n	8007942 <HAL_DMA_Init+0x2f2>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800788e:	1e50      	subs	r0, r2, #1
 8007890:	2807      	cmp	r0, #7
 8007892:	d96e      	bls.n	8007972 <HAL_DMA_Init+0x322>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007894:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8007896:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800789a:	2000      	movs	r0, #0
 800789c:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800789e:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078a0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80078a2:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078a4:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80078a6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80078aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078ac:	40020010 	.word	0x40020010
 80078b0:	40020040 	.word	0x40020040
 80078b4:	400204b8 	.word	0x400204b8
 80078b8:	fe10803f 	.word	0xfe10803f
 80078bc:	5c001000 	.word	0x5c001000
 80078c0:	ffff0000 	.word	0xffff0000
 80078c4:	40020028 	.word	0x40020028
 80078c8:	58025408 	.word	0x58025408
 80078cc:	5802541c 	.word	0x5802541c
 80078d0:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80078d4:	6865      	ldr	r5, [r4, #4]
 80078d6:	f1a5 0629 	sub.w	r6, r5, #41	; 0x29
 80078da:	2e1f      	cmp	r6, #31
 80078dc:	d924      	bls.n	8007928 <HAL_DMA_Init+0x2d8>
 80078de:	3d4f      	subs	r5, #79	; 0x4f
 80078e0:	2d03      	cmp	r5, #3
 80078e2:	d801      	bhi.n	80078e8 <HAL_DMA_Init+0x298>
        registerValue |= DMA_SxCR_TRBUFF;
 80078e4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80078e8:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80078ea:	2804      	cmp	r0, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80078ec:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80078ee:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 80078f2:	ea42 0200 	orr.w	r2, r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80078f6:	f47f af37 	bne.w	8007768 <HAL_DMA_Init+0x118>
 80078fa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80078fc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80078fe:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007900:	2d00      	cmp	r5, #0
 8007902:	f43f af31 	beq.w	8007768 <HAL_DMA_Init+0x118>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007906:	2900      	cmp	r1, #0
 8007908:	d169      	bne.n	80079de <HAL_DMA_Init+0x38e>
    switch (hdma->Init.FIFOThreshold)
 800790a:	2801      	cmp	r0, #1
 800790c:	f000 8088 	beq.w	8007a20 <HAL_DMA_Init+0x3d0>
 8007910:	f030 0102 	bics.w	r1, r0, #2
 8007914:	f47f af28 	bne.w	8007768 <HAL_DMA_Init+0x118>
 8007918:	e069      	b.n	80079ee <HAL_DMA_Init+0x39e>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800791a:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800791c:	2303      	movs	r3, #3
        return HAL_ERROR;
 800791e:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007920:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8007922:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007928:	4d73      	ldr	r5, [pc, #460]	; (8007af8 <HAL_DMA_Init+0x4a8>)
 800792a:	fa25 f606 	lsr.w	r6, r5, r6
 800792e:	07f5      	lsls	r5, r6, #31
 8007930:	d5da      	bpl.n	80078e8 <HAL_DMA_Init+0x298>
 8007932:	e7d7      	b.n	80078e4 <HAL_DMA_Init+0x294>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007934:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007936:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8007938:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800793c:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800793e:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007940:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8007942:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8007944:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007948:	6763      	str	r3, [r4, #116]	; 0x74
 800794a:	e7a9      	b.n	80078a0 <HAL_DMA_Init+0x250>
    return HAL_ERROR;
 800794c:	2001      	movs	r0, #1
}
 800794e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007950:	682f      	ldr	r7, [r5, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007952:	e9d4 560b 	ldrd	r5, r6, [r4, #44]	; 0x2c
 8007956:	432e      	orrs	r6, r5
 8007958:	4332      	orrs	r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800795a:	4e68      	ldr	r6, [pc, #416]	; (8007afc <HAL_DMA_Init+0x4ac>)
 800795c:	403e      	ands	r6, r7
 800795e:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8007962:	d2b7      	bcs.n	80078d4 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007964:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007966:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007968:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 800796c:	f042 0204 	orr.w	r2, r2, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007970:	e7c4      	b.n	80078fc <HAL_DMA_Init+0x2ac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007972:	6821      	ldr	r1, [r4, #0]
 8007974:	4b62      	ldr	r3, [pc, #392]	; (8007b00 <HAL_DMA_Init+0x4b0>)
 8007976:	4d63      	ldr	r5, [pc, #396]	; (8007b04 <HAL_DMA_Init+0x4b4>)
 8007978:	42a9      	cmp	r1, r5
 800797a:	bf18      	it	ne
 800797c:	4299      	cmpne	r1, r3
 800797e:	f105 0514 	add.w	r5, r5, #20
 8007982:	bf0c      	ite	eq
 8007984:	2301      	moveq	r3, #1
 8007986:	2300      	movne	r3, #0
 8007988:	42a9      	cmp	r1, r5
 800798a:	bf08      	it	eq
 800798c:	f043 0301 	orreq.w	r3, r3, #1
 8007990:	3514      	adds	r5, #20
 8007992:	42a9      	cmp	r1, r5
 8007994:	bf08      	it	eq
 8007996:	f043 0301 	orreq.w	r3, r3, #1
 800799a:	3514      	adds	r5, #20
 800799c:	42a9      	cmp	r1, r5
 800799e:	bf08      	it	eq
 80079a0:	f043 0301 	orreq.w	r3, r3, #1
 80079a4:	3514      	adds	r5, #20
 80079a6:	42a9      	cmp	r1, r5
 80079a8:	bf08      	it	eq
 80079aa:	f043 0301 	orreq.w	r3, r3, #1
 80079ae:	3514      	adds	r5, #20
 80079b0:	42a9      	cmp	r1, r5
 80079b2:	bf08      	it	eq
 80079b4:	f043 0301 	orreq.w	r3, r3, #1
 80079b8:	b93b      	cbnz	r3, 80079ca <HAL_DMA_Init+0x37a>
 80079ba:	4b53      	ldr	r3, [pc, #332]	; (8007b08 <HAL_DMA_Init+0x4b8>)
 80079bc:	4299      	cmp	r1, r3
 80079be:	d004      	beq.n	80079ca <HAL_DMA_Init+0x37a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079c0:	4b52      	ldr	r3, [pc, #328]	; (8007b0c <HAL_DMA_Init+0x4bc>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80079c2:	4953      	ldr	r1, [pc, #332]	; (8007b10 <HAL_DMA_Init+0x4c0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079c4:	4413      	add	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80079c8:	e003      	b.n	80079d2 <HAL_DMA_Init+0x382>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80079ca:	4b52      	ldr	r3, [pc, #328]	; (8007b14 <HAL_DMA_Init+0x4c4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80079cc:	4952      	ldr	r1, [pc, #328]	; (8007b18 <HAL_DMA_Init+0x4c8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80079ce:	4413      	add	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80079d2:	2201      	movs	r2, #1
 80079d4:	4082      	lsls	r2, r0
 80079d6:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 80079da:	6762      	str	r2, [r4, #116]	; 0x74
 80079dc:	e75d      	b.n	800789a <HAL_DMA_Init+0x24a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80079de:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80079e2:	d00e      	beq.n	8007a02 <HAL_DMA_Init+0x3b2>
    switch (hdma->Init.FIFOThreshold)
 80079e4:	2802      	cmp	r0, #2
 80079e6:	d905      	bls.n	80079f4 <HAL_DMA_Init+0x3a4>
 80079e8:	2803      	cmp	r0, #3
 80079ea:	f47f aebd 	bne.w	8007768 <HAL_DMA_Init+0x118>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80079ee:	01e9      	lsls	r1, r5, #7
 80079f0:	f57f aeba 	bpl.w	8007768 <HAL_DMA_Init+0x118>
          hdma->State = HAL_DMA_STATE_READY;
 80079f4:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80079f6:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80079f8:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80079fa:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80079fc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 8007a02:	2803      	cmp	r0, #3
 8007a04:	f63f aeb0 	bhi.w	8007768 <HAL_DMA_Init+0x118>
 8007a08:	a101      	add	r1, pc, #4	; (adr r1, 8007a10 <HAL_DMA_Init+0x3c0>)
 8007a0a:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8007a0e:	bf00      	nop
 8007a10:	080079f5 	.word	0x080079f5
 8007a14:	080079ef 	.word	0x080079ef
 8007a18:	080079f5 	.word	0x080079f5
 8007a1c:	08007a21 	.word	0x08007a21
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007a20:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8007a24:	f47f aea0 	bne.w	8007768 <HAL_DMA_Init+0x118>
 8007a28:	e7e4      	b.n	80079f4 <HAL_DMA_Init+0x3a4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007a2a:	4a35      	ldr	r2, [pc, #212]	; (8007b00 <HAL_DMA_Init+0x4b0>)
 8007a2c:	4835      	ldr	r0, [pc, #212]	; (8007b04 <HAL_DMA_Init+0x4b4>)
 8007a2e:	493b      	ldr	r1, [pc, #236]	; (8007b1c <HAL_DMA_Init+0x4cc>)
 8007a30:	4283      	cmp	r3, r0
 8007a32:	bf18      	it	ne
 8007a34:	4293      	cmpne	r3, r2
 8007a36:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8007a3a:	bf0c      	ite	eq
 8007a3c:	2201      	moveq	r2, #1
 8007a3e:	2200      	movne	r2, #0
 8007a40:	428b      	cmp	r3, r1
 8007a42:	bf08      	it	eq
 8007a44:	f042 0201 	orreq.w	r2, r2, #1
 8007a48:	3128      	adds	r1, #40	; 0x28
 8007a4a:	4283      	cmp	r3, r0
 8007a4c:	bf08      	it	eq
 8007a4e:	f042 0201 	orreq.w	r2, r2, #1
 8007a52:	3028      	adds	r0, #40	; 0x28
 8007a54:	428b      	cmp	r3, r1
 8007a56:	bf08      	it	eq
 8007a58:	f042 0201 	orreq.w	r2, r2, #1
 8007a5c:	3128      	adds	r1, #40	; 0x28
 8007a5e:	4283      	cmp	r3, r0
 8007a60:	bf08      	it	eq
 8007a62:	f042 0201 	orreq.w	r2, r2, #1
 8007a66:	428b      	cmp	r3, r1
 8007a68:	bf08      	it	eq
 8007a6a:	f042 0201 	orreq.w	r2, r2, #1
 8007a6e:	b912      	cbnz	r2, 8007a76 <HAL_DMA_Init+0x426>
 8007a70:	4a25      	ldr	r2, [pc, #148]	; (8007b08 <HAL_DMA_Init+0x4b8>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d138      	bne.n	8007ae8 <HAL_DMA_Init+0x498>
    __HAL_UNLOCK(hdma);
 8007a76:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a78:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007a7a:	4d29      	ldr	r5, [pc, #164]	; (8007b20 <HAL_DMA_Init+0x4d0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a7c:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8007a80:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007a84:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007a86:	4015      	ands	r5, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007a88:	68a2      	ldr	r2, [r4, #8]
 8007a8a:	2a40      	cmp	r2, #64	; 0x40
 8007a8c:	d02a      	beq.n	8007ae4 <HAL_DMA_Init+0x494>
 8007a8e:	2a80      	cmp	r2, #128	; 0x80
 8007a90:	bf0c      	ite	eq
 8007a92:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
 8007a96:	2000      	movne	r0, #0
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007a98:	6a26      	ldr	r6, [r4, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007a9a:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8007a9e:	08d2      	lsrs	r2, r2, #3
 8007aa0:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007aa4:	6961      	ldr	r1, [r4, #20]
 8007aa6:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007aaa:	69a1      	ldr	r1, [r4, #24]
 8007aac:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007ab0:	69e1      	ldr	r1, [r4, #28]
 8007ab2:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007ab6:	491b      	ldr	r1, [pc, #108]	; (8007b24 <HAL_DMA_Init+0x4d4>)
 8007ab8:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8007abc:	4419      	add	r1, r3
 8007abe:	432a      	orrs	r2, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007ac0:	4302      	orrs	r2, r0
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007ac2:	4819      	ldr	r0, [pc, #100]	; (8007b28 <HAL_DMA_Init+0x4d8>)
 8007ac4:	fba0 0101 	umull	r0, r1, r0, r1
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ac8:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007aca:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007acc:	090b      	lsrs	r3, r1, #4
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ad2:	f7ff fcd7 	bl	8007484 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007ad6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007ad8:	2301      	movs	r3, #1
 8007ada:	f002 021f 	and.w	r2, r2, #31
 8007ade:	4093      	lsls	r3, r2
 8007ae0:	6043      	str	r3, [r0, #4]
 8007ae2:	e64b      	b.n	800777c <HAL_DMA_Init+0x12c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007ae4:	2010      	movs	r0, #16
 8007ae6:	e7d7      	b.n	8007a98 <HAL_DMA_Init+0x448>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007ae8:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007aea:	2303      	movs	r3, #3
    return HAL_ERROR;
 8007aec:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007aee:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007af0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007af6:	bf00      	nop
 8007af8:	c3c0003f 	.word	0xc3c0003f
 8007afc:	ffff0000 	.word	0xffff0000
 8007b00:	58025408 	.word	0x58025408
 8007b04:	5802541c 	.word	0x5802541c
 8007b08:	58025494 	.word	0x58025494
 8007b0c:	1000823f 	.word	0x1000823f
 8007b10:	40020940 	.word	0x40020940
 8007b14:	1600963f 	.word	0x1600963f
 8007b18:	58025940 	.word	0x58025940
 8007b1c:	58025430 	.word	0x58025430
 8007b20:	fffe000f 	.word	0xfffe000f
 8007b24:	a7fdabf8 	.word	0xa7fdabf8
 8007b28:	cccccccd 	.word	0xcccccccd

08007b2c <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	f000 8177 	beq.w	8007e20 <HAL_DMA_Start_IT+0x2f4>
 8007b32:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8007b34:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8007b38:	2801      	cmp	r0, #1
 8007b3a:	f000 8173 	beq.w	8007e24 <HAL_DMA_Start_IT+0x2f8>
 8007b3e:	2001      	movs	r0, #1
{
 8007b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8007b44:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 8007b48:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8007b4c:	4284      	cmp	r4, r0
 8007b4e:	d008      	beq.n	8007b62 <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007b50:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8007b54:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007b56:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8007b5a:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8007b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b62:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8007b64:	f8dc 4000 	ldr.w	r4, [ip]
 8007b68:	4d53      	ldr	r5, [pc, #332]	; (8007cb8 <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b6a:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b6e:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8007b70:	4e52      	ldr	r6, [pc, #328]	; (8007cbc <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b72:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8007b76:	4852      	ldr	r0, [pc, #328]	; (8007cc0 <HAL_DMA_Start_IT+0x194>)
 8007b78:	42ac      	cmp	r4, r5
 8007b7a:	bf18      	it	ne
 8007b7c:	4284      	cmpne	r4, r0
 8007b7e:	f105 0518 	add.w	r5, r5, #24
 8007b82:	bf0c      	ite	eq
 8007b84:	2001      	moveq	r0, #1
 8007b86:	2000      	movne	r0, #0
 8007b88:	42ac      	cmp	r4, r5
 8007b8a:	bf08      	it	eq
 8007b8c:	f040 0001 	orreq.w	r0, r0, #1
 8007b90:	3518      	adds	r5, #24
 8007b92:	42ac      	cmp	r4, r5
 8007b94:	bf08      	it	eq
 8007b96:	f040 0001 	orreq.w	r0, r0, #1
 8007b9a:	3518      	adds	r5, #24
 8007b9c:	42ac      	cmp	r4, r5
 8007b9e:	bf08      	it	eq
 8007ba0:	f040 0001 	orreq.w	r0, r0, #1
 8007ba4:	3518      	adds	r5, #24
 8007ba6:	42ac      	cmp	r4, r5
 8007ba8:	bf08      	it	eq
 8007baa:	f040 0001 	orreq.w	r0, r0, #1
 8007bae:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8007bb2:	42ac      	cmp	r4, r5
 8007bb4:	bf08      	it	eq
 8007bb6:	f040 0001 	orreq.w	r0, r0, #1
 8007bba:	3518      	adds	r5, #24
 8007bbc:	42ac      	cmp	r4, r5
 8007bbe:	bf08      	it	eq
 8007bc0:	f040 0001 	orreq.w	r0, r0, #1
 8007bc4:	3518      	adds	r5, #24
 8007bc6:	42ac      	cmp	r4, r5
 8007bc8:	bf08      	it	eq
 8007bca:	f040 0001 	orreq.w	r0, r0, #1
 8007bce:	3518      	adds	r5, #24
 8007bd0:	42ac      	cmp	r4, r5
 8007bd2:	bf08      	it	eq
 8007bd4:	f040 0001 	orreq.w	r0, r0, #1
 8007bd8:	3518      	adds	r5, #24
 8007bda:	42ac      	cmp	r4, r5
 8007bdc:	bf08      	it	eq
 8007bde:	f040 0001 	orreq.w	r0, r0, #1
 8007be2:	3518      	adds	r5, #24
 8007be4:	42ac      	cmp	r4, r5
 8007be6:	bf08      	it	eq
 8007be8:	f040 0001 	orreq.w	r0, r0, #1
 8007bec:	3518      	adds	r5, #24
 8007bee:	42ac      	cmp	r4, r5
 8007bf0:	bf08      	it	eq
 8007bf2:	f040 0001 	orreq.w	r0, r0, #1
 8007bf6:	3518      	adds	r5, #24
 8007bf8:	42ac      	cmp	r4, r5
 8007bfa:	bf14      	ite	ne
 8007bfc:	4681      	movne	r9, r0
 8007bfe:	f040 0901 	orreq.w	r9, r0, #1
 8007c02:	f5a5 6592 	sub.w	r5, r5, #1168	; 0x490
 8007c06:	42ac      	cmp	r4, r5
 8007c08:	bf18      	it	ne
 8007c0a:	42b4      	cmpne	r4, r6
 8007c0c:	bf0c      	ite	eq
 8007c0e:	2501      	moveq	r5, #1
 8007c10:	2500      	movne	r5, #0
 8007c12:	d002      	beq.n	8007c1a <HAL_DMA_Start_IT+0xee>
 8007c14:	f1b9 0f00 	cmp.w	r9, #0
 8007c18:	d054      	beq.n	8007cc4 <HAL_DMA_Start_IT+0x198>
 8007c1a:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c1c:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8007c20:	f026 0601 	bic.w	r6, r6, #1
 8007c24:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007c26:	2d00      	cmp	r5, #0
 8007c28:	d078      	beq.n	8007d1c <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c2a:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8007c2e:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8007c30:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8007c34:	b117      	cbz	r7, 8007c3c <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c36:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 8007c3a:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007c3c:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 8007c40:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8007c44:	f006 081f 	and.w	r8, r6, #31
 8007c48:	fa0e fe08 	lsl.w	lr, lr, r8
 8007c4c:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007c50:	6826      	ldr	r6, [r4, #0]
 8007c52:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 8007c56:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007c58:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007c5a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8007c5e:	2b40      	cmp	r3, #64	; 0x40
 8007c60:	f000 80e2 	beq.w	8007e28 <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007c64:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007c66:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007c68:	b91d      	cbnz	r5, 8007c72 <HAL_DMA_Start_IT+0x146>
 8007c6a:	f1b9 0f00 	cmp.w	r9, #0
 8007c6e:	f000 80e1 	beq.w	8007e34 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007c72:	6823      	ldr	r3, [r4, #0]
 8007c74:	f023 031e 	bic.w	r3, r3, #30
 8007c78:	f043 0316 	orr.w	r3, r3, #22
 8007c7c:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8007c7e:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8007c82:	b11b      	cbz	r3, 8007c8c <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007c84:	6823      	ldr	r3, [r4, #0]
 8007c86:	f043 0308 	orr.w	r3, r3, #8
 8007c8a:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007c8c:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	03d2      	lsls	r2, r2, #15
 8007c94:	d503      	bpl.n	8007c9e <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c9c:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8007c9e:	b11f      	cbz	r7, 8007ca8 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ca6:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 8007ca8:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007caa:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8007cac:	f043 0301 	orr.w	r3, r3, #1
 8007cb0:	6023      	str	r3, [r4, #0]
}
 8007cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb6:	bf00      	nop
 8007cb8:	40020058 	.word	0x40020058
 8007cbc:	40020010 	.word	0x40020010
 8007cc0:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007cc4:	4f61      	ldr	r7, [pc, #388]	; (8007e4c <HAL_DMA_Start_IT+0x320>)
 8007cc6:	4e62      	ldr	r6, [pc, #392]	; (8007e50 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007cc8:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ccc:	42b4      	cmp	r4, r6
 8007cce:	bf18      	it	ne
 8007cd0:	42bc      	cmpne	r4, r7
 8007cd2:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8007cd6:	bf0c      	ite	eq
 8007cd8:	2701      	moveq	r7, #1
 8007cda:	2700      	movne	r7, #0
 8007cdc:	42b4      	cmp	r4, r6
 8007cde:	bf08      	it	eq
 8007ce0:	f047 0701 	orreq.w	r7, r7, #1
 8007ce4:	3614      	adds	r6, #20
 8007ce6:	42b4      	cmp	r4, r6
 8007ce8:	bf08      	it	eq
 8007cea:	f047 0701 	orreq.w	r7, r7, #1
 8007cee:	3614      	adds	r6, #20
 8007cf0:	42b4      	cmp	r4, r6
 8007cf2:	bf08      	it	eq
 8007cf4:	f047 0701 	orreq.w	r7, r7, #1
 8007cf8:	3614      	adds	r6, #20
 8007cfa:	42b4      	cmp	r4, r6
 8007cfc:	bf08      	it	eq
 8007cfe:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8007d02:	6826      	ldr	r6, [r4, #0]
 8007d04:	f026 0601 	bic.w	r6, r6, #1
 8007d08:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007d0a:	4e52      	ldr	r6, [pc, #328]	; (8007e54 <HAL_DMA_Start_IT+0x328>)
 8007d0c:	42b4      	cmp	r4, r6
 8007d0e:	bf08      	it	eq
 8007d10:	f047 0701 	orreq.w	r7, r7, #1
 8007d14:	b917      	cbnz	r7, 8007d1c <HAL_DMA_Start_IT+0x1f0>
 8007d16:	4f50      	ldr	r7, [pc, #320]	; (8007e58 <HAL_DMA_Start_IT+0x32c>)
 8007d18:	42bc      	cmp	r4, r7
 8007d1a:	d10b      	bne.n	8007d34 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d1c:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8007d20:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8007d22:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8007d26:	b117      	cbz	r7, 8007d2e <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d28:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8007d2c:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d2e:	f1b9 0f00 	cmp.w	r9, #0
 8007d32:	d183      	bne.n	8007c3c <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007d34:	4f46      	ldr	r7, [pc, #280]	; (8007e50 <HAL_DMA_Start_IT+0x324>)
 8007d36:	f8df e114 	ldr.w	lr, [pc, #276]	; 8007e4c <HAL_DMA_Start_IT+0x320>
 8007d3a:	4574      	cmp	r4, lr
 8007d3c:	bf18      	it	ne
 8007d3e:	42bc      	cmpne	r4, r7
 8007d40:	f10e 0e14 	add.w	lr, lr, #20
 8007d44:	bf0c      	ite	eq
 8007d46:	2701      	moveq	r7, #1
 8007d48:	2700      	movne	r7, #0
 8007d4a:	4574      	cmp	r4, lr
 8007d4c:	bf08      	it	eq
 8007d4e:	f047 0701 	orreq.w	r7, r7, #1
 8007d52:	f10e 0e14 	add.w	lr, lr, #20
 8007d56:	4574      	cmp	r4, lr
 8007d58:	bf08      	it	eq
 8007d5a:	f047 0701 	orreq.w	r7, r7, #1
 8007d5e:	f10e 0e14 	add.w	lr, lr, #20
 8007d62:	4574      	cmp	r4, lr
 8007d64:	bf08      	it	eq
 8007d66:	f047 0701 	orreq.w	r7, r7, #1
 8007d6a:	f10e 0e14 	add.w	lr, lr, #20
 8007d6e:	4574      	cmp	r4, lr
 8007d70:	bf08      	it	eq
 8007d72:	f047 0701 	orreq.w	r7, r7, #1
 8007d76:	f10e 0e14 	add.w	lr, lr, #20
 8007d7a:	4574      	cmp	r4, lr
 8007d7c:	bf08      	it	eq
 8007d7e:	f047 0701 	orreq.w	r7, r7, #1
 8007d82:	b917      	cbnz	r7, 8007d8a <HAL_DMA_Start_IT+0x25e>
 8007d84:	4f34      	ldr	r7, [pc, #208]	; (8007e58 <HAL_DMA_Start_IT+0x32c>)
 8007d86:	42bc      	cmp	r4, r7
 8007d88:	d154      	bne.n	8007e34 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007d8a:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 8007d8e:	2701      	movs	r7, #1
 8007d90:	f000 0e1f 	and.w	lr, r0, #31
 8007d94:	fa07 f70e 	lsl.w	r7, r7, lr
 8007d98:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007d9c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007d9e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8007da2:	2b40      	cmp	r3, #64	; 0x40
 8007da4:	d043      	beq.n	8007e2e <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007da6:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007da8:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	f023 030e 	bic.w	r3, r3, #14
 8007db0:	f043 030a 	orr.w	r3, r3, #10
 8007db4:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8007db6:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d02d      	beq.n	8007e1a <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007dbe:	6823      	ldr	r3, [r4, #0]
 8007dc0:	f043 0304 	orr.w	r3, r3, #4
 8007dc4:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007dc6:	4b21      	ldr	r3, [pc, #132]	; (8007e4c <HAL_DMA_Start_IT+0x320>)
 8007dc8:	4a21      	ldr	r2, [pc, #132]	; (8007e50 <HAL_DMA_Start_IT+0x324>)
 8007dca:	4294      	cmp	r4, r2
 8007dcc:	bf18      	it	ne
 8007dce:	429c      	cmpne	r4, r3
 8007dd0:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007dd4:	bf0c      	ite	eq
 8007dd6:	2301      	moveq	r3, #1
 8007dd8:	2300      	movne	r3, #0
 8007dda:	4294      	cmp	r4, r2
 8007ddc:	bf08      	it	eq
 8007dde:	f043 0301 	orreq.w	r3, r3, #1
 8007de2:	3214      	adds	r2, #20
 8007de4:	4294      	cmp	r4, r2
 8007de6:	bf08      	it	eq
 8007de8:	f043 0301 	orreq.w	r3, r3, #1
 8007dec:	3214      	adds	r2, #20
 8007dee:	4294      	cmp	r4, r2
 8007df0:	bf08      	it	eq
 8007df2:	f043 0301 	orreq.w	r3, r3, #1
 8007df6:	3214      	adds	r2, #20
 8007df8:	4294      	cmp	r4, r2
 8007dfa:	bf08      	it	eq
 8007dfc:	f043 0301 	orreq.w	r3, r3, #1
 8007e00:	3214      	adds	r2, #20
 8007e02:	4294      	cmp	r4, r2
 8007e04:	bf08      	it	eq
 8007e06:	f043 0301 	orreq.w	r3, r3, #1
 8007e0a:	3214      	adds	r2, #20
 8007e0c:	4294      	cmp	r4, r2
 8007e0e:	bf08      	it	eq
 8007e10:	f043 0301 	orreq.w	r3, r3, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f43f af47 	beq.w	8007ca8 <HAL_DMA_Start_IT+0x17c>
 8007e1a:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8007e1e:	e735      	b.n	8007c8c <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 8007e20:	2001      	movs	r0, #1
 8007e22:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8007e24:	2002      	movs	r0, #2
}
 8007e26:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007e28:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007e2a:	60e1      	str	r1, [r4, #12]
 8007e2c:	e71c      	b.n	8007c68 <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007e2e:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007e30:	60e1      	str	r1, [r4, #12]
 8007e32:	e7ba      	b.n	8007daa <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007e34:	6823      	ldr	r3, [r4, #0]
 8007e36:	f023 030e 	bic.w	r3, r3, #14
 8007e3a:	f043 030a 	orr.w	r3, r3, #10
 8007e3e:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8007e40:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1ba      	bne.n	8007dbe <HAL_DMA_Start_IT+0x292>
 8007e48:	e7bd      	b.n	8007dc6 <HAL_DMA_Start_IT+0x29a>
 8007e4a:	bf00      	nop
 8007e4c:	5802541c 	.word	0x5802541c
 8007e50:	58025408 	.word	0x58025408
 8007e54:	58025480 	.word	0x58025480
 8007e58:	58025494 	.word	0x58025494

08007e5c <HAL_DMA_Abort>:
{
 8007e5c:	b570      	push	{r4, r5, r6, lr}
 8007e5e:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8007e60:	f7fd ff3e 	bl	8005ce0 <HAL_GetTick>
  if(hdma == NULL)
 8007e64:	2d00      	cmp	r5, #0
 8007e66:	f000 8124 	beq.w	80080b2 <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007e6a:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	f040 80dd 	bne.w	800802e <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e74:	682c      	ldr	r4, [r5, #0]
 8007e76:	4606      	mov	r6, r0
 8007e78:	4b8f      	ldr	r3, [pc, #572]	; (80080b8 <HAL_DMA_Abort+0x25c>)
 8007e7a:	4890      	ldr	r0, [pc, #576]	; (80080bc <HAL_DMA_Abort+0x260>)
 8007e7c:	4a90      	ldr	r2, [pc, #576]	; (80080c0 <HAL_DMA_Abort+0x264>)
 8007e7e:	4284      	cmp	r4, r0
 8007e80:	bf18      	it	ne
 8007e82:	429c      	cmpne	r4, r3
 8007e84:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8007e88:	498e      	ldr	r1, [pc, #568]	; (80080c4 <HAL_DMA_Abort+0x268>)
 8007e8a:	bf0c      	ite	eq
 8007e8c:	2301      	moveq	r3, #1
 8007e8e:	2300      	movne	r3, #0
 8007e90:	4284      	cmp	r4, r0
 8007e92:	bf08      	it	eq
 8007e94:	f043 0301 	orreq.w	r3, r3, #1
 8007e98:	3018      	adds	r0, #24
 8007e9a:	4284      	cmp	r4, r0
 8007e9c:	bf08      	it	eq
 8007e9e:	f043 0301 	orreq.w	r3, r3, #1
 8007ea2:	3018      	adds	r0, #24
 8007ea4:	4284      	cmp	r4, r0
 8007ea6:	bf08      	it	eq
 8007ea8:	f043 0301 	orreq.w	r3, r3, #1
 8007eac:	3018      	adds	r0, #24
 8007eae:	4284      	cmp	r4, r0
 8007eb0:	bf08      	it	eq
 8007eb2:	f043 0301 	orreq.w	r3, r3, #1
 8007eb6:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8007eba:	4284      	cmp	r4, r0
 8007ebc:	bf08      	it	eq
 8007ebe:	f043 0301 	orreq.w	r3, r3, #1
 8007ec2:	3018      	adds	r0, #24
 8007ec4:	4284      	cmp	r4, r0
 8007ec6:	bf08      	it	eq
 8007ec8:	f043 0301 	orreq.w	r3, r3, #1
 8007ecc:	3018      	adds	r0, #24
 8007ece:	4284      	cmp	r4, r0
 8007ed0:	bf08      	it	eq
 8007ed2:	f043 0301 	orreq.w	r3, r3, #1
 8007ed6:	3018      	adds	r0, #24
 8007ed8:	4284      	cmp	r4, r0
 8007eda:	bf08      	it	eq
 8007edc:	f043 0301 	orreq.w	r3, r3, #1
 8007ee0:	3018      	adds	r0, #24
 8007ee2:	4284      	cmp	r4, r0
 8007ee4:	bf08      	it	eq
 8007ee6:	f043 0301 	orreq.w	r3, r3, #1
 8007eea:	3018      	adds	r0, #24
 8007eec:	4284      	cmp	r4, r0
 8007eee:	bf08      	it	eq
 8007ef0:	f043 0301 	orreq.w	r3, r3, #1
 8007ef4:	3018      	adds	r0, #24
 8007ef6:	4284      	cmp	r4, r0
 8007ef8:	bf08      	it	eq
 8007efa:	f043 0301 	orreq.w	r3, r3, #1
 8007efe:	3018      	adds	r0, #24
 8007f00:	4284      	cmp	r4, r0
 8007f02:	bf08      	it	eq
 8007f04:	f043 0301 	orreq.w	r3, r3, #1
 8007f08:	428c      	cmp	r4, r1
 8007f0a:	bf18      	it	ne
 8007f0c:	4294      	cmpne	r4, r2
 8007f0e:	bf0c      	ite	eq
 8007f10:	2201      	moveq	r2, #1
 8007f12:	2200      	movne	r2, #0
 8007f14:	d002      	beq.n	8007f1c <HAL_DMA_Abort+0xc0>
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 8090 	beq.w	800803c <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007f1c:	6821      	ldr	r1, [r4, #0]
 8007f1e:	f021 011e 	bic.w	r1, r1, #30
 8007f22:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007f24:	6961      	ldr	r1, [r4, #20]
 8007f26:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007f2a:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007f2c:	2a00      	cmp	r2, #0
 8007f2e:	f000 80b0 	beq.w	8008092 <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007f32:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007f34:	6813      	ldr	r3, [r2, #0]
 8007f36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f3a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8007f3c:	6823      	ldr	r3, [r4, #0]
 8007f3e:	f023 0301 	bic.w	r3, r3, #1
 8007f42:	6023      	str	r3, [r4, #0]
 8007f44:	e005      	b.n	8007f52 <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007f46:	f7fd fecb 	bl	8005ce0 <HAL_GetTick>
 8007f4a:	1b83      	subs	r3, r0, r6
 8007f4c:	2b05      	cmp	r3, #5
 8007f4e:	f200 80a6 	bhi.w	800809e <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	07db      	lsls	r3, r3, #31
 8007f56:	d4f6      	bmi.n	8007f46 <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f58:	682a      	ldr	r2, [r5, #0]
 8007f5a:	4b57      	ldr	r3, [pc, #348]	; (80080b8 <HAL_DMA_Abort+0x25c>)
 8007f5c:	4857      	ldr	r0, [pc, #348]	; (80080bc <HAL_DMA_Abort+0x260>)
 8007f5e:	495a      	ldr	r1, [pc, #360]	; (80080c8 <HAL_DMA_Abort+0x26c>)
 8007f60:	4282      	cmp	r2, r0
 8007f62:	bf18      	it	ne
 8007f64:	429a      	cmpne	r2, r3
 8007f66:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8007f6a:	bf0c      	ite	eq
 8007f6c:	2301      	moveq	r3, #1
 8007f6e:	2300      	movne	r3, #0
 8007f70:	428a      	cmp	r2, r1
 8007f72:	bf08      	it	eq
 8007f74:	f043 0301 	orreq.w	r3, r3, #1
 8007f78:	3130      	adds	r1, #48	; 0x30
 8007f7a:	4282      	cmp	r2, r0
 8007f7c:	bf08      	it	eq
 8007f7e:	f043 0301 	orreq.w	r3, r3, #1
 8007f82:	3030      	adds	r0, #48	; 0x30
 8007f84:	428a      	cmp	r2, r1
 8007f86:	bf08      	it	eq
 8007f88:	f043 0301 	orreq.w	r3, r3, #1
 8007f8c:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8007f90:	4282      	cmp	r2, r0
 8007f92:	bf08      	it	eq
 8007f94:	f043 0301 	orreq.w	r3, r3, #1
 8007f98:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8007f9c:	428a      	cmp	r2, r1
 8007f9e:	bf08      	it	eq
 8007fa0:	f043 0301 	orreq.w	r3, r3, #1
 8007fa4:	3130      	adds	r1, #48	; 0x30
 8007fa6:	4282      	cmp	r2, r0
 8007fa8:	bf08      	it	eq
 8007faa:	f043 0301 	orreq.w	r3, r3, #1
 8007fae:	3030      	adds	r0, #48	; 0x30
 8007fb0:	428a      	cmp	r2, r1
 8007fb2:	bf08      	it	eq
 8007fb4:	f043 0301 	orreq.w	r3, r3, #1
 8007fb8:	3130      	adds	r1, #48	; 0x30
 8007fba:	4282      	cmp	r2, r0
 8007fbc:	bf08      	it	eq
 8007fbe:	f043 0301 	orreq.w	r3, r3, #1
 8007fc2:	3030      	adds	r0, #48	; 0x30
 8007fc4:	428a      	cmp	r2, r1
 8007fc6:	bf08      	it	eq
 8007fc8:	f043 0301 	orreq.w	r3, r3, #1
 8007fcc:	3130      	adds	r1, #48	; 0x30
 8007fce:	4282      	cmp	r2, r0
 8007fd0:	bf08      	it	eq
 8007fd2:	f043 0301 	orreq.w	r3, r3, #1
 8007fd6:	428a      	cmp	r2, r1
 8007fd8:	bf08      	it	eq
 8007fda:	f043 0301 	orreq.w	r3, r3, #1
 8007fde:	3118      	adds	r1, #24
 8007fe0:	428a      	cmp	r2, r1
 8007fe2:	bf08      	it	eq
 8007fe4:	f043 0301 	orreq.w	r3, r3, #1
 8007fe8:	b933      	cbnz	r3, 8007ff8 <HAL_DMA_Abort+0x19c>
 8007fea:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8007fee:	4b35      	ldr	r3, [pc, #212]	; (80080c4 <HAL_DMA_Abort+0x268>)
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	bf18      	it	ne
 8007ff4:	428a      	cmpne	r2, r1
 8007ff6:	d16f      	bne.n	80080d8 <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007ff8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8007ffa:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ffc:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007ffe:	f002 021f 	and.w	r2, r2, #31
 8008002:	4093      	lsls	r3, r2
 8008004:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8008006:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008008:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 800800c:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 800800e:	b133      	cbz	r3, 800801e <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008010:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008012:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008016:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800801a:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800801c:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 800801e:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8008020:	2201      	movs	r2, #1
  return HAL_OK;
 8008022:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8008024:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008028:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 800802c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800802e:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8008030:	2300      	movs	r3, #0
    return HAL_ERROR;
 8008032:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008034:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8008036:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 800803a:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800803c:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800803e:	4923      	ldr	r1, [pc, #140]	; (80080cc <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008040:	f022 020e 	bic.w	r2, r2, #14
 8008044:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008046:	4a22      	ldr	r2, [pc, #136]	; (80080d0 <HAL_DMA_Abort+0x274>)
 8008048:	428c      	cmp	r4, r1
 800804a:	bf18      	it	ne
 800804c:	4294      	cmpne	r4, r2
 800804e:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8008052:	bf0c      	ite	eq
 8008054:	2201      	moveq	r2, #1
 8008056:	2200      	movne	r2, #0
 8008058:	428c      	cmp	r4, r1
 800805a:	bf08      	it	eq
 800805c:	f042 0201 	orreq.w	r2, r2, #1
 8008060:	3114      	adds	r1, #20
 8008062:	428c      	cmp	r4, r1
 8008064:	bf08      	it	eq
 8008066:	f042 0201 	orreq.w	r2, r2, #1
 800806a:	3114      	adds	r1, #20
 800806c:	428c      	cmp	r4, r1
 800806e:	bf08      	it	eq
 8008070:	f042 0201 	orreq.w	r2, r2, #1
 8008074:	3114      	adds	r1, #20
 8008076:	428c      	cmp	r4, r1
 8008078:	bf08      	it	eq
 800807a:	f042 0201 	orreq.w	r2, r2, #1
 800807e:	3114      	adds	r1, #20
 8008080:	428c      	cmp	r4, r1
 8008082:	bf08      	it	eq
 8008084:	f042 0201 	orreq.w	r2, r2, #1
 8008088:	b91a      	cbnz	r2, 8008092 <HAL_DMA_Abort+0x236>
 800808a:	4a12      	ldr	r2, [pc, #72]	; (80080d4 <HAL_DMA_Abort+0x278>)
 800808c:	4294      	cmp	r4, r2
 800808e:	f47f af55 	bne.w	8007f3c <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008092:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8008094:	680a      	ldr	r2, [r1, #0]
 8008096:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800809a:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800809c:	e74e      	b.n	8007f3c <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800809e:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80080a0:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 80080a2:	2300      	movs	r3, #0
        return HAL_ERROR;
 80080a4:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80080a6:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80080a8:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 80080ac:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 80080b0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80080b2:	2001      	movs	r0, #1
}
 80080b4:	bd70      	pop	{r4, r5, r6, pc}
 80080b6:	bf00      	nop
 80080b8:	40020058 	.word	0x40020058
 80080bc:	40020040 	.word	0x40020040
 80080c0:	40020010 	.word	0x40020010
 80080c4:	40020028 	.word	0x40020028
 80080c8:	40020070 	.word	0x40020070
 80080cc:	58025408 	.word	0x58025408
 80080d0:	5802541c 	.word	0x5802541c
 80080d4:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80080d8:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 80080da:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080dc:	4b16      	ldr	r3, [pc, #88]	; (8008138 <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80080de:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080e2:	4c16      	ldr	r4, [pc, #88]	; (800813c <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80080e4:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080e6:	42a2      	cmp	r2, r4
 80080e8:	bf18      	it	ne
 80080ea:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80080ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080ee:	bf0c      	ite	eq
 80080f0:	2301      	moveq	r3, #1
 80080f2:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80080f4:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080f6:	4812      	ldr	r0, [pc, #72]	; (8008140 <HAL_DMA_Abort+0x2e4>)
 80080f8:	4912      	ldr	r1, [pc, #72]	; (8008144 <HAL_DMA_Abort+0x2e8>)
 80080fa:	4282      	cmp	r2, r0
 80080fc:	bf08      	it	eq
 80080fe:	f043 0301 	orreq.w	r3, r3, #1
 8008102:	3028      	adds	r0, #40	; 0x28
 8008104:	428a      	cmp	r2, r1
 8008106:	bf08      	it	eq
 8008108:	f043 0301 	orreq.w	r3, r3, #1
 800810c:	3128      	adds	r1, #40	; 0x28
 800810e:	4282      	cmp	r2, r0
 8008110:	bf08      	it	eq
 8008112:	f043 0301 	orreq.w	r3, r3, #1
 8008116:	428a      	cmp	r2, r1
 8008118:	bf08      	it	eq
 800811a:	f043 0301 	orreq.w	r3, r3, #1
 800811e:	3114      	adds	r1, #20
 8008120:	428a      	cmp	r2, r1
 8008122:	bf08      	it	eq
 8008124:	f043 0301 	orreq.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	f47f af6c 	bne.w	8008006 <HAL_DMA_Abort+0x1aa>
 800812e:	4b06      	ldr	r3, [pc, #24]	; (8008148 <HAL_DMA_Abort+0x2ec>)
 8008130:	429a      	cmp	r2, r3
 8008132:	f43f af68 	beq.w	8008006 <HAL_DMA_Abort+0x1aa>
 8008136:	e772      	b.n	800801e <HAL_DMA_Abort+0x1c2>
 8008138:	5802541c 	.word	0x5802541c
 800813c:	58025408 	.word	0x58025408
 8008140:	58025430 	.word	0x58025430
 8008144:	58025444 	.word	0x58025444
 8008148:	58025494 	.word	0x58025494

0800814c <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 800814c:	2800      	cmp	r0, #0
 800814e:	d05f      	beq.n	8008210 <HAL_DMA_Abort_IT+0xc4>
{
 8008150:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008152:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8008156:	4603      	mov	r3, r0
 8008158:	2a02      	cmp	r2, #2
 800815a:	d155      	bne.n	8008208 <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800815c:	6801      	ldr	r1, [r0, #0]
 800815e:	4a57      	ldr	r2, [pc, #348]	; (80082bc <HAL_DMA_Abort_IT+0x170>)
 8008160:	4291      	cmp	r1, r2
 8008162:	d048      	beq.n	80081f6 <HAL_DMA_Abort_IT+0xaa>
 8008164:	3218      	adds	r2, #24
 8008166:	4291      	cmp	r1, r2
 8008168:	d045      	beq.n	80081f6 <HAL_DMA_Abort_IT+0xaa>
 800816a:	3230      	adds	r2, #48	; 0x30
 800816c:	4c54      	ldr	r4, [pc, #336]	; (80082c0 <HAL_DMA_Abort_IT+0x174>)
 800816e:	4855      	ldr	r0, [pc, #340]	; (80082c4 <HAL_DMA_Abort_IT+0x178>)
 8008170:	42a1      	cmp	r1, r4
 8008172:	bf18      	it	ne
 8008174:	4291      	cmpne	r1, r2
 8008176:	f104 0448 	add.w	r4, r4, #72	; 0x48
 800817a:	bf0c      	ite	eq
 800817c:	2201      	moveq	r2, #1
 800817e:	2200      	movne	r2, #0
 8008180:	4281      	cmp	r1, r0
 8008182:	bf08      	it	eq
 8008184:	f042 0201 	orreq.w	r2, r2, #1
 8008188:	3030      	adds	r0, #48	; 0x30
 800818a:	42a1      	cmp	r1, r4
 800818c:	bf08      	it	eq
 800818e:	f042 0201 	orreq.w	r2, r2, #1
 8008192:	3430      	adds	r4, #48	; 0x30
 8008194:	4281      	cmp	r1, r0
 8008196:	bf08      	it	eq
 8008198:	f042 0201 	orreq.w	r2, r2, #1
 800819c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80081a0:	42a1      	cmp	r1, r4
 80081a2:	bf08      	it	eq
 80081a4:	f042 0201 	orreq.w	r2, r2, #1
 80081a8:	f504 745c 	add.w	r4, r4, #880	; 0x370
 80081ac:	4281      	cmp	r1, r0
 80081ae:	bf08      	it	eq
 80081b0:	f042 0201 	orreq.w	r2, r2, #1
 80081b4:	3030      	adds	r0, #48	; 0x30
 80081b6:	42a1      	cmp	r1, r4
 80081b8:	bf08      	it	eq
 80081ba:	f042 0201 	orreq.w	r2, r2, #1
 80081be:	3430      	adds	r4, #48	; 0x30
 80081c0:	4281      	cmp	r1, r0
 80081c2:	bf08      	it	eq
 80081c4:	f042 0201 	orreq.w	r2, r2, #1
 80081c8:	3030      	adds	r0, #48	; 0x30
 80081ca:	42a1      	cmp	r1, r4
 80081cc:	bf08      	it	eq
 80081ce:	f042 0201 	orreq.w	r2, r2, #1
 80081d2:	3430      	adds	r4, #48	; 0x30
 80081d4:	4281      	cmp	r1, r0
 80081d6:	bf08      	it	eq
 80081d8:	f042 0201 	orreq.w	r2, r2, #1
 80081dc:	3030      	adds	r0, #48	; 0x30
 80081de:	42a1      	cmp	r1, r4
 80081e0:	bf08      	it	eq
 80081e2:	f042 0201 	orreq.w	r2, r2, #1
 80081e6:	4281      	cmp	r1, r0
 80081e8:	bf08      	it	eq
 80081ea:	f042 0201 	orreq.w	r2, r2, #1
 80081ee:	b912      	cbnz	r2, 80081f6 <HAL_DMA_Abort_IT+0xaa>
 80081f0:	4a35      	ldr	r2, [pc, #212]	; (80082c8 <HAL_DMA_Abort_IT+0x17c>)
 80081f2:	4291      	cmp	r1, r2
 80081f4:	d10e      	bne.n	8008214 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80081f6:	2204      	movs	r2, #4
  return HAL_OK;
 80081f8:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 80081fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80081fe:	680b      	ldr	r3, [r1, #0]
 8008200:	f023 0301 	bic.w	r3, r3, #1
 8008204:	600b      	str	r3, [r1, #0]
}
 8008206:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008208:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 800820a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800820c:	655a      	str	r2, [r3, #84]	; 0x54
}
 800820e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8008210:	2001      	movs	r0, #1
}
 8008212:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008214:	4a2d      	ldr	r2, [pc, #180]	; (80082cc <HAL_DMA_Abort_IT+0x180>)
 8008216:	4d2e      	ldr	r5, [pc, #184]	; (80082d0 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008218:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800821a:	42a9      	cmp	r1, r5
 800821c:	bf18      	it	ne
 800821e:	4291      	cmpne	r1, r2
 8008220:	4c2c      	ldr	r4, [pc, #176]	; (80082d4 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008222:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008226:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 800822a:	bf0c      	ite	eq
 800822c:	2201      	moveq	r2, #1
 800822e:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008230:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008232:	42a1      	cmp	r1, r4
 8008234:	bf08      	it	eq
 8008236:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800823a:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800823c:	3428      	adds	r4, #40	; 0x28
 800823e:	42a9      	cmp	r1, r5
 8008240:	bf08      	it	eq
 8008242:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8008246:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800824a:	42a1      	cmp	r1, r4
 800824c:	bf08      	it	eq
 800824e:	f042 0201 	orreq.w	r2, r2, #1
 8008252:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8008254:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008256:	42a1      	cmp	r1, r4
 8008258:	bf08      	it	eq
 800825a:	f042 0201 	orreq.w	r2, r2, #1
 800825e:	481e      	ldr	r0, [pc, #120]	; (80082d8 <HAL_DMA_Abort_IT+0x18c>)
 8008260:	4281      	cmp	r1, r0
 8008262:	bf08      	it	eq
 8008264:	f042 0201 	orreq.w	r2, r2, #1
 8008268:	b912      	cbnz	r2, 8008270 <HAL_DMA_Abort_IT+0x124>
 800826a:	4a1c      	ldr	r2, [pc, #112]	; (80082dc <HAL_DMA_Abort_IT+0x190>)
 800826c:	4291      	cmp	r1, r2
 800826e:	d117      	bne.n	80082a0 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008270:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008272:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008274:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008278:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800827a:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800827e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008282:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008284:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008286:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8008288:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800828a:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 800828e:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8008290:	b132      	cbz	r2, 80082a0 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008292:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008294:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008298:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800829c:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800829e:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80082a0:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 80082a2:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 80082a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 80082a6:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80082aa:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 80082ae:	b11a      	cbz	r2, 80082b8 <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 80082b0:	4618      	mov	r0, r3
 80082b2:	4790      	blx	r2
  return HAL_OK;
 80082b4:	4620      	mov	r0, r4
}
 80082b6:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80082b8:	4610      	mov	r0, r2
}
 80082ba:	bd38      	pop	{r3, r4, r5, pc}
 80082bc:	40020010 	.word	0x40020010
 80082c0:	40020040 	.word	0x40020040
 80082c4:	40020070 	.word	0x40020070
 80082c8:	400204b8 	.word	0x400204b8
 80082cc:	5802541c 	.word	0x5802541c
 80082d0:	58025408 	.word	0x58025408
 80082d4:	58025430 	.word	0x58025430
 80082d8:	58025480 	.word	0x58025480
 80082dc:	58025494 	.word	0x58025494

080082e0 <HAL_DMA_IRQHandler>:
{
 80082e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t count = 0U;
 80082e4:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 80082e6:	4b9c      	ldr	r3, [pc, #624]	; (8008558 <HAL_DMA_IRQHandler+0x278>)
{
 80082e8:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80082ea:	4e9c      	ldr	r6, [pc, #624]	; (800855c <HAL_DMA_IRQHandler+0x27c>)
  uint32_t timeout = SystemCoreClock / 9600U;
 80082ec:	681d      	ldr	r5, [r3, #0]
{
 80082ee:	4681      	mov	r9, r0
  __IO uint32_t count = 0U;
 80082f0:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80082f2:	6803      	ldr	r3, [r0, #0]
 80082f4:	4a9a      	ldr	r2, [pc, #616]	; (8008560 <HAL_DMA_IRQHandler+0x280>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80082f6:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80082f8:	4293      	cmp	r3, r2
 80082fa:	bf18      	it	ne
 80082fc:	42b3      	cmpne	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 80082fe:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008300:	bf08      	it	eq
 8008302:	2601      	moveq	r6, #1
  tmpisr_bdma = regs_bdma->ISR;
 8008304:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008306:	bf18      	it	ne
 8008308:	2600      	movne	r6, #0
 800830a:	d045      	beq.n	8008398 <HAL_DMA_IRQHandler+0xb8>
 800830c:	3218      	adds	r2, #24
 800830e:	4895      	ldr	r0, [pc, #596]	; (8008564 <HAL_DMA_IRQHandler+0x284>)
 8008310:	4283      	cmp	r3, r0
 8008312:	bf18      	it	ne
 8008314:	4293      	cmpne	r3, r2
 8008316:	f100 0018 	add.w	r0, r0, #24
 800831a:	bf0c      	ite	eq
 800831c:	2201      	moveq	r2, #1
 800831e:	2200      	movne	r2, #0
 8008320:	4283      	cmp	r3, r0
 8008322:	bf08      	it	eq
 8008324:	f042 0201 	orreq.w	r2, r2, #1
 8008328:	3018      	adds	r0, #24
 800832a:	4283      	cmp	r3, r0
 800832c:	bf08      	it	eq
 800832e:	f042 0201 	orreq.w	r2, r2, #1
 8008332:	3018      	adds	r0, #24
 8008334:	4283      	cmp	r3, r0
 8008336:	bf08      	it	eq
 8008338:	f042 0201 	orreq.w	r2, r2, #1
 800833c:	3018      	adds	r0, #24
 800833e:	4283      	cmp	r3, r0
 8008340:	bf08      	it	eq
 8008342:	f042 0201 	orreq.w	r2, r2, #1
 8008346:	f500 7056 	add.w	r0, r0, #856	; 0x358
 800834a:	4283      	cmp	r3, r0
 800834c:	bf08      	it	eq
 800834e:	f042 0201 	orreq.w	r2, r2, #1
 8008352:	3018      	adds	r0, #24
 8008354:	4283      	cmp	r3, r0
 8008356:	bf08      	it	eq
 8008358:	f042 0201 	orreq.w	r2, r2, #1
 800835c:	3018      	adds	r0, #24
 800835e:	4283      	cmp	r3, r0
 8008360:	bf08      	it	eq
 8008362:	f042 0201 	orreq.w	r2, r2, #1
 8008366:	3018      	adds	r0, #24
 8008368:	4283      	cmp	r3, r0
 800836a:	bf08      	it	eq
 800836c:	f042 0201 	orreq.w	r2, r2, #1
 8008370:	3018      	adds	r0, #24
 8008372:	4283      	cmp	r3, r0
 8008374:	bf08      	it	eq
 8008376:	f042 0201 	orreq.w	r2, r2, #1
 800837a:	3018      	adds	r0, #24
 800837c:	4283      	cmp	r3, r0
 800837e:	bf08      	it	eq
 8008380:	f042 0201 	orreq.w	r2, r2, #1
 8008384:	3018      	adds	r0, #24
 8008386:	4283      	cmp	r3, r0
 8008388:	bf08      	it	eq
 800838a:	f042 0201 	orreq.w	r2, r2, #1
 800838e:	b91a      	cbnz	r2, 8008398 <HAL_DMA_IRQHandler+0xb8>
 8008390:	4a75      	ldr	r2, [pc, #468]	; (8008568 <HAL_DMA_IRQHandler+0x288>)
 8008392:	4293      	cmp	r3, r2
 8008394:	f040 8250 	bne.w	8008838 <HAL_DMA_IRQHandler+0x558>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008398:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
 800839c:	2208      	movs	r2, #8
 800839e:	f001 0c1f 	and.w	ip, r1, #31
 80083a2:	fa02 f20c 	lsl.w	r2, r2, ip
 80083a6:	4217      	tst	r7, r2
 80083a8:	f040 8188 	bne.w	80086bc <HAL_DMA_IRQHandler+0x3dc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80083ac:	fa27 f20c 	lsr.w	r2, r7, ip
 80083b0:	07d2      	lsls	r2, r2, #31
 80083b2:	d50c      	bpl.n	80083ce <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80083b4:	695a      	ldr	r2, [r3, #20]
 80083b6:	0610      	lsls	r0, r2, #24
 80083b8:	d509      	bpl.n	80083ce <HAL_DMA_IRQHandler+0xee>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80083ba:	2201      	movs	r2, #1
 80083bc:	fa02 f20c 	lsl.w	r2, r2, ip
 80083c0:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80083c2:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 80083c6:	f042 0202 	orr.w	r2, r2, #2
 80083ca:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80083ce:	f04f 0e04 	mov.w	lr, #4
 80083d2:	fa0e f00c 	lsl.w	r0, lr, ip
 80083d6:	4238      	tst	r0, r7
 80083d8:	d05b      	beq.n	8008492 <HAL_DMA_IRQHandler+0x1b2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80083da:	2e00      	cmp	r6, #0
 80083dc:	d14f      	bne.n	800847e <HAL_DMA_IRQHandler+0x19e>
 80083de:	4a61      	ldr	r2, [pc, #388]	; (8008564 <HAL_DMA_IRQHandler+0x284>)
 80083e0:	f8df 8188 	ldr.w	r8, [pc, #392]	; 800856c <HAL_DMA_IRQHandler+0x28c>
 80083e4:	4543      	cmp	r3, r8
 80083e6:	bf18      	it	ne
 80083e8:	4293      	cmpne	r3, r2
 80083ea:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80083ee:	bf0c      	ite	eq
 80083f0:	2201      	moveq	r2, #1
 80083f2:	2200      	movne	r2, #0
 80083f4:	4543      	cmp	r3, r8
 80083f6:	bf08      	it	eq
 80083f8:	f042 0201 	orreq.w	r2, r2, #1
 80083fc:	f108 0818 	add.w	r8, r8, #24
 8008400:	4543      	cmp	r3, r8
 8008402:	bf08      	it	eq
 8008404:	f042 0201 	orreq.w	r2, r2, #1
 8008408:	f108 0818 	add.w	r8, r8, #24
 800840c:	4543      	cmp	r3, r8
 800840e:	bf08      	it	eq
 8008410:	f042 0201 	orreq.w	r2, r2, #1
 8008414:	f108 0818 	add.w	r8, r8, #24
 8008418:	4543      	cmp	r3, r8
 800841a:	bf08      	it	eq
 800841c:	f042 0201 	orreq.w	r2, r2, #1
 8008420:	f508 7856 	add.w	r8, r8, #856	; 0x358
 8008424:	4543      	cmp	r3, r8
 8008426:	bf08      	it	eq
 8008428:	f042 0201 	orreq.w	r2, r2, #1
 800842c:	f108 0818 	add.w	r8, r8, #24
 8008430:	4543      	cmp	r3, r8
 8008432:	bf08      	it	eq
 8008434:	f042 0201 	orreq.w	r2, r2, #1
 8008438:	f108 0818 	add.w	r8, r8, #24
 800843c:	4543      	cmp	r3, r8
 800843e:	bf08      	it	eq
 8008440:	f042 0201 	orreq.w	r2, r2, #1
 8008444:	f108 0818 	add.w	r8, r8, #24
 8008448:	4543      	cmp	r3, r8
 800844a:	bf08      	it	eq
 800844c:	f042 0201 	orreq.w	r2, r2, #1
 8008450:	f108 0818 	add.w	r8, r8, #24
 8008454:	4543      	cmp	r3, r8
 8008456:	bf08      	it	eq
 8008458:	f042 0201 	orreq.w	r2, r2, #1
 800845c:	f108 0818 	add.w	r8, r8, #24
 8008460:	4543      	cmp	r3, r8
 8008462:	bf08      	it	eq
 8008464:	f042 0201 	orreq.w	r2, r2, #1
 8008468:	f108 0818 	add.w	r8, r8, #24
 800846c:	4543      	cmp	r3, r8
 800846e:	bf08      	it	eq
 8008470:	f042 0201 	orreq.w	r2, r2, #1
 8008474:	b91a      	cbnz	r2, 800847e <HAL_DMA_IRQHandler+0x19e>
 8008476:	4a3c      	ldr	r2, [pc, #240]	; (8008568 <HAL_DMA_IRQHandler+0x288>)
 8008478:	4293      	cmp	r3, r2
 800847a:	f040 8219 	bne.w	80088b0 <HAL_DMA_IRQHandler+0x5d0>
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	0792      	lsls	r2, r2, #30
 8008482:	d506      	bpl.n	8008492 <HAL_DMA_IRQHandler+0x1b2>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008484:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008486:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 800848a:	f042 0204 	orr.w	r2, r2, #4
 800848e:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008492:	2210      	movs	r2, #16
 8008494:	fa02 fc0c 	lsl.w	ip, r2, ip
 8008498:	ea1c 0f07 	tst.w	ip, r7
 800849c:	d06c      	beq.n	8008578 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800849e:	2e00      	cmp	r6, #0
 80084a0:	d145      	bne.n	800852e <HAL_DMA_IRQHandler+0x24e>
 80084a2:	4a30      	ldr	r2, [pc, #192]	; (8008564 <HAL_DMA_IRQHandler+0x284>)
 80084a4:	4e31      	ldr	r6, [pc, #196]	; (800856c <HAL_DMA_IRQHandler+0x28c>)
 80084a6:	42b3      	cmp	r3, r6
 80084a8:	bf18      	it	ne
 80084aa:	4293      	cmpne	r3, r2
 80084ac:	f106 0630 	add.w	r6, r6, #48	; 0x30
 80084b0:	bf0c      	ite	eq
 80084b2:	2201      	moveq	r2, #1
 80084b4:	2200      	movne	r2, #0
 80084b6:	42b3      	cmp	r3, r6
 80084b8:	bf08      	it	eq
 80084ba:	f042 0201 	orreq.w	r2, r2, #1
 80084be:	3618      	adds	r6, #24
 80084c0:	42b3      	cmp	r3, r6
 80084c2:	bf08      	it	eq
 80084c4:	f042 0201 	orreq.w	r2, r2, #1
 80084c8:	3618      	adds	r6, #24
 80084ca:	42b3      	cmp	r3, r6
 80084cc:	bf08      	it	eq
 80084ce:	f042 0201 	orreq.w	r2, r2, #1
 80084d2:	3618      	adds	r6, #24
 80084d4:	42b3      	cmp	r3, r6
 80084d6:	bf08      	it	eq
 80084d8:	f042 0201 	orreq.w	r2, r2, #1
 80084dc:	f506 7656 	add.w	r6, r6, #856	; 0x358
 80084e0:	42b3      	cmp	r3, r6
 80084e2:	bf08      	it	eq
 80084e4:	f042 0201 	orreq.w	r2, r2, #1
 80084e8:	3618      	adds	r6, #24
 80084ea:	42b3      	cmp	r3, r6
 80084ec:	bf08      	it	eq
 80084ee:	f042 0201 	orreq.w	r2, r2, #1
 80084f2:	3618      	adds	r6, #24
 80084f4:	42b3      	cmp	r3, r6
 80084f6:	bf08      	it	eq
 80084f8:	f042 0201 	orreq.w	r2, r2, #1
 80084fc:	3618      	adds	r6, #24
 80084fe:	42b3      	cmp	r3, r6
 8008500:	bf08      	it	eq
 8008502:	f042 0201 	orreq.w	r2, r2, #1
 8008506:	3618      	adds	r6, #24
 8008508:	42b3      	cmp	r3, r6
 800850a:	bf08      	it	eq
 800850c:	f042 0201 	orreq.w	r2, r2, #1
 8008510:	3618      	adds	r6, #24
 8008512:	42b3      	cmp	r3, r6
 8008514:	bf08      	it	eq
 8008516:	f042 0201 	orreq.w	r2, r2, #1
 800851a:	3618      	adds	r6, #24
 800851c:	42b3      	cmp	r3, r6
 800851e:	bf08      	it	eq
 8008520:	f042 0201 	orreq.w	r2, r2, #1
 8008524:	b91a      	cbnz	r2, 800852e <HAL_DMA_IRQHandler+0x24e>
 8008526:	4a10      	ldr	r2, [pc, #64]	; (8008568 <HAL_DMA_IRQHandler+0x288>)
 8008528:	4293      	cmp	r3, r2
 800852a:	f040 81c9 	bne.w	80088c0 <HAL_DMA_IRQHandler+0x5e0>
 800852e:	681a      	ldr	r2, [r3, #0]
 8008530:	0710      	lsls	r0, r2, #28
 8008532:	d521      	bpl.n	8008578 <HAL_DMA_IRQHandler+0x298>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008534:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	0356      	lsls	r6, r2, #13
 800853c:	f100 814c 	bmi.w	80087d8 <HAL_DMA_IRQHandler+0x4f8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008540:	681a      	ldr	r2, [r3, #0]
 8008542:	05d2      	lsls	r2, r2, #23
 8008544:	d403      	bmi.n	800854e <HAL_DMA_IRQHandler+0x26e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	f022 0208 	bic.w	r2, r2, #8
 800854c:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 800854e:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8008552:	b18b      	cbz	r3, 8008578 <HAL_DMA_IRQHandler+0x298>
 8008554:	e00c      	b.n	8008570 <HAL_DMA_IRQHandler+0x290>
 8008556:	bf00      	nop
 8008558:	24000310 	.word	0x24000310
 800855c:	40020010 	.word	0x40020010
 8008560:	40020028 	.word	0x40020028
 8008564:	40020058 	.word	0x40020058
 8008568:	400204b8 	.word	0x400204b8
 800856c:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8008570:	4648      	mov	r0, r9
 8008572:	4798      	blx	r3
 8008574:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008578:	f001 011f 	and.w	r1, r1, #31
 800857c:	2620      	movs	r6, #32
 800857e:	408e      	lsls	r6, r1
 8008580:	423e      	tst	r6, r7
 8008582:	d068      	beq.n	8008656 <HAL_DMA_IRQHandler+0x376>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008584:	f8d9 2000 	ldr.w	r2, [r9]
 8008588:	4ba5      	ldr	r3, [pc, #660]	; (8008820 <HAL_DMA_IRQHandler+0x540>)
 800858a:	4fa6      	ldr	r7, [pc, #664]	; (8008824 <HAL_DMA_IRQHandler+0x544>)
 800858c:	42ba      	cmp	r2, r7
 800858e:	bf18      	it	ne
 8008590:	429a      	cmpne	r2, r3
 8008592:	f107 0718 	add.w	r7, r7, #24
 8008596:	bf0c      	ite	eq
 8008598:	2301      	moveq	r3, #1
 800859a:	2300      	movne	r3, #0
 800859c:	42ba      	cmp	r2, r7
 800859e:	bf08      	it	eq
 80085a0:	f043 0301 	orreq.w	r3, r3, #1
 80085a4:	3718      	adds	r7, #24
 80085a6:	42ba      	cmp	r2, r7
 80085a8:	bf08      	it	eq
 80085aa:	f043 0301 	orreq.w	r3, r3, #1
 80085ae:	3718      	adds	r7, #24
 80085b0:	42ba      	cmp	r2, r7
 80085b2:	bf08      	it	eq
 80085b4:	f043 0301 	orreq.w	r3, r3, #1
 80085b8:	3718      	adds	r7, #24
 80085ba:	42ba      	cmp	r2, r7
 80085bc:	bf08      	it	eq
 80085be:	f043 0301 	orreq.w	r3, r3, #1
 80085c2:	3718      	adds	r7, #24
 80085c4:	42ba      	cmp	r2, r7
 80085c6:	bf08      	it	eq
 80085c8:	f043 0301 	orreq.w	r3, r3, #1
 80085cc:	3718      	adds	r7, #24
 80085ce:	42ba      	cmp	r2, r7
 80085d0:	bf08      	it	eq
 80085d2:	f043 0301 	orreq.w	r3, r3, #1
 80085d6:	f507 7756 	add.w	r7, r7, #856	; 0x358
 80085da:	42ba      	cmp	r2, r7
 80085dc:	bf08      	it	eq
 80085de:	f043 0301 	orreq.w	r3, r3, #1
 80085e2:	3718      	adds	r7, #24
 80085e4:	42ba      	cmp	r2, r7
 80085e6:	bf08      	it	eq
 80085e8:	f043 0301 	orreq.w	r3, r3, #1
 80085ec:	3718      	adds	r7, #24
 80085ee:	42ba      	cmp	r2, r7
 80085f0:	bf08      	it	eq
 80085f2:	f043 0301 	orreq.w	r3, r3, #1
 80085f6:	3718      	adds	r7, #24
 80085f8:	42ba      	cmp	r2, r7
 80085fa:	bf08      	it	eq
 80085fc:	f043 0301 	orreq.w	r3, r3, #1
 8008600:	3718      	adds	r7, #24
 8008602:	42ba      	cmp	r2, r7
 8008604:	bf08      	it	eq
 8008606:	f043 0301 	orreq.w	r3, r3, #1
 800860a:	3718      	adds	r7, #24
 800860c:	42ba      	cmp	r2, r7
 800860e:	bf08      	it	eq
 8008610:	f043 0301 	orreq.w	r3, r3, #1
 8008614:	3718      	adds	r7, #24
 8008616:	42ba      	cmp	r2, r7
 8008618:	bf08      	it	eq
 800861a:	f043 0301 	orreq.w	r3, r3, #1
 800861e:	b91b      	cbnz	r3, 8008628 <HAL_DMA_IRQHandler+0x348>
 8008620:	4b81      	ldr	r3, [pc, #516]	; (8008828 <HAL_DMA_IRQHandler+0x548>)
 8008622:	429a      	cmp	r2, r3
 8008624:	f040 8162 	bne.w	80088ec <HAL_DMA_IRQHandler+0x60c>
 8008628:	6813      	ldr	r3, [r2, #0]
 800862a:	06db      	lsls	r3, r3, #27
 800862c:	d513      	bpl.n	8008656 <HAL_DMA_IRQHandler+0x376>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800862e:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008630:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 8008634:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008636:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008638:	f000 80ae 	beq.w	8008798 <HAL_DMA_IRQHandler+0x4b8>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800863c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008640:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008642:	f000 80d3 	beq.w	80087ec <HAL_DMA_IRQHandler+0x50c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008646:	031c      	lsls	r4, r3, #12
 8008648:	f140 80de 	bpl.w	8008808 <HAL_DMA_IRQHandler+0x528>
          if(hdma->XferCpltCallback != NULL)
 800864c:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8008650:	b10b      	cbz	r3, 8008656 <HAL_DMA_IRQHandler+0x376>
            hdma->XferCpltCallback(hdma);
 8008652:	4648      	mov	r0, r9
 8008654:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008656:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 80b9 	beq.w	80087d2 <HAL_DMA_IRQHandler+0x4f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8008660:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8008664:	07d8      	lsls	r0, r3, #31
 8008666:	d51f      	bpl.n	80086a8 <HAL_DMA_IRQHandler+0x3c8>
        __HAL_DMA_DISABLE(hdma);
 8008668:	f8d9 2000 	ldr.w	r2, [r9]
        hdma->State = HAL_DMA_STATE_ABORT;
 800866c:	2104      	movs	r1, #4
 800866e:	f889 1035 	strb.w	r1, [r9, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8008672:	6813      	ldr	r3, [r2, #0]
 8008674:	f023 0301 	bic.w	r3, r3, #1
 8008678:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800867a:	4b6c      	ldr	r3, [pc, #432]	; (800882c <HAL_DMA_IRQHandler+0x54c>)
 800867c:	fba3 3505 	umull	r3, r5, r3, r5
 8008680:	0aad      	lsrs	r5, r5, #10
 8008682:	e002      	b.n	800868a <HAL_DMA_IRQHandler+0x3aa>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008684:	6813      	ldr	r3, [r2, #0]
 8008686:	07d9      	lsls	r1, r3, #31
 8008688:	d504      	bpl.n	8008694 <HAL_DMA_IRQHandler+0x3b4>
          if (++count > timeout)
 800868a:	9b01      	ldr	r3, [sp, #4]
 800868c:	3301      	adds	r3, #1
 800868e:	42ab      	cmp	r3, r5
 8008690:	9301      	str	r3, [sp, #4]
 8008692:	d9f7      	bls.n	8008684 <HAL_DMA_IRQHandler+0x3a4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008694:	6813      	ldr	r3, [r2, #0]
 8008696:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8008698:	bf4c      	ite	mi
 800869a:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 800869c:	2301      	movpl	r3, #1
 800869e:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80086a2:	2300      	movs	r3, #0
 80086a4:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 80086a8:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 8090 	beq.w	80087d2 <HAL_DMA_IRQHandler+0x4f2>
          hdma->XferCpltCallback(hdma);
 80086b2:	4648      	mov	r0, r9
}
 80086b4:	b003      	add	sp, #12
 80086b6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
          hdma->XferCpltCallback(hdma);
 80086ba:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80086bc:	6818      	ldr	r0, [r3, #0]
 80086be:	0740      	lsls	r0, r0, #29
 80086c0:	d50a      	bpl.n	80086d8 <HAL_DMA_IRQHandler+0x3f8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80086c2:	6818      	ldr	r0, [r3, #0]
 80086c4:	f020 0004 	bic.w	r0, r0, #4
 80086c8:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80086ca:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80086cc:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 80086d0:	f042 0201 	orr.w	r2, r2, #1
 80086d4:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80086d8:	fa27 f20c 	lsr.w	r2, r7, ip
 80086dc:	07d2      	lsls	r2, r2, #31
 80086de:	f57f ae76 	bpl.w	80083ce <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80086e2:	4a53      	ldr	r2, [pc, #332]	; (8008830 <HAL_DMA_IRQHandler+0x550>)
 80086e4:	4853      	ldr	r0, [pc, #332]	; (8008834 <HAL_DMA_IRQHandler+0x554>)
 80086e6:	4283      	cmp	r3, r0
 80086e8:	bf18      	it	ne
 80086ea:	4293      	cmpne	r3, r2
 80086ec:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80086f0:	bf0c      	ite	eq
 80086f2:	2201      	moveq	r2, #1
 80086f4:	2200      	movne	r2, #0
 80086f6:	4283      	cmp	r3, r0
 80086f8:	bf08      	it	eq
 80086fa:	f042 0201 	orreq.w	r2, r2, #1
 80086fe:	3018      	adds	r0, #24
 8008700:	4283      	cmp	r3, r0
 8008702:	bf08      	it	eq
 8008704:	f042 0201 	orreq.w	r2, r2, #1
 8008708:	3018      	adds	r0, #24
 800870a:	4283      	cmp	r3, r0
 800870c:	bf08      	it	eq
 800870e:	f042 0201 	orreq.w	r2, r2, #1
 8008712:	3018      	adds	r0, #24
 8008714:	4283      	cmp	r3, r0
 8008716:	bf08      	it	eq
 8008718:	f042 0201 	orreq.w	r2, r2, #1
 800871c:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8008720:	4283      	cmp	r3, r0
 8008722:	bf08      	it	eq
 8008724:	f042 0201 	orreq.w	r2, r2, #1
 8008728:	3018      	adds	r0, #24
 800872a:	4283      	cmp	r3, r0
 800872c:	bf08      	it	eq
 800872e:	f042 0201 	orreq.w	r2, r2, #1
 8008732:	3018      	adds	r0, #24
 8008734:	4283      	cmp	r3, r0
 8008736:	bf08      	it	eq
 8008738:	f042 0201 	orreq.w	r2, r2, #1
 800873c:	3018      	adds	r0, #24
 800873e:	4283      	cmp	r3, r0
 8008740:	bf08      	it	eq
 8008742:	f042 0201 	orreq.w	r2, r2, #1
 8008746:	3018      	adds	r0, #24
 8008748:	4283      	cmp	r3, r0
 800874a:	bf08      	it	eq
 800874c:	f042 0201 	orreq.w	r2, r2, #1
 8008750:	3018      	adds	r0, #24
 8008752:	4283      	cmp	r3, r0
 8008754:	bf08      	it	eq
 8008756:	f042 0201 	orreq.w	r2, r2, #1
 800875a:	3018      	adds	r0, #24
 800875c:	4283      	cmp	r3, r0
 800875e:	bf08      	it	eq
 8008760:	f042 0201 	orreq.w	r2, r2, #1
 8008764:	3018      	adds	r0, #24
 8008766:	4283      	cmp	r3, r0
 8008768:	bf08      	it	eq
 800876a:	f042 0201 	orreq.w	r2, r2, #1
 800876e:	2a00      	cmp	r2, #0
 8008770:	f47f ae20 	bne.w	80083b4 <HAL_DMA_IRQHandler+0xd4>
 8008774:	2e00      	cmp	r6, #0
 8008776:	f47f ae1d 	bne.w	80083b4 <HAL_DMA_IRQHandler+0xd4>
 800877a:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800877c:	2204      	movs	r2, #4
 800877e:	fa02 f20c 	lsl.w	r2, r2, ip
 8008782:	423a      	tst	r2, r7
 8008784:	f040 8094 	bne.w	80088b0 <HAL_DMA_IRQHandler+0x5d0>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008788:	2210      	movs	r2, #16
 800878a:	fa02 fc0c 	lsl.w	ip, r2, ip
 800878e:	ea17 0f0c 	tst.w	r7, ip
 8008792:	f43f aef1 	beq.w	8008578 <HAL_DMA_IRQHandler+0x298>
 8008796:	e684      	b.n	80084a2 <HAL_DMA_IRQHandler+0x1c2>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008798:	f023 0316 	bic.w	r3, r3, #22
 800879c:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800879e:	6953      	ldr	r3, [r2, #20]
 80087a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087a4:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80087a6:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 80087aa:	b39b      	cbz	r3, 8008814 <HAL_DMA_IRQHandler+0x534>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80087ac:	6813      	ldr	r3, [r2, #0]
 80087ae:	f023 0308 	bic.w	r3, r3, #8
 80087b2:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80087b4:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 80087b6:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 80087b8:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80087ba:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 80087be:	f8d9 3050 	ldr.w	r3, [r9, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80087c2:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 80087c4:	f889 5035 	strb.w	r5, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80087c8:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f47f af70 	bne.w	80086b2 <HAL_DMA_IRQHandler+0x3d2>
}
 80087d2:	b003      	add	sp, #12
 80087d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	0318      	lsls	r0, r3, #12
 80087dc:	f57f aeb7 	bpl.w	800854e <HAL_DMA_IRQHandler+0x26e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80087e0:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f47f aec3 	bne.w	8008570 <HAL_DMA_IRQHandler+0x290>
 80087ea:	e6c5      	b.n	8008578 <HAL_DMA_IRQHandler+0x298>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80087ec:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80087f0:	f47f af2c 	bne.w	800864c <HAL_DMA_IRQHandler+0x36c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80087f4:	6811      	ldr	r1, [r2, #0]
 80087f6:	f021 0110 	bic.w	r1, r1, #16
 80087fa:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80087fc:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 80087fe:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8008802:	f889 2035 	strb.w	r2, [r9, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8008806:	e721      	b.n	800864c <HAL_DMA_IRQHandler+0x36c>
            if(hdma->XferM1CpltCallback != NULL)
 8008808:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 800880c:	2b00      	cmp	r3, #0
 800880e:	f47f af20 	bne.w	8008652 <HAL_DMA_IRQHandler+0x372>
 8008812:	e720      	b.n	8008656 <HAL_DMA_IRQHandler+0x376>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008814:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1c7      	bne.n	80087ac <HAL_DMA_IRQHandler+0x4cc>
 800881c:	e7ca      	b.n	80087b4 <HAL_DMA_IRQHandler+0x4d4>
 800881e:	bf00      	nop
 8008820:	40020010 	.word	0x40020010
 8008824:	40020028 	.word	0x40020028
 8008828:	400204b8 	.word	0x400204b8
 800882c:	1b4e81b5 	.word	0x1b4e81b5
 8008830:	40020058 	.word	0x40020058
 8008834:	40020040 	.word	0x40020040
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008838:	4a4e      	ldr	r2, [pc, #312]	; (8008974 <HAL_DMA_IRQHandler+0x694>)
 800883a:	4d4f      	ldr	r5, [pc, #316]	; (8008978 <HAL_DMA_IRQHandler+0x698>)
 800883c:	42ab      	cmp	r3, r5
 800883e:	bf18      	it	ne
 8008840:	4293      	cmpne	r3, r2
 8008842:	f105 0514 	add.w	r5, r5, #20
 8008846:	bf0c      	ite	eq
 8008848:	2201      	moveq	r2, #1
 800884a:	2200      	movne	r2, #0
 800884c:	42ab      	cmp	r3, r5
 800884e:	bf08      	it	eq
 8008850:	f042 0201 	orreq.w	r2, r2, #1
 8008854:	3514      	adds	r5, #20
 8008856:	42ab      	cmp	r3, r5
 8008858:	bf08      	it	eq
 800885a:	f042 0201 	orreq.w	r2, r2, #1
 800885e:	3514      	adds	r5, #20
 8008860:	42ab      	cmp	r3, r5
 8008862:	bf08      	it	eq
 8008864:	f042 0201 	orreq.w	r2, r2, #1
 8008868:	3514      	adds	r5, #20
 800886a:	42ab      	cmp	r3, r5
 800886c:	bf08      	it	eq
 800886e:	f042 0201 	orreq.w	r2, r2, #1
 8008872:	3514      	adds	r5, #20
 8008874:	42ab      	cmp	r3, r5
 8008876:	bf08      	it	eq
 8008878:	f042 0201 	orreq.w	r2, r2, #1
 800887c:	b912      	cbnz	r2, 8008884 <HAL_DMA_IRQHandler+0x5a4>
 800887e:	4a3f      	ldr	r2, [pc, #252]	; (800897c <HAL_DMA_IRQHandler+0x69c>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d1a6      	bne.n	80087d2 <HAL_DMA_IRQHandler+0x4f2>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008884:	f8d9 505c 	ldr.w	r5, [r9, #92]	; 0x5c
 8008888:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800888a:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800888c:	f005 051f 	and.w	r5, r5, #31
 8008890:	40ae      	lsls	r6, r5
 8008892:	420e      	tst	r6, r1
 8008894:	d019      	beq.n	80088ca <HAL_DMA_IRQHandler+0x5ea>
 8008896:	0757      	lsls	r7, r2, #29
 8008898:	d517      	bpl.n	80088ca <HAL_DMA_IRQHandler+0x5ea>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800889a:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800889c:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800889e:	d54b      	bpl.n	8008938 <HAL_DMA_IRQHandler+0x658>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80088a0:	03d1      	lsls	r1, r2, #15
 80088a2:	d44f      	bmi.n	8008944 <HAL_DMA_IRQHandler+0x664>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80088a4:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f47f af02 	bne.w	80086b2 <HAL_DMA_IRQHandler+0x3d2>
 80088ae:	e790      	b.n	80087d2 <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80088b0:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80088b2:	2210      	movs	r2, #16
 80088b4:	fa02 fc0c 	lsl.w	ip, r2, ip
 80088b8:	ea17 0f0c 	tst.w	r7, ip
 80088bc:	f43f ae5c 	beq.w	8008578 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80088c0:	681a      	ldr	r2, [r3, #0]
 80088c2:	0752      	lsls	r2, r2, #29
 80088c4:	f57f ae58 	bpl.w	8008578 <HAL_DMA_IRQHandler+0x298>
 80088c8:	e634      	b.n	8008534 <HAL_DMA_IRQHandler+0x254>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80088ca:	2602      	movs	r6, #2
 80088cc:	40ae      	lsls	r6, r5
 80088ce:	420e      	tst	r6, r1
 80088d0:	d011      	beq.n	80088f6 <HAL_DMA_IRQHandler+0x616>
 80088d2:	0797      	lsls	r7, r2, #30
 80088d4:	d50f      	bpl.n	80088f6 <HAL_DMA_IRQHandler+0x616>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80088d6:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80088d8:	0414      	lsls	r4, r2, #16
 80088da:	d539      	bpl.n	8008950 <HAL_DMA_IRQHandler+0x670>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80088dc:	03d0      	lsls	r0, r2, #15
 80088de:	d443      	bmi.n	8008968 <HAL_DMA_IRQHandler+0x688>
          if(hdma->XferM1CpltCallback != NULL)
 80088e0:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f47f aee4 	bne.w	80086b2 <HAL_DMA_IRQHandler+0x3d2>
 80088ea:	e772      	b.n	80087d2 <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80088ec:	6813      	ldr	r3, [r2, #0]
 80088ee:	079f      	lsls	r7, r3, #30
 80088f0:	f57f aeb1 	bpl.w	8008656 <HAL_DMA_IRQHandler+0x376>
 80088f4:	e69b      	b.n	800862e <HAL_DMA_IRQHandler+0x34e>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80088f6:	2608      	movs	r6, #8
 80088f8:	40ae      	lsls	r6, r5
 80088fa:	420e      	tst	r6, r1
 80088fc:	f43f af69 	beq.w	80087d2 <HAL_DMA_IRQHandler+0x4f2>
 8008900:	0711      	lsls	r1, r2, #28
 8008902:	f57f af66 	bpl.w	80087d2 <HAL_DMA_IRQHandler+0x4f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008906:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8008908:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800890a:	f022 020e 	bic.w	r2, r2, #14
 800890e:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008910:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8008912:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008916:	fa03 f505 	lsl.w	r5, r3, r5
 800891a:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800891c:	f8c9 3054 	str.w	r3, [r9, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8008920:	f889 1034 	strb.w	r1, [r9, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8008924:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8008928:	2a00      	cmp	r2, #0
 800892a:	f43f af52 	beq.w	80087d2 <HAL_DMA_IRQHandler+0x4f2>
        hdma->XferErrorCallback(hdma);
 800892e:	4648      	mov	r0, r9
}
 8008930:	b003      	add	sp, #12
 8008932:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        hdma->XferErrorCallback(hdma);
 8008936:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008938:	0692      	lsls	r2, r2, #26
 800893a:	d403      	bmi.n	8008944 <HAL_DMA_IRQHandler+0x664>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	f022 0204 	bic.w	r2, r2, #4
 8008942:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8008944:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8008948:	2b00      	cmp	r3, #0
 800894a:	f47f aeb2 	bne.w	80086b2 <HAL_DMA_IRQHandler+0x3d2>
 800894e:	e740      	b.n	80087d2 <HAL_DMA_IRQHandler+0x4f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008950:	f012 0220 	ands.w	r2, r2, #32
 8008954:	d108      	bne.n	8008968 <HAL_DMA_IRQHandler+0x688>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008956:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8008958:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800895a:	f021 010a 	bic.w	r1, r1, #10
 800895e:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8008960:	f889 4035 	strb.w	r4, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8008964:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8008968:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 800896c:	2b00      	cmp	r3, #0
 800896e:	f47f aea0 	bne.w	80086b2 <HAL_DMA_IRQHandler+0x3d2>
 8008972:	e72e      	b.n	80087d2 <HAL_DMA_IRQHandler+0x4f2>
 8008974:	58025408 	.word	0x58025408
 8008978:	5802541c 	.word	0x5802541c
 800897c:	58025494 	.word	0x58025494

08008980 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008984:	680c      	ldr	r4, [r1, #0]
{
 8008986:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008988:	2c00      	cmp	r4, #0
 800898a:	f000 80a6 	beq.w	8008ada <HAL_GPIO_Init+0x15a>
 800898e:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008992:	4f8e      	ldr	r7, [pc, #568]	; (8008bcc <HAL_GPIO_Init+0x24c>)
  uint32_t position = 0x00U;
 8008994:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008996:	2201      	movs	r2, #1
 8008998:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 800899a:	ea12 0e04 	ands.w	lr, r2, r4
 800899e:	f000 8095 	beq.w	8008acc <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80089a2:	684d      	ldr	r5, [r1, #4]
 80089a4:	f005 0903 	and.w	r9, r5, #3
 80089a8:	f109 36ff 	add.w	r6, r9, #4294967295
 80089ac:	2e01      	cmp	r6, #1
 80089ae:	f240 8097 	bls.w	8008ae0 <HAL_GPIO_Init+0x160>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80089b2:	f1b9 0f03 	cmp.w	r9, #3
 80089b6:	f040 80d1 	bne.w	8008b5c <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80089ba:	fa09 f20c 	lsl.w	r2, r9, ip
 80089be:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 80089c2:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80089c4:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80089c8:	ea06 0808 	and.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80089cc:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 80089d0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80089d2:	d07b      	beq.n	8008acc <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089d4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80089d8:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80089dc:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089e0:	f042 0202 	orr.w	r2, r2, #2
 80089e4:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80089e8:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089ec:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80089f0:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 80089f4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80089f8:	f002 0202 	and.w	r2, r2, #2
 80089fc:	9201      	str	r2, [sp, #4]
 80089fe:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008a00:	220f      	movs	r2, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 8008a02:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008a06:	fa02 f209 	lsl.w	r2, r2, r9
 8008a0a:	ea26 0202 	bic.w	r2, r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008a0e:	4e70      	ldr	r6, [pc, #448]	; (8008bd0 <HAL_GPIO_Init+0x250>)
 8008a10:	42b0      	cmp	r0, r6
 8008a12:	d029      	beq.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008a14:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008a18:	42b0      	cmp	r0, r6
 8008a1a:	f000 80ac 	beq.w	8008b76 <HAL_GPIO_Init+0x1f6>
 8008a1e:	4e6d      	ldr	r6, [pc, #436]	; (8008bd4 <HAL_GPIO_Init+0x254>)
 8008a20:	42b0      	cmp	r0, r6
 8008a22:	f000 80ae 	beq.w	8008b82 <HAL_GPIO_Init+0x202>
 8008a26:	4e6c      	ldr	r6, [pc, #432]	; (8008bd8 <HAL_GPIO_Init+0x258>)
 8008a28:	42b0      	cmp	r0, r6
 8008a2a:	f000 809e 	beq.w	8008b6a <HAL_GPIO_Init+0x1ea>
 8008a2e:	4e6b      	ldr	r6, [pc, #428]	; (8008bdc <HAL_GPIO_Init+0x25c>)
 8008a30:	42b0      	cmp	r0, r6
 8008a32:	f000 80b2 	beq.w	8008b9a <HAL_GPIO_Init+0x21a>
 8008a36:	4e6a      	ldr	r6, [pc, #424]	; (8008be0 <HAL_GPIO_Init+0x260>)
 8008a38:	42b0      	cmp	r0, r6
 8008a3a:	f000 80b4 	beq.w	8008ba6 <HAL_GPIO_Init+0x226>
 8008a3e:	4e69      	ldr	r6, [pc, #420]	; (8008be4 <HAL_GPIO_Init+0x264>)
 8008a40:	42b0      	cmp	r0, r6
 8008a42:	f000 80a4 	beq.w	8008b8e <HAL_GPIO_Init+0x20e>
 8008a46:	4e68      	ldr	r6, [pc, #416]	; (8008be8 <HAL_GPIO_Init+0x268>)
 8008a48:	42b0      	cmp	r0, r6
 8008a4a:	f000 80b2 	beq.w	8008bb2 <HAL_GPIO_Init+0x232>
 8008a4e:	4e67      	ldr	r6, [pc, #412]	; (8008bec <HAL_GPIO_Init+0x26c>)
 8008a50:	42b0      	cmp	r0, r6
 8008a52:	f000 80b4 	beq.w	8008bbe <HAL_GPIO_Init+0x23e>
 8008a56:	4e66      	ldr	r6, [pc, #408]	; (8008bf0 <HAL_GPIO_Init+0x270>)
 8008a58:	42b0      	cmp	r0, r6
 8008a5a:	bf0c      	ite	eq
 8008a5c:	2609      	moveq	r6, #9
 8008a5e:	260a      	movne	r6, #10
 8008a60:	fa06 f909 	lsl.w	r9, r6, r9
 8008a64:	ea42 0209 	orr.w	r2, r2, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a68:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008a6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008a70:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8008a72:	ea6f 080e 	mvn.w	r8, lr
        temp = EXTI->RTSR1;
 8008a76:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8008a78:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8008a7c:	bf54      	ite	pl
 8008a7e:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8008a82:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 8008a86:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008a88:	02aa      	lsls	r2, r5, #10
        temp = EXTI->FTSR1;
 8008a8a:	6876      	ldr	r6, [r6, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8008a8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8008a90:	bf54      	ite	pl
 8008a92:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8008a96:	ea4e 0606 	orrmi.w	r6, lr, r6
        EXTI->FTSR1 = temp;
 8008a9a:	6056      	str	r6, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008a9c:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008aa0:	03aa      	lsls	r2, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008aa2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8008aa6:	bf54      	ite	pl
 8008aa8:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8008aac:	ea4e 0606 	orrmi.w	r6, lr, r6

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008ab0:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008ab2:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8008ab6:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8008aba:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 8008abe:	bf54      	ite	pl
 8008ac0:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8008ac4:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8008ac8:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 8008acc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008ace:	f10c 0c02 	add.w	ip, ip, #2
 8008ad2:	fa34 f203 	lsrs.w	r2, r4, r3
 8008ad6:	f47f af5e 	bne.w	8008996 <HAL_GPIO_Init+0x16>
  }
}
 8008ada:	b003      	add	sp, #12
 8008adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008ae0:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 8008ae4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008ae6:	fa08 f80c 	lsl.w	r8, r8, ip
 8008aea:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008aee:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008af0:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008af4:	fa06 f60c 	lsl.w	r6, r6, ip
 8008af8:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8008afc:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008afe:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 8008b02:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008b06:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008b08:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008b0c:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8008b0e:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8008b10:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008b12:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b16:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008b18:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b1c:	fa06 f60c 	lsl.w	r6, r6, ip
 8008b20:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 8008b24:	fa09 f20c 	lsl.w	r2, r9, ip
 8008b28:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008b2a:	f47f af4a 	bne.w	80089c2 <HAL_GPIO_Init+0x42>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b2e:	f003 0607 	and.w	r6, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8008b32:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b36:	ea4f 0b86 	mov.w	fp, r6, lsl #2
 8008b3a:	260f      	movs	r6, #15
 8008b3c:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8008b40:	fa06 f60b 	lsl.w	r6, r6, fp
        temp = GPIOx->AFR[position >> 3U];
 8008b44:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b48:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b4c:	690e      	ldr	r6, [r1, #16]
 8008b4e:	fa06 f60b 	lsl.w	r6, r6, fp
 8008b52:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8008b56:	f8c9 6020 	str.w	r6, [r9, #32]
 8008b5a:	e732      	b.n	80089c2 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008b5c:	f04f 0803 	mov.w	r8, #3
 8008b60:	fa08 f80c 	lsl.w	r8, r8, ip
 8008b64:	ea6f 0808 	mvn.w	r8, r8
 8008b68:	e7d2      	b.n	8008b10 <HAL_GPIO_Init+0x190>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008b6a:	2603      	movs	r6, #3
 8008b6c:	fa06 f909 	lsl.w	r9, r6, r9
 8008b70:	ea42 0209 	orr.w	r2, r2, r9
 8008b74:	e778      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008b76:	2601      	movs	r6, #1
 8008b78:	fa06 f909 	lsl.w	r9, r6, r9
 8008b7c:	ea42 0209 	orr.w	r2, r2, r9
 8008b80:	e772      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008b82:	2602      	movs	r6, #2
 8008b84:	fa06 f909 	lsl.w	r9, r6, r9
 8008b88:	ea42 0209 	orr.w	r2, r2, r9
 8008b8c:	e76c      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008b8e:	2606      	movs	r6, #6
 8008b90:	fa06 f909 	lsl.w	r9, r6, r9
 8008b94:	ea42 0209 	orr.w	r2, r2, r9
 8008b98:	e766      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008b9a:	2604      	movs	r6, #4
 8008b9c:	fa06 f909 	lsl.w	r9, r6, r9
 8008ba0:	ea42 0209 	orr.w	r2, r2, r9
 8008ba4:	e760      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008ba6:	2605      	movs	r6, #5
 8008ba8:	fa06 f909 	lsl.w	r9, r6, r9
 8008bac:	ea42 0209 	orr.w	r2, r2, r9
 8008bb0:	e75a      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008bb2:	2607      	movs	r6, #7
 8008bb4:	fa06 f909 	lsl.w	r9, r6, r9
 8008bb8:	ea42 0209 	orr.w	r2, r2, r9
 8008bbc:	e754      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008bbe:	2608      	movs	r6, #8
 8008bc0:	fa06 f909 	lsl.w	r9, r6, r9
 8008bc4:	ea42 0209 	orr.w	r2, r2, r9
 8008bc8:	e74e      	b.n	8008a68 <HAL_GPIO_Init+0xe8>
 8008bca:	bf00      	nop
 8008bcc:	58024400 	.word	0x58024400
 8008bd0:	58020000 	.word	0x58020000
 8008bd4:	58020800 	.word	0x58020800
 8008bd8:	58020c00 	.word	0x58020c00
 8008bdc:	58021000 	.word	0x58021000
 8008be0:	58021400 	.word	0x58021400
 8008be4:	58021800 	.word	0x58021800
 8008be8:	58021c00 	.word	0x58021c00
 8008bec:	58022000 	.word	0x58022000
 8008bf0:	58022400 	.word	0x58022400

08008bf4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008bf4:	6903      	ldr	r3, [r0, #16]
 8008bf6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8008bf8:	bf14      	ite	ne
 8008bfa:	2001      	movne	r0, #1
 8008bfc:	2000      	moveq	r0, #0
 8008bfe:	4770      	bx	lr

08008c00 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008c00:	b902      	cbnz	r2, 8008c04 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008c02:	0409      	lsls	r1, r1, #16
 8008c04:	6181      	str	r1, [r0, #24]
  }
}
 8008c06:	4770      	bx	lr

08008c08 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8008c08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008c0c:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8008c10:	4201      	tst	r1, r0
 8008c12:	d100      	bne.n	8008c16 <HAL_GPIO_EXTI_IRQHandler+0xe>
 8008c14:	4770      	bx	lr
{
 8008c16:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008c18:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008c1c:	f7f8 fc28 	bl	8001470 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8008c20:	bd08      	pop	{r3, pc}
 8008c22:	bf00      	nop

08008c24 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d05e      	beq.n	8008ce6 <HAL_LPTIM_Init+0xc2>
{
 8008c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008c2a:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8008c2e:	4604      	mov	r4, r0
 8008c30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d051      	beq.n	8008cdc <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008c38:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008c3a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008c3c:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008c40:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008c44:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 8008c46:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008c48:	d03c      	beq.n	8008cc4 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008c4a:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 8008c4e:	d039      	beq.n	8008cc4 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008c50:	6962      	ldr	r2, [r4, #20]
 8008c52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d003      	beq.n	8008c62 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008c5a:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8008c5e:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008c62:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 8008c64:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008c66:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 8008c68:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8008c6a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008c6c:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008c6e:	4e22      	ldr	r6, [pc, #136]	; (8008cf8 <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 8008c70:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008c72:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008c74:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008c76:	b1ed      	cbz	r5, 8008cb4 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008c78:	2d01      	cmp	r5, #1
 8008c7a:	d11f      	bne.n	8008cbc <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008c7c:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 8008c80:	4328      	orrs	r0, r5
 8008c82:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008c84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008c88:	4282      	cmp	r2, r0
 8008c8a:	d004      	beq.n	8008c96 <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008c8c:	69a0      	ldr	r0, [r4, #24]
 8008c8e:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 8008c90:	69e0      	ldr	r0, [r4, #28]
 8008c92:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008c94:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8008c96:	4a19      	ldr	r2, [pc, #100]	; (8008cfc <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 8008c98:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8008c9a:	4291      	cmp	r1, r2
 8008c9c:	d015      	beq.n	8008cca <HAL_LPTIM_Init+0xa6>
 8008c9e:	4b18      	ldr	r3, [pc, #96]	; (8008d00 <HAL_LPTIM_Init+0xdc>)
 8008ca0:	4299      	cmp	r1, r3
 8008ca2:	d012      	beq.n	8008cca <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8008ca4:	4b17      	ldr	r3, [pc, #92]	; (8008d04 <HAL_LPTIM_Init+0xe0>)
 8008ca6:	4299      	cmp	r1, r3
 8008ca8:	d01f      	beq.n	8008cea <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008caa:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8008cac:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008cae:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8008cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008cb4:	69e0      	ldr	r0, [r4, #28]
 8008cb6:	6925      	ldr	r5, [r4, #16]
 8008cb8:	4328      	orrs	r0, r5
 8008cba:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008cbc:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 8008cc0:	d1e0      	bne.n	8008c84 <HAL_LPTIM_Init+0x60>
 8008cc2:	e7db      	b.n	8008c7c <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8008cc4:	f020 001e 	bic.w	r0, r0, #30
 8008cc8:	e7c2      	b.n	8008c50 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008cca:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8008cce:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8008cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8008cdc:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8008ce0:	f7fc fcda 	bl	8005698 <HAL_LPTIM_MspInit>
 8008ce4:	e7a8      	b.n	8008c38 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8008ce6:	2001      	movs	r0, #1
}
 8008ce8:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8008cea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8008cec:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8008cee:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8008cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cf8:	ff19f1fe 	.word	0xff19f1fe
 8008cfc:	40002400 	.word	0x40002400
 8008d00:	58002400 	.word	0x58002400
 8008d04:	58002800 	.word	0x58002800

08008d08 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d0a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	f000 8088 	beq.w	8008e22 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008d12:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8008d16:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8008d18:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008d1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d079      	beq.n	8008e16 <HAL_PCD_Init+0x10e>
 8008d22:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008d24:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008d26:	462e      	mov	r6, r5
 8008d28:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8008d2a:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008d2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008d30:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008d32:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8008d36:	bf08      	it	eq
 8008d38:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8008d3a:	f004 f9b1 	bl	800d0a0 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008d3e:	f856 eb10 	ldr.w	lr, [r6], #16
 8008d42:	46b4      	mov	ip, r6
 8008d44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008d48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d4a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008d4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d50:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8008d54:	e884 0003 	stmia.w	r4, {r0, r1}
 8008d58:	4670      	mov	r0, lr
 8008d5a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8008d5e:	f004 f87f 	bl	800ce60 <USB_CoreInit>
 8008d62:	4604      	mov	r4, r0
 8008d64:	b130      	cbz	r0, 8008d74 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8008d66:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008d68:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8008d6a:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008d6c:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 8008d70:	b00b      	add	sp, #44	; 0x2c
 8008d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008d74:	4601      	mov	r1, r0
 8008d76:	6828      	ldr	r0, [r5, #0]
 8008d78:	f004 f99a 	bl	800d0b0 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d7c:	6868      	ldr	r0, [r5, #4]
 8008d7e:	b358      	cbz	r0, 8008dd8 <HAL_PCD_Init+0xd0>
 8008d80:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 8008d82:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008d86:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 8008d88:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d8c:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 8008d90:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8008d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008d98:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d9c:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 8008da0:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008da4:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008da6:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8008daa:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008dac:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008db0:	d3ea      	bcc.n	8008d88 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 8008db2:	2200      	movs	r2, #0
 8008db4:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008db8:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8008dba:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8008dbe:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dc2:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 8008dc4:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dc8:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008dca:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008dce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008dd2:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dd6:	d3ed      	bcc.n	8008db4 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008dd8:	466c      	mov	r4, sp
 8008dda:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008ddc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008dde:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008de0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008de2:	e896 0003 	ldmia.w	r6, {r0, r1}
 8008de6:	e884 0003 	stmia.w	r4, {r0, r1}
 8008dea:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8008dee:	6828      	ldr	r0, [r5, #0]
 8008df0:	f004 f994 	bl	800d11c <USB_DevInit>
 8008df4:	4604      	mov	r4, r0
 8008df6:	2800      	cmp	r0, #0
 8008df8:	d1b5      	bne.n	8008d66 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 8008dfa:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8008dfc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8008dfe:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8008e02:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8008e04:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8008e08:	d00f      	beq.n	8008e2a <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8008e0a:	6828      	ldr	r0, [r5, #0]
 8008e0c:	f004 fe00 	bl	800da10 <USB_DevDisconnect>
}
 8008e10:	4620      	mov	r0, r4
 8008e12:	b00b      	add	sp, #44	; 0x2c
 8008e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8008e16:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8008e1a:	f005 fe55 	bl	800eac8 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 8008e1e:	6828      	ldr	r0, [r5, #0]
 8008e20:	e780      	b.n	8008d24 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 8008e22:	2401      	movs	r4, #1
}
 8008e24:	4620      	mov	r0, r4
 8008e26:	b00b      	add	sp, #44	; 0x2c
 8008e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	f000 fce0 	bl	80097f0 <HAL_PCDEx_ActivateLPM>
 8008e30:	e7eb      	b.n	8008e0a <HAL_PCD_Init+0x102>
 8008e32:	bf00      	nop

08008e34 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008e34:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8008e36:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 8008e3a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e3c:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d017      	beq.n	8008e72 <HAL_PCD_Start+0x3e>
 8008e42:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008e44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008e46:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 8008e48:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008e4c:	d009      	beq.n	8008e62 <HAL_PCD_Start+0x2e>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 8008e4e:	f004 f91f 	bl	800d090 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008e52:	6820      	ldr	r0, [r4, #0]
 8008e54:	f004 fdcc 	bl	800d9f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008e58:	2300      	movs	r3, #0

  return HAL_OK;
 8008e5a:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8008e5c:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 8008e60:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008e62:	69a3      	ldr	r3, [r4, #24]
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d0f2      	beq.n	8008e4e <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008e68:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e6e:	6383      	str	r3, [r0, #56]	; 0x38
 8008e70:	e7ed      	b.n	8008e4e <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 8008e72:	2002      	movs	r0, #2
}
 8008e74:	bd10      	pop	{r4, pc}
 8008e76:	bf00      	nop

08008e78 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e7c:	6807      	ldr	r7, [r0, #0]
{
 8008e7e:	b089      	sub	sp, #36	; 0x24
 8008e80:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008e82:	4638      	mov	r0, r7
 8008e84:	f004 fe02 	bl	800da8c <USB_GetMode>
 8008e88:	b110      	cbz	r0, 8008e90 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 8008e8a:	b009      	add	sp, #36	; 0x24
 8008e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008e90:	4683      	mov	fp, r0
 8008e92:	6820      	ldr	r0, [r4, #0]
 8008e94:	f004 fdcc 	bl	800da30 <USB_ReadInterrupts>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	d0f6      	beq.n	8008e8a <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008e9c:	6820      	ldr	r0, [r4, #0]
 8008e9e:	f004 fdc7 	bl	800da30 <USB_ReadInterrupts>
 8008ea2:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008ea6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008ea8:	d003      	beq.n	8008eb2 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008eaa:	6943      	ldr	r3, [r0, #20]
 8008eac:	f003 0302 	and.w	r3, r3, #2
 8008eb0:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008eb2:	f004 fdbd 	bl	800da30 <USB_ReadInterrupts>
 8008eb6:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008eba:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008ebc:	d012      	beq.n	8008ee4 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008ebe:	6983      	ldr	r3, [r0, #24]
 8008ec0:	f023 0310 	bic.w	r3, r3, #16
 8008ec4:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8008ec6:	6a3d      	ldr	r5, [r7, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008ec8:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008ecc:	f005 060f 	and.w	r6, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	f000 8261 	beq.w	8009398 <HAL_PCD_IRQHandler+0x520>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008ed6:	2b06      	cmp	r3, #6
 8008ed8:	f000 81b1 	beq.w	800923e <HAL_PCD_IRQHandler+0x3c6>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008edc:	6983      	ldr	r3, [r0, #24]
 8008ede:	f043 0310 	orr.w	r3, r3, #16
 8008ee2:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008ee4:	f004 fda4 	bl	800da30 <USB_ReadInterrupts>
 8008ee8:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008eec:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008eee:	f040 80cf 	bne.w	8009090 <HAL_PCD_IRQHandler+0x218>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008ef2:	f004 fd9d 	bl	800da30 <USB_ReadInterrupts>
 8008ef6:	f410 2f80 	tst.w	r0, #262144	; 0x40000
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008efa:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008efc:	d175      	bne.n	8008fea <HAL_PCD_IRQHandler+0x172>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008efe:	f004 fd97 	bl	800da30 <USB_ReadInterrupts>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	db5d      	blt.n	8008fc2 <HAL_PCD_IRQHandler+0x14a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008f06:	6820      	ldr	r0, [r4, #0]
 8008f08:	f004 fd92 	bl	800da30 <USB_ReadInterrupts>
 8008f0c:	0500      	lsls	r0, r0, #20
 8008f0e:	d44d      	bmi.n	8008fac <HAL_PCD_IRQHandler+0x134>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008f10:	6820      	ldr	r0, [r4, #0]
 8008f12:	f004 fd8d 	bl	800da30 <USB_ReadInterrupts>
 8008f16:	0102      	lsls	r2, r0, #4
 8008f18:	d514      	bpl.n	8008f44 <HAL_PCD_IRQHandler+0xcc>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008f1a:	6822      	ldr	r2, [r4, #0]
 8008f1c:	6953      	ldr	r3, [r2, #20]
 8008f1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f22:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8008f24:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	f040 8172 	bne.w	8009212 <HAL_PCD_IRQHandler+0x39a>
        hpcd->LPM_State = LPM_L1;
 8008f2e:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008f30:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 8008f32:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008f36:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008f38:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008f3c:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008f40:	f000 fc6e 	bl	8009820 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008f44:	6820      	ldr	r0, [r4, #0]
 8008f46:	f004 fd73 	bl	800da30 <USB_ReadInterrupts>
 8008f4a:	04c3      	lsls	r3, r0, #19
 8008f4c:	f100 8116 	bmi.w	800917c <HAL_PCD_IRQHandler+0x304>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008f50:	6820      	ldr	r0, [r4, #0]
 8008f52:	f004 fd6d 	bl	800da30 <USB_ReadInterrupts>
 8008f56:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8008f5a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008f5c:	f040 80f7 	bne.w	800914e <HAL_PCD_IRQHandler+0x2d6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008f60:	f004 fd66 	bl	800da30 <USB_ReadInterrupts>
 8008f64:	0707      	lsls	r7, r0, #28
 8008f66:	f100 80e9 	bmi.w	800913c <HAL_PCD_IRQHandler+0x2c4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008f6a:	6820      	ldr	r0, [r4, #0]
 8008f6c:	f004 fd60 	bl	800da30 <USB_ReadInterrupts>
 8008f70:	02c6      	lsls	r6, r0, #11
 8008f72:	f100 80d9 	bmi.w	8009128 <HAL_PCD_IRQHandler+0x2b0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008f76:	6820      	ldr	r0, [r4, #0]
 8008f78:	f004 fd5a 	bl	800da30 <USB_ReadInterrupts>
 8008f7c:	0285      	lsls	r5, r0, #10
 8008f7e:	f100 80c9 	bmi.w	8009114 <HAL_PCD_IRQHandler+0x29c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008f82:	6820      	ldr	r0, [r4, #0]
 8008f84:	f004 fd54 	bl	800da30 <USB_ReadInterrupts>
 8008f88:	0040      	lsls	r0, r0, #1
 8008f8a:	f100 80ba 	bmi.w	8009102 <HAL_PCD_IRQHandler+0x28a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008f8e:	6820      	ldr	r0, [r4, #0]
 8008f90:	f004 fd4e 	bl	800da30 <USB_ReadInterrupts>
 8008f94:	0741      	lsls	r1, r0, #29
 8008f96:	f57f af78 	bpl.w	8008e8a <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008f9e:	076a      	lsls	r2, r5, #29
 8008fa0:	f100 821b 	bmi.w	80093da <HAL_PCD_IRQHandler+0x562>
      hpcd->Instance->GOTGINT |= temp;
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	432a      	orrs	r2, r5
 8008fa8:	605a      	str	r2, [r3, #4]
 8008faa:	e76e      	b.n	8008e8a <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008fac:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8008fb0:	07d9      	lsls	r1, r3, #31
 8008fb2:	f100 820e 	bmi.w	80093d2 <HAL_PCD_IRQHandler+0x55a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008fb6:	6820      	ldr	r0, [r4, #0]
 8008fb8:	6943      	ldr	r3, [r0, #20]
 8008fba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008fbe:	6143      	str	r3, [r0, #20]
 8008fc0:	e7a7      	b.n	8008f12 <HAL_PCD_IRQHandler+0x9a>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008fc2:	f8d7 2804 	ldr.w	r2, [r7, #2052]	; 0x804
 8008fc6:	f022 0201 	bic.w	r2, r2, #1
 8008fca:	f8c7 2804 	str.w	r2, [r7, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8008fce:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	f000 812c 	beq.w	8009230 <HAL_PCD_IRQHandler+0x3b8>
        HAL_PCD_ResumeCallback(hpcd);
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f005 fe1f 	bl	800ec1c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008fde:	6820      	ldr	r0, [r4, #0]
 8008fe0:	6943      	ldr	r3, [r0, #20]
 8008fe2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fe6:	6143      	str	r3, [r0, #20]
 8008fe8:	e78e      	b.n	8008f08 <HAL_PCD_IRQHandler+0x90>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008fea:	f004 fd2d 	bl	800da48 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 8008fee:	4680      	mov	r8, r0
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008ff0:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 8008ff2:	f1b8 0f00 	cmp.w	r8, #0
 8008ff6:	d082      	beq.n	8008efe <HAL_PCD_IRQHandler+0x86>
      epnum = 0U;
 8008ff8:	f04f 0a00 	mov.w	sl, #0
 8008ffc:	f507 6910 	add.w	r9, r7, #2304	; 0x900
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009000:	9703      	str	r7, [sp, #12]
 8009002:	4626      	mov	r6, r4
 8009004:	4657      	mov	r7, sl
 8009006:	f8cd b010 	str.w	fp, [sp, #16]
 800900a:	e009      	b.n	8009020 <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 800900c:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 8009010:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 8009014:	f106 061c 	add.w	r6, r6, #28
 8009018:	f109 0920 	add.w	r9, r9, #32
 800901c:	f000 8124 	beq.w	8009268 <HAL_PCD_IRQHandler+0x3f0>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009020:	f018 0f01 	tst.w	r8, #1
 8009024:	d0f2      	beq.n	800900c <HAL_PCD_IRQHandler+0x194>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009026:	fa5f fa87 	uxtb.w	sl, r7
 800902a:	4651      	mov	r1, sl
 800902c:	f004 fd1e 	bl	800da6c <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009030:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009032:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009034:	d515      	bpl.n	8009062 <HAL_PCD_IRQHandler+0x1ea>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009036:	9903      	ldr	r1, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009038:	f007 030f 	and.w	r3, r7, #15
 800903c:	2201      	movs	r2, #1
 800903e:	409a      	lsls	r2, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009040:	f8d1 3834 	ldr.w	r3, [r1, #2100]	; 0x834
 8009044:	ea23 0302 	bic.w	r3, r3, r2
 8009048:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800904c:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 800904e:	6921      	ldr	r1, [r4, #16]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009050:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 8009054:	4299      	cmp	r1, r3
 8009056:	f000 81c5 	beq.w	80093e4 <HAL_PCD_IRQHandler+0x56c>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800905a:	4651      	mov	r1, sl
 800905c:	4620      	mov	r0, r4
 800905e:	f005 fda1 	bl	800eba4 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009062:	0728      	lsls	r0, r5, #28
 8009064:	d502      	bpl.n	800906c <HAL_PCD_IRQHandler+0x1f4>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009066:	2308      	movs	r3, #8
 8009068:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800906c:	06e9      	lsls	r1, r5, #27
 800906e:	d502      	bpl.n	8009076 <HAL_PCD_IRQHandler+0x1fe>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009070:	2310      	movs	r3, #16
 8009072:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009076:	066a      	lsls	r2, r5, #25
 8009078:	d502      	bpl.n	8009080 <HAL_PCD_IRQHandler+0x208>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800907a:	2340      	movs	r3, #64	; 0x40
 800907c:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009080:	07ab      	lsls	r3, r5, #30
 8009082:	f100 8181 	bmi.w	8009388 <HAL_PCD_IRQHandler+0x510>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009086:	062d      	lsls	r5, r5, #24
 8009088:	f100 812a 	bmi.w	80092e0 <HAL_PCD_IRQHandler+0x468>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800908c:	6820      	ldr	r0, [r4, #0]
 800908e:	e7bd      	b.n	800900c <HAL_PCD_IRQHandler+0x194>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009090:	f004 fcd2 	bl	800da38 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8009094:	4605      	mov	r5, r0
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009096:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 8009098:	2d00      	cmp	r5, #0
 800909a:	f43f af2a 	beq.w	8008ef2 <HAL_PCD_IRQHandler+0x7a>
 800909e:	f507 6630 	add.w	r6, r7, #2816	; 0xb00
 80090a2:	46a2      	mov	sl, r4
      epnum = 0U;
 80090a4:	f04f 0800 	mov.w	r8, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80090a8:	9703      	str	r7, [sp, #12]
 80090aa:	e008      	b.n	80090be <HAL_PCD_IRQHandler+0x246>
      while (ep_intr != 0U)
 80090ac:	086d      	lsrs	r5, r5, #1
        epnum++;
 80090ae:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 80090b2:	f106 0620 	add.w	r6, r6, #32
 80090b6:	f10a 0a1c 	add.w	sl, sl, #28
 80090ba:	f000 80d3 	beq.w	8009264 <HAL_PCD_IRQHandler+0x3ec>
        if ((ep_intr & 0x1U) != 0U)
 80090be:	07ef      	lsls	r7, r5, #31
 80090c0:	d5f4      	bpl.n	80090ac <HAL_PCD_IRQHandler+0x234>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80090c2:	fa5f f788 	uxtb.w	r7, r8
 80090c6:	4639      	mov	r1, r7
 80090c8:	f004 fcc6 	bl	800da58 <USB_ReadDevOutEPInterrupt>
 80090cc:	4681      	mov	r9, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80090ce:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80090d0:	f019 0f01 	tst.w	r9, #1
 80090d4:	f040 80e5 	bne.w	80092a2 <HAL_PCD_IRQHandler+0x42a>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80090d8:	f019 0f08 	tst.w	r9, #8
 80090dc:	f040 80c7 	bne.w	800926e <HAL_PCD_IRQHandler+0x3f6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80090e0:	f019 0f10 	tst.w	r9, #16
 80090e4:	d001      	beq.n	80090ea <HAL_PCD_IRQHandler+0x272>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80090e6:	2310      	movs	r3, #16
 80090e8:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80090ea:	f019 0f20 	tst.w	r9, #32
 80090ee:	d001      	beq.n	80090f4 <HAL_PCD_IRQHandler+0x27c>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80090f0:	2320      	movs	r3, #32
 80090f2:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80090f4:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 80090f8:	d0d8      	beq.n	80090ac <HAL_PCD_IRQHandler+0x234>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80090fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090fe:	60b3      	str	r3, [r6, #8]
 8009100:	e7d4      	b.n	80090ac <HAL_PCD_IRQHandler+0x234>
      HAL_PCD_ConnectCallback(hpcd);
 8009102:	4620      	mov	r0, r4
 8009104:	f005 fd96 	bl	800ec34 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009108:	6820      	ldr	r0, [r4, #0]
 800910a:	6943      	ldr	r3, [r0, #20]
 800910c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009110:	6143      	str	r3, [r0, #20]
 8009112:	e73d      	b.n	8008f90 <HAL_PCD_IRQHandler+0x118>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009114:	4620      	mov	r0, r4
 8009116:	2100      	movs	r1, #0
 8009118:	f005 fd84 	bl	800ec24 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800911c:	6820      	ldr	r0, [r4, #0]
 800911e:	6943      	ldr	r3, [r0, #20]
 8009120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009124:	6143      	str	r3, [r0, #20]
 8009126:	e72d      	b.n	8008f84 <HAL_PCD_IRQHandler+0x10c>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009128:	4620      	mov	r0, r4
 800912a:	2100      	movs	r1, #0
 800912c:	f005 fd7e 	bl	800ec2c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009130:	6820      	ldr	r0, [r4, #0]
 8009132:	6943      	ldr	r3, [r0, #20]
 8009134:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009138:	6143      	str	r3, [r0, #20]
 800913a:	e71d      	b.n	8008f78 <HAL_PCD_IRQHandler+0x100>
      HAL_PCD_SOFCallback(hpcd);
 800913c:	4620      	mov	r0, r4
 800913e:	f005 fd3b 	bl	800ebb8 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009142:	6820      	ldr	r0, [r4, #0]
 8009144:	6943      	ldr	r3, [r0, #20]
 8009146:	f003 0308 	and.w	r3, r3, #8
 800914a:	6143      	str	r3, [r0, #20]
 800914c:	e70e      	b.n	8008f6c <HAL_PCD_IRQHandler+0xf4>
      (void)USB_ActivateSetup(hpcd->Instance);
 800914e:	f004 fca1 	bl	800da94 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009152:	6820      	ldr	r0, [r4, #0]
 8009154:	f004 f91a 	bl	800d38c <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009158:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800915a:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800915c:	f001 f900 	bl	800a360 <HAL_RCC_GetHCLKFreq>
 8009160:	7b22      	ldrb	r2, [r4, #12]
 8009162:	4601      	mov	r1, r0
 8009164:	4628      	mov	r0, r5
 8009166:	f003 ff19 	bl	800cf9c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800916a:	4620      	mov	r0, r4
 800916c:	f005 fd28 	bl	800ebc0 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009170:	6820      	ldr	r0, [r4, #0]
 8009172:	6943      	ldr	r3, [r0, #20]
 8009174:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009178:	6143      	str	r3, [r0, #20]
 800917a:	e6f1      	b.n	8008f60 <HAL_PCD_IRQHandler+0xe8>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800917c:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 8009180:	f507 6500 	add.w	r5, r7, #2048	; 0x800
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009184:	2110      	movs	r1, #16
 8009186:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009188:	f023 0301 	bic.w	r3, r3, #1
 800918c:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800918e:	f004 f8d5 	bl	800d33c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009192:	6860      	ldr	r0, [r4, #4]
 8009194:	b1e0      	cbz	r0, 80091d0 <HAL_PCD_IRQHandler+0x358>
 8009196:	f507 6310 	add.w	r3, r7, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800919a:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800919e:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80091a0:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80091a4:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80091a6:	3320      	adds	r3, #32
 80091a8:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80091aa:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80091ae:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80091b2:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091b6:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80091ba:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80091be:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80091c2:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80091c6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80091ca:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80091ce:	d1e6      	bne.n	800919e <HAL_PCD_IRQHandler+0x326>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80091d0:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80091d2:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80091d4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80091d8:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80091da:	b9f2      	cbnz	r2, 800921a <HAL_PCD_IRQHandler+0x3a2>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80091dc:	696a      	ldr	r2, [r5, #20]
 80091de:	f242 032b 	movw	r3, #8235	; 0x202b
 80091e2:	4313      	orrs	r3, r2
 80091e4:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80091e6:	692b      	ldr	r3, [r5, #16]
 80091e8:	f043 030b 	orr.w	r3, r3, #11
 80091ec:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80091ee:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80091f2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80091f6:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80091f8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80091fc:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80091fe:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009202:	f004 fc5d 	bl	800dac0 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009206:	6820      	ldr	r0, [r4, #0]
 8009208:	6943      	ldr	r3, [r0, #20]
 800920a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800920e:	6143      	str	r3, [r0, #20]
 8009210:	e69f      	b.n	8008f52 <HAL_PCD_IRQHandler+0xda>
        HAL_PCD_SuspendCallback(hpcd);
 8009212:	4620      	mov	r0, r4
 8009214:	f005 fcea 	bl	800ebec <HAL_PCD_SuspendCallback>
 8009218:	e694      	b.n	8008f44 <HAL_PCD_IRQHandler+0xcc>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800921a:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800921e:	f043 030b 	orr.w	r3, r3, #11
 8009222:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009226:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8009228:	f043 030b 	orr.w	r3, r3, #11
 800922c:	646b      	str	r3, [r5, #68]	; 0x44
 800922e:	e7de      	b.n	80091ee <HAL_PCD_IRQHandler+0x376>
        hpcd->LPM_State = LPM_L0;
 8009230:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009232:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8009234:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009238:	f000 faf2 	bl	8009820 <HAL_PCDEx_LPM_Callback>
 800923c:	e6cf      	b.n	8008fde <HAL_PCD_IRQHandler+0x166>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800923e:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009242:	2208      	movs	r2, #8
 8009244:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8009248:	4638      	mov	r0, r7
 800924a:	f004 fb39 	bl	800d8c0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800924e:	f3c5 130a 	ubfx	r3, r5, #4, #11
 8009252:	eb04 0286 	add.w	r2, r4, r6, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009256:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009258:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 800925c:	440b      	add	r3, r1
 800925e:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8009262:	e63b      	b.n	8008edc <HAL_PCD_IRQHandler+0x64>
 8009264:	9f03      	ldr	r7, [sp, #12]
 8009266:	e644      	b.n	8008ef2 <HAL_PCD_IRQHandler+0x7a>
 8009268:	e9dd 7b03 	ldrd	r7, fp, [sp, #12]
 800926c:	e647      	b.n	8008efe <HAL_PCD_IRQHandler+0x86>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800926e:	2208      	movs	r2, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009270:	eb00 1348 	add.w	r3, r0, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009274:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800927a:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800927c:	4890      	ldr	r0, [pc, #576]	; (80094c0 <HAL_PCD_IRQHandler+0x648>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800927e:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009280:	4282      	cmp	r2, r0
 8009282:	f240 80c0 	bls.w	8009406 <HAL_PCD_IRQHandler+0x58e>
 8009286:	040a      	lsls	r2, r1, #16
 8009288:	d502      	bpl.n	8009290 <HAL_PCD_IRQHandler+0x418>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800928a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800928e:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009290:	4620      	mov	r0, r4
 8009292:	f005 fc77 	bl	800eb84 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009296:	6921      	ldr	r1, [r4, #16]
 8009298:	2901      	cmp	r1, #1
 800929a:	f000 80df 	beq.w	800945c <HAL_PCD_IRQHandler+0x5e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800929e:	6820      	ldr	r0, [r4, #0]
 80092a0:	e71e      	b.n	80090e0 <HAL_PCD_IRQHandler+0x268>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80092a2:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 80092a4:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80092a6:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80092a8:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 80092ac:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80092ae:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80092b2:	eb02 1248 	add.w	r2, r2, r8, lsl #5
 80092b6:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 80092b8:	f000 80aa 	beq.w	8009410 <HAL_PCD_IRQHandler+0x598>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80092bc:	4981      	ldr	r1, [pc, #516]	; (80094c4 <HAL_PCD_IRQHandler+0x64c>)
 80092be:	458c      	cmp	ip, r1
 80092c0:	f000 80bf 	beq.w	8009442 <HAL_PCD_IRQHandler+0x5ca>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80092c4:	f1b8 0f00 	cmp.w	r8, #0
 80092c8:	d104      	bne.n	80092d4 <HAL_PCD_IRQHandler+0x45c>
 80092ca:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 80092ce:	2a00      	cmp	r2, #0
 80092d0:	f000 80ef 	beq.w	80094b2 <HAL_PCD_IRQHandler+0x63a>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80092d4:	4620      	mov	r0, r4
 80092d6:	4639      	mov	r1, r7
 80092d8:	f005 fc5a 	bl	800eb90 <HAL_PCD_DataOutStageCallback>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092dc:	6820      	ldr	r0, [r4, #0]
 80092de:	e6fb      	b.n	80090d8 <HAL_PCD_IRQHandler+0x260>
  if (ep->xfer_count > ep->xfer_len)
 80092e0:	e9d6 5314 	ldrd	r5, r3, [r6, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092e4:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 80092e8:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80092ea:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 80092ec:	f63f ae8e 	bhi.w	800900c <HAL_PCD_IRQHandler+0x194>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80092f0:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 80092f4:	6c71      	ldr	r1, [r6, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092f6:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80092fa:	eb02 1247 	add.w	r2, r2, r7, lsl #5
 80092fe:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 8009300:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 8009302:	428a      	cmp	r2, r1
 8009304:	bf28      	it	cs
 8009306:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009308:	9905      	ldr	r1, [sp, #20]
 800930a:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800930c:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800930e:	b289      	uxth	r1, r1
 8009310:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 8009314:	f0c0 8091 	bcc.w	800943a <HAL_PCD_IRQHandler+0x5c2>
 8009318:	464a      	mov	r2, r9
 800931a:	9706      	str	r7, [sp, #24]
 800931c:	46c1      	mov	r9, r8
 800931e:	4627      	mov	r7, r4
 8009320:	46d0      	mov	r8, sl
 8009322:	9c05      	ldr	r4, [sp, #20]
 8009324:	4692      	mov	sl, r2
 8009326:	e018      	b.n	800935a <HAL_PCD_IRQHandler+0x4e2>
 8009328:	6c73      	ldr	r3, [r6, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800932a:	4642      	mov	r2, r8
 800932c:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 800932e:	4658      	mov	r0, fp
 8009330:	429d      	cmp	r5, r3
 8009332:	bf28      	it	cs
 8009334:	461d      	movcs	r5, r3
 8009336:	7c3b      	ldrb	r3, [r7, #16]
 8009338:	9300      	str	r3, [sp, #0]
 800933a:	b2ab      	uxth	r3, r5
 800933c:	f004 faaa 	bl	800d894 <USB_WritePacket>
    ep->xfer_buff  += len;
 8009340:	6cb3      	ldr	r3, [r6, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009342:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 8009344:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009346:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 8009348:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 800934a:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800934c:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 800934e:	3503      	adds	r5, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009350:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 8009354:	6573      	str	r3, [r6, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009356:	d368      	bcc.n	800942a <HAL_PCD_IRQHandler+0x5b2>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009358:	6d35      	ldr	r5, [r6, #80]	; 0x50
 800935a:	42ab      	cmp	r3, r5
    len = ep->xfer_len - ep->xfer_count;
 800935c:	eba5 0503 	sub.w	r5, r5, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009360:	d3e2      	bcc.n	8009328 <HAL_PCD_IRQHandler+0x4b0>
 8009362:	463c      	mov	r4, r7
 8009364:	46c8      	mov	r8, r9
 8009366:	9f06      	ldr	r7, [sp, #24]
 8009368:	46d1      	mov	r9, sl
 800936a:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800936e:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009370:	2201      	movs	r2, #1
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009372:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009374:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009378:	f007 030f 	and.w	r3, r7, #15
 800937c:	409a      	lsls	r2, r3
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800937e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8009380:	ea23 0302 	bic.w	r3, r3, r2
 8009384:	634b      	str	r3, [r1, #52]	; 0x34
 8009386:	e641      	b.n	800900c <HAL_PCD_IRQHandler+0x194>
            (void)USB_FlushTxFifo(USBx, epnum);
 8009388:	4639      	mov	r1, r7
 800938a:	9803      	ldr	r0, [sp, #12]
 800938c:	f003 ffd6 	bl	800d33c <USB_FlushTxFifo>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009390:	2302      	movs	r3, #2
 8009392:	f8c9 3008 	str.w	r3, [r9, #8]
 8009396:	e676      	b.n	8009086 <HAL_PCD_IRQHandler+0x20e>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009398:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800939c:	421d      	tst	r5, r3
 800939e:	f43f ad9d 	beq.w	8008edc <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80093a2:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 80093a6:	f3c5 120a 	ubfx	r2, r5, #4, #11
 80093aa:	4638      	mov	r0, r7
 80093ac:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80093b0:	4615      	mov	r5, r2
 80093b2:	f8d6 1208 	ldr.w	r1, [r6, #520]	; 0x208
 80093b6:	f004 fa83 	bl	800d8c0 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80093ba:	f8d6 3208 	ldr.w	r3, [r6, #520]	; 0x208
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80093be:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80093c0:	442b      	add	r3, r5
 80093c2:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80093c6:	f8d6 3214 	ldr.w	r3, [r6, #532]	; 0x214
 80093ca:	442b      	add	r3, r5
 80093cc:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
 80093d0:	e584      	b.n	8008edc <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 80093d2:	4620      	mov	r0, r4
 80093d4:	f005 fc0a 	bl	800ebec <HAL_PCD_SuspendCallback>
 80093d8:	e5ed      	b.n	8008fb6 <HAL_PCD_IRQHandler+0x13e>
        HAL_PCD_DisconnectCallback(hpcd);
 80093da:	4620      	mov	r0, r4
 80093dc:	f005 fc2e 	bl	800ec3c <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= temp;
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	e5df      	b.n	8008fa4 <HAL_PCD_IRQHandler+0x12c>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80093e4:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 80093e8:	4413      	add	r3, r2
 80093ea:	64b3      	str	r3, [r6, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80093ec:	2f00      	cmp	r7, #0
 80093ee:	f47f ae34 	bne.w	800905a <HAL_PCD_IRQHandler+0x1e2>
 80093f2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f47f ae30 	bne.w	800905a <HAL_PCD_IRQHandler+0x1e2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80093fa:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80093fe:	6820      	ldr	r0, [r4, #0]
 8009400:	f004 fb5e 	bl	800dac0 <USB_EP0_OutStart>
 8009404:	e629      	b.n	800905a <HAL_PCD_IRQHandler+0x1e2>
  HAL_PCD_SetupStageCallback(hpcd);
 8009406:	4620      	mov	r0, r4
 8009408:	f005 fbbc 	bl	800eb84 <HAL_PCD_SetupStageCallback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800940c:	6820      	ldr	r0, [r4, #0]
 800940e:	e667      	b.n	80090e0 <HAL_PCD_IRQHandler+0x268>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009410:	0719      	lsls	r1, r3, #28
 8009412:	d51e      	bpl.n	8009452 <HAL_PCD_IRQHandler+0x5da>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009414:	492a      	ldr	r1, [pc, #168]	; (80094c0 <HAL_PCD_IRQHandler+0x648>)
 8009416:	458c      	cmp	ip, r1
 8009418:	f67f ae5e 	bls.w	80090d8 <HAL_PCD_IRQHandler+0x260>
 800941c:	041f      	lsls	r7, r3, #16
 800941e:	f57f ae5b 	bpl.w	80090d8 <HAL_PCD_IRQHandler+0x260>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009426:	6093      	str	r3, [r2, #8]
 8009428:	e656      	b.n	80090d8 <HAL_PCD_IRQHandler+0x260>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800942a:	463c      	mov	r4, r7
 800942c:	46c8      	mov	r8, r9
 800942e:	9f06      	ldr	r7, [sp, #24]
 8009430:	46d1      	mov	r9, sl
 8009432:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 8009436:	6d35      	ldr	r5, [r6, #80]	; 0x50
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009438:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 800943a:	42ab      	cmp	r3, r5
 800943c:	f4ff ade6 	bcc.w	800900c <HAL_PCD_IRQHandler+0x194>
 8009440:	e795      	b.n	800936e <HAL_PCD_IRQHandler+0x4f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009442:	0419      	lsls	r1, r3, #16
 8009444:	d4ed      	bmi.n	8009422 <HAL_PCD_IRQHandler+0x5aa>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009446:	0699      	lsls	r1, r3, #26
 8009448:	f57f af44 	bpl.w	80092d4 <HAL_PCD_IRQHandler+0x45c>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800944c:	2120      	movs	r1, #32
 800944e:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009450:	e740      	b.n	80092d4 <HAL_PCD_IRQHandler+0x45c>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009452:	0699      	lsls	r1, r3, #26
 8009454:	d508      	bpl.n	8009468 <HAL_PCD_IRQHandler+0x5f0>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009456:	2320      	movs	r3, #32
 8009458:	6093      	str	r3, [r2, #8]
 800945a:	e63d      	b.n	80090d8 <HAL_PCD_IRQHandler+0x260>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800945c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009460:	6820      	ldr	r0, [r4, #0]
 8009462:	f004 fb2d 	bl	800dac0 <USB_EP0_OutStart>
 8009466:	e71a      	b.n	800929e <HAL_PCD_IRQHandler+0x426>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009468:	f013 0f28 	tst.w	r3, #40	; 0x28
 800946c:	f47f ae34 	bne.w	80090d8 <HAL_PCD_IRQHandler+0x260>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009470:	4913      	ldr	r1, [pc, #76]	; (80094c0 <HAL_PCD_IRQHandler+0x648>)
 8009472:	458c      	cmp	ip, r1
 8009474:	d901      	bls.n	800947a <HAL_PCD_IRQHandler+0x602>
 8009476:	041b      	lsls	r3, r3, #16
 8009478:	d4d3      	bmi.n	8009422 <HAL_PCD_IRQHandler+0x5aa>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800947a:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800947c:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009480:	f3c2 0212 	ubfx	r2, r2, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009484:	1a8a      	subs	r2, r1, r2
        hpcd->OUT_ep[epnum].xfer_count =
 8009486:	f8ca 2214 	str.w	r2, [sl, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800948a:	f8da 2208 	ldr.w	r2, [sl, #520]	; 0x208
 800948e:	440a      	add	r2, r1
 8009490:	f8ca 2208 	str.w	r2, [sl, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009494:	f1b8 0f00 	cmp.w	r8, #0
 8009498:	f47f af1c 	bne.w	80092d4 <HAL_PCD_IRQHandler+0x45c>
 800949c:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 80094a0:	2a00      	cmp	r2, #0
 80094a2:	f47f af17 	bne.w	80092d4 <HAL_PCD_IRQHandler+0x45c>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80094a6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80094aa:	2101      	movs	r1, #1
 80094ac:	f004 fb08 	bl	800dac0 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80094b0:	e710      	b.n	80092d4 <HAL_PCD_IRQHandler+0x45c>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80094b2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80094b6:	4641      	mov	r1, r8
 80094b8:	f004 fb02 	bl	800dac0 <USB_EP0_OutStart>
 80094bc:	e70a      	b.n	80092d4 <HAL_PCD_IRQHandler+0x45c>
 80094be:	bf00      	nop
 80094c0:	4f54300a 	.word	0x4f54300a
 80094c4:	4f54310a 	.word	0x4f54310a

080094c8 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80094c8:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80094cc:	2a01      	cmp	r2, #1
 80094ce:	d00e      	beq.n	80094ee <HAL_PCD_SetAddress+0x26>
 80094d0:	2201      	movs	r2, #1
{
 80094d2:	b510      	push	{r4, lr}
 80094d4:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80094d6:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 80094d8:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 80094dc:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80094e0:	f004 fa74 	bl	800d9cc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80094e4:	2300      	movs	r3, #0
  return HAL_OK;
 80094e6:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 80094e8:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 80094ec:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80094ee:	2002      	movs	r0, #2
}
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop

080094f4 <HAL_PCD_EP_Open>:
{
 80094f4:	b510      	push	{r4, lr}
 80094f6:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 80094fa:	0609      	lsls	r1, r1, #24
{
 80094fc:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 80094fe:	d427      	bmi.n	8009550 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009500:	f04f 0c1c 	mov.w	ip, #28
 8009504:	fb0c 0c0e 	mla	ip, ip, lr, r0
 8009508:	f50c 71fe 	add.w	r1, ip, #508	; 0x1fc
    ep->is_in = 0U;
 800950c:	ebce 0cce 	rsb	ip, lr, lr, lsl #3
 8009510:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8009514:	2000      	movs	r0, #0
 8009516:	f88c 01fd 	strb.w	r0, [ip, #509]	; 0x1fd
  ep->maxpacket = ep_mps;
 800951a:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 800951c:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800951e:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 8009522:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8009524:	b10a      	cbz	r2, 800952a <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 8009526:	f8a1 e006 	strh.w	lr, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800952a:	2b02      	cmp	r3, #2
 800952c:	d101      	bne.n	8009532 <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 800952e:	2300      	movs	r3, #0
 8009530:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8009532:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8009536:	2b01      	cmp	r3, #1
 8009538:	d018      	beq.n	800956c <HAL_PCD_EP_Open+0x78>
 800953a:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800953c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800953e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009542:	f003 ff2f 	bl	800d3a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009546:	2300      	movs	r3, #0
  return ret;
 8009548:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800954a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800954e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009550:	201c      	movs	r0, #28
    ep->is_in = 1U;
 8009552:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009556:	fb00 400e 	mla	r0, r0, lr, r4
 800955a:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 800955e:	ebce 00ce 	rsb	r0, lr, lr, lsl #3
 8009562:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8009566:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 800956a:	e7d6      	b.n	800951a <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800956c:	2002      	movs	r0, #2
}
 800956e:	bd10      	pop	{r4, pc}

08009570 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8009570:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009574:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009578:	f04f 011c 	mov.w	r1, #28
{
 800957c:	b510      	push	{r4, lr}
 800957e:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8009580:	d11a      	bne.n	80095b8 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009582:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8009586:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800958a:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800958c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8009590:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009594:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009598:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800959a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d019      	beq.n	80095d6 <HAL_PCD_EP_Close+0x66>
 80095a2:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80095a4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80095a6:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80095aa:	f003 ff43 	bl	800d434 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80095ae:	2300      	movs	r3, #0
  return HAL_OK;
 80095b0:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 80095b2:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 80095b6:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80095b8:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 80095bc:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80095c0:	2001      	movs	r0, #1
 80095c2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80095c6:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80095c8:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 80095cc:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80095ce:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d1e5      	bne.n	80095a2 <HAL_PCD_EP_Close+0x32>
 80095d6:	2002      	movs	r0, #2
}
 80095d8:	bd10      	pop	{r4, pc}
 80095da:	bf00      	nop

080095dc <HAL_PCD_EP_Receive>:
{
 80095dc:	b510      	push	{r4, lr}
 80095de:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80095e2:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80095e4:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80095e8:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 80095ec:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80095f0:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 80095f4:	f8cc 3210 	str.w	r3, [ip, #528]	; 0x210
  ep->xfer_count = 0U;
 80095f8:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 80095fa:	f8cc 2208 	str.w	r2, [ip, #520]	; 0x208
  ep->num = ep_addr & EP_ADDR_MSK;
 80095fe:	f88c 41fc 	strb.w	r4, [ip, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8009602:	f8cc 3214 	str.w	r3, [ip, #532]	; 0x214
  ep->is_in = 0U;
 8009606:	f88c 31fd 	strb.w	r3, [ip, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800960a:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800960c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800960e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009610:	bf08      	it	eq
 8009612:	f8cc 220c 	streq.w	r2, [ip, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009616:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009618:	b91c      	cbnz	r4, 8009622 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800961a:	f004 f881 	bl	800d720 <USB_EP0StartXfer>
}
 800961e:	2000      	movs	r0, #0
 8009620:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009622:	f003 ff65 	bl	800d4f0 <USB_EPStartXfer>
}
 8009626:	2000      	movs	r0, #0
 8009628:	bd10      	pop	{r4, pc}
 800962a:	bf00      	nop

0800962c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800962c:	f001 010f 	and.w	r1, r1, #15
 8009630:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8009634:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8009638:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800963c:	4770      	bx	lr
 800963e:	bf00      	nop

08009640 <HAL_PCD_EP_Transmit>:
{
 8009640:	b510      	push	{r4, lr}
 8009642:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009646:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8009648:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800964c:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 8009650:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009654:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 8009656:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->xfer_count = 0U;
 800965a:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800965c:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 8009660:	f8cc 3054 	str.w	r3, [ip, #84]	; 0x54
  ep->is_in = 1U;
 8009664:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009666:	f88c 403c 	strb.w	r4, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 800966a:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800966e:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009670:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8009672:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009674:	bf08      	it	eq
 8009676:	f8cc 204c 	streq.w	r2, [ip, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800967a:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800967c:	b91c      	cbnz	r4, 8009686 <HAL_PCD_EP_Transmit+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800967e:	f004 f84f 	bl	800d720 <USB_EP0StartXfer>
}
 8009682:	2000      	movs	r0, #0
 8009684:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009686:	f003 ff33 	bl	800d4f0 <USB_EPStartXfer>
}
 800968a:	2000      	movs	r0, #0
 800968c:	bd10      	pop	{r4, pc}
 800968e:	bf00      	nop

08009690 <HAL_PCD_EP_SetStall>:
{
 8009690:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009692:	6843      	ldr	r3, [r0, #4]
 8009694:	f001 050f 	and.w	r5, r1, #15
 8009698:	429d      	cmp	r5, r3
 800969a:	d834      	bhi.n	8009706 <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 800969c:	060b      	lsls	r3, r1, #24
 800969e:	4604      	mov	r4, r0
 80096a0:	d41d      	bmi.n	80096de <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 80096a2:	221c      	movs	r2, #28
    ep->is_in = 0U;
 80096a4:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 80096a8:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 80096ac:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80096b0:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80096b2:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 80096b6:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 80096ba:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80096bc:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80096be:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80096c0:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d01c      	beq.n	8009702 <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80096c8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80096ca:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80096ce:	f004 f91d 	bl	800d90c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80096d2:	b1d5      	cbz	r5, 800970a <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 80096d4:	2300      	movs	r3, #0
  return HAL_OK;
 80096d6:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 80096d8:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 80096dc:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096de:	211c      	movs	r1, #28
    ep->is_in = 1U;
 80096e0:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 80096e4:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096e6:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 80096ea:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096ee:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80096f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 80096f4:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80096f6:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80096f8:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80096fa:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 80096fe:	429a      	cmp	r2, r3
 8009700:	d1e2      	bne.n	80096c8 <HAL_PCD_EP_SetStall+0x38>
 8009702:	2002      	movs	r0, #2
}
 8009704:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009706:	2001      	movs	r0, #1
}
 8009708:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800970a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800970e:	7c21      	ldrb	r1, [r4, #16]
 8009710:	6820      	ldr	r0, [r4, #0]
 8009712:	f004 f9d5 	bl	800dac0 <USB_EP0_OutStart>
 8009716:	e7dd      	b.n	80096d4 <HAL_PCD_EP_SetStall+0x44>

08009718 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009718:	6842      	ldr	r2, [r0, #4]
{
 800971a:	b538      	push	{r3, r4, r5, lr}
 800971c:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009720:	4293      	cmp	r3, r2
 8009722:	d832      	bhi.n	800978a <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8009724:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009728:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800972a:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 800972e:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8009732:	d119      	bne.n	8009768 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009734:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8009738:	2000      	movs	r0, #0
 800973a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800973e:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009740:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8009744:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8009748:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800974a:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800974c:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8009750:	2b01      	cmp	r3, #1
 8009752:	d018      	beq.n	8009786 <HAL_PCD_EP_ClrStall+0x6e>
 8009754:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009756:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8009758:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800975c:	f004 f90a 	bl	800d974 <USB_EPClearStall>
  return HAL_OK;
 8009760:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8009762:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 8009766:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009768:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800976c:	2001      	movs	r0, #1
 800976e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8009772:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009774:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8009776:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800977a:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800977c:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800977e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8009782:	2b01      	cmp	r3, #1
 8009784:	d1e6      	bne.n	8009754 <HAL_PCD_EP_ClrStall+0x3c>
 8009786:	2002      	movs	r0, #2
}
 8009788:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800978a:	2001      	movs	r0, #1
}
 800978c:	bd38      	pop	{r3, r4, r5, pc}
 800978e:	bf00      	nop

08009790 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009790:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009792:	6804      	ldr	r4, [r0, #0]
 8009794:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8009796:	b931      	cbnz	r1, 80097a6 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009798:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800979c:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800979e:	2000      	movs	r0, #0
 80097a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097a4:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80097a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 80097a8:	f1b1 0c01 	subs.w	ip, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80097ac:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80097b0:	d00b      	beq.n	80097ca <HAL_PCDEx_SetTxFiFo+0x3a>
 80097b2:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80097b4:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 80097b8:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80097ba:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 80097be:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80097c0:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 80097c2:	4563      	cmp	r3, ip
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80097c4:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80097c8:	d3f4      	bcc.n	80097b4 <HAL_PCDEx_SetTxFiFo+0x24>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80097ca:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 80097ce:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80097d2:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
}
 80097d6:	f85d 4b04 	ldr.w	r4, [sp], #4
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80097da:	f8cc 0004 	str.w	r0, [ip, #4]
}
 80097de:	2000      	movs	r0, #0
 80097e0:	4770      	bx	lr
 80097e2:	bf00      	nop

080097e4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80097e4:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 80097e6:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	6259      	str	r1, [r3, #36]	; 0x24
}
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop

080097f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80097f0:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 80097f2:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80097f6:	4909      	ldr	r1, [pc, #36]	; (800981c <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097f8:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 80097fa:	4660      	mov	r0, ip
{
 80097fc:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 80097fe:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 8009800:	f883 c3f4 	strb.w	ip, [r3, #1012]	; 0x3f4
  hpcd->lpm_active = 1U;
 8009804:	f8c3 43fc 	str.w	r4, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009808:	6993      	ldr	r3, [r2, #24]
}
 800980a:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800980e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009812:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009814:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009816:	4319      	orrs	r1, r3
 8009818:	6551      	str	r1, [r2, #84]	; 0x54
}
 800981a:	4770      	bx	lr
 800981c:	10000003 	.word	0x10000003

08009820 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009820:	4770      	bx	lr
 8009822:	bf00      	nop

08009824 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009824:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009826:	4c10      	ldr	r4, [pc, #64]	; (8009868 <HAL_PWREx_ConfigSupply+0x44>)
 8009828:	68e3      	ldr	r3, [r4, #12]
 800982a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800982e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009830:	d105      	bne.n	800983e <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009832:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009836:	1a18      	subs	r0, r3, r0
 8009838:	bf18      	it	ne
 800983a:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800983c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800983e:	f023 0307 	bic.w	r3, r3, #7
 8009842:	4318      	orrs	r0, r3
 8009844:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 8009846:	f7fc fa4b 	bl	8005ce0 <HAL_GetTick>
 800984a:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800984c:	e005      	b.n	800985a <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800984e:	f7fc fa47 	bl	8005ce0 <HAL_GetTick>
 8009852:	1b40      	subs	r0, r0, r5
 8009854:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009858:	d804      	bhi.n	8009864 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800985a:	6863      	ldr	r3, [r4, #4]
 800985c:	049b      	lsls	r3, r3, #18
 800985e:	d5f6      	bpl.n	800984e <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 8009860:	2000      	movs	r0, #0
}
 8009862:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8009864:	2001      	movs	r0, #1
}
 8009866:	bd38      	pop	{r3, r4, r5, pc}
 8009868:	58024800 	.word	0x58024800

0800986c <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800986c:	4a02      	ldr	r2, [pc, #8]	; (8009878 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800986e:	68d3      	ldr	r3, [r2, #12]
 8009870:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009874:	60d3      	str	r3, [r2, #12]
}
 8009876:	4770      	bx	lr
 8009878:	58024800 	.word	0x58024800

0800987c <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800987c:	4b3b      	ldr	r3, [pc, #236]	; (800996c <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800987e:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8009882:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009884:	6add      	ldr	r5, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8009886:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800988a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800988c:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8009890:	d038      	beq.n	8009904 <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009892:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009896:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800989a:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800989e:	fb05 f101 	mul.w	r1, r5, r1
 80098a2:	2a01      	cmp	r2, #1
 80098a4:	ee07 1a90 	vmov	s15, r1
 80098a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 80098ac:	d002      	beq.n	80098b4 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 80098ae:	2a02      	cmp	r2, #2
 80098b0:	d04e      	beq.n	8009950 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80098b2:	b34a      	cbz	r2, 8009908 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80098b4:	ee07 0a90 	vmov	s15, r0
 80098b8:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8009970 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 80098bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c2:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80098c6:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8009974 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 80098ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098ce:	ee06 3a90 	vmov	s13, r3
 80098d2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80098d6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80098da:	ee76 6a85 	vadd.f32	s13, s13, s10
 80098de:	eee7 6a25 	vfma.f32	s13, s14, s11
 80098e2:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80098e6:	4b21      	ldr	r3, [pc, #132]	; (800996c <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 80098e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098ea:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80098ee:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80098f0:	ee07 3a90 	vmov	s15, r3
 80098f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80098f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009900:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8009904:	bc30      	pop	{r4, r5}
 8009906:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	0692      	lsls	r2, r2, #26
 800990c:	d527      	bpl.n	800995e <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800990e:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009910:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009914:	4a18      	ldr	r2, [pc, #96]	; (8009978 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009916:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800991a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800991c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009924:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009974 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8009928:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800992c:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800992e:	ee06 3a90 	vmov	s13, r3
 8009932:	ee05 2a90 	vmov	s11, r2
 8009936:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800993a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800993e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8009942:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009946:	eee7 6a05 	vfma.f32	s13, s14, s10
 800994a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800994e:	e7ca      	b.n	80098e6 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009950:	ee07 0a90 	vmov	s15, r0
 8009954:	eddf 6a09 	vldr	s13, [pc, #36]	; 800997c <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8009958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800995c:	e7b0      	b.n	80098c0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800995e:	ee07 0a90 	vmov	s15, r0
 8009962:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009980 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8009966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800996a:	e7a9      	b.n	80098c0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800996c:	58024400 	.word	0x58024400
 8009970:	4a742400 	.word	0x4a742400
 8009974:	39000000 	.word	0x39000000
 8009978:	03d09000 	.word	0x03d09000
 800997c:	4bbebc20 	.word	0x4bbebc20
 8009980:	4c742400 	.word	0x4c742400

08009984 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8009984:	2800      	cmp	r0, #0
 8009986:	f000 81e8 	beq.w	8009d5a <HAL_RCC_OscConfig+0x3d6>
{
 800998a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800998c:	6803      	ldr	r3, [r0, #0]
 800998e:	4604      	mov	r4, r0
 8009990:	07d9      	lsls	r1, r3, #31
 8009992:	d52e      	bpl.n	80099f2 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009994:	49a4      	ldr	r1, [pc, #656]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009996:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009998:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800999a:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800999e:	2a10      	cmp	r2, #16
 80099a0:	f000 8107 	beq.w	8009bb2 <HAL_RCC_OscConfig+0x22e>
 80099a4:	2a18      	cmp	r2, #24
 80099a6:	f000 80ff 	beq.w	8009ba8 <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099aa:	6863      	ldr	r3, [r4, #4]
 80099ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099b0:	f000 812a 	beq.w	8009c08 <HAL_RCC_OscConfig+0x284>
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f000 8168 	beq.w	8009c8a <HAL_RCC_OscConfig+0x306>
 80099ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099be:	4b9a      	ldr	r3, [pc, #616]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	f000 8269 	beq.w	8009e98 <HAL_RCC_OscConfig+0x514>
 80099c6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80099ca:	601a      	str	r2, [r3, #0]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80099d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80099d4:	f7fc f984 	bl	8005ce0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099d8:	4e93      	ldr	r6, [pc, #588]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 80099da:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099dc:	e005      	b.n	80099ea <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80099de:	f7fc f97f 	bl	8005ce0 <HAL_GetTick>
 80099e2:	1b40      	subs	r0, r0, r5
 80099e4:	2864      	cmp	r0, #100	; 0x64
 80099e6:	f200 814e 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099ea:	6833      	ldr	r3, [r6, #0]
 80099ec:	039b      	lsls	r3, r3, #14
 80099ee:	d5f6      	bpl.n	80099de <HAL_RCC_OscConfig+0x5a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099f0:	6823      	ldr	r3, [r4, #0]
 80099f2:	079d      	lsls	r5, r3, #30
 80099f4:	f100 808a 	bmi.w	8009b0c <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80099f8:	06d9      	lsls	r1, r3, #27
 80099fa:	d533      	bpl.n	8009a64 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099fc:	4a8a      	ldr	r2, [pc, #552]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 80099fe:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009a00:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a02:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009a06:	2b08      	cmp	r3, #8
 8009a08:	f000 80e3 	beq.w	8009bd2 <HAL_RCC_OscConfig+0x24e>
 8009a0c:	2b18      	cmp	r3, #24
 8009a0e:	f000 80db 	beq.w	8009bc8 <HAL_RCC_OscConfig+0x244>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8009a12:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8009a14:	4d84      	ldr	r5, [pc, #528]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 816f 	beq.w	8009cfa <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 8009a1c:	682b      	ldr	r3, [r5, #0]
 8009a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a22:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009a24:	f7fc f95c 	bl	8005ce0 <HAL_GetTick>
 8009a28:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009a2a:	e005      	b.n	8009a38 <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8009a2c:	f7fc f958 	bl	8005ce0 <HAL_GetTick>
 8009a30:	1b80      	subs	r0, r0, r6
 8009a32:	2802      	cmp	r0, #2
 8009a34:	f200 8127 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	05db      	lsls	r3, r3, #23
 8009a3c:	d5f6      	bpl.n	8009a2c <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009a3e:	f7fc f967 	bl	8005d10 <HAL_GetREVID>
 8009a42:	f241 0303 	movw	r3, #4099	; 0x1003
 8009a46:	4298      	cmp	r0, r3
 8009a48:	f200 8247 	bhi.w	8009eda <HAL_RCC_OscConfig+0x556>
 8009a4c:	6a22      	ldr	r2, [r4, #32]
 8009a4e:	686b      	ldr	r3, [r5, #4]
 8009a50:	2a20      	cmp	r2, #32
 8009a52:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009a56:	bf0c      	ite	eq
 8009a58:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8009a5c:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8009a60:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a62:	6823      	ldr	r3, [r4, #0]
 8009a64:	071d      	lsls	r5, r3, #28
 8009a66:	d516      	bpl.n	8009a96 <HAL_RCC_OscConfig+0x112>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009a68:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8009a6a:	4d6f      	ldr	r5, [pc, #444]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	f000 8122 	beq.w	8009cb6 <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 8009a72:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009a74:	f043 0301 	orr.w	r3, r3, #1
 8009a78:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8009a7a:	f7fc f931 	bl	8005ce0 <HAL_GetTick>
 8009a7e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009a80:	e005      	b.n	8009a8e <HAL_RCC_OscConfig+0x10a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009a82:	f7fc f92d 	bl	8005ce0 <HAL_GetTick>
 8009a86:	1b80      	subs	r0, r0, r6
 8009a88:	2802      	cmp	r0, #2
 8009a8a:	f200 80fc 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009a8e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009a90:	0798      	lsls	r0, r3, #30
 8009a92:	d5f6      	bpl.n	8009a82 <HAL_RCC_OscConfig+0xfe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009a94:	6823      	ldr	r3, [r4, #0]
 8009a96:	069a      	lsls	r2, r3, #26
 8009a98:	d516      	bpl.n	8009ac8 <HAL_RCC_OscConfig+0x144>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8009a9a:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8009a9c:	4d62      	ldr	r5, [pc, #392]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f000 811a 	beq.w	8009cd8 <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 8009aa4:	682b      	ldr	r3, [r5, #0]
 8009aa6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009aaa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8009aac:	f7fc f918 	bl	8005ce0 <HAL_GetTick>
 8009ab0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009ab2:	e005      	b.n	8009ac0 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8009ab4:	f7fc f914 	bl	8005ce0 <HAL_GetTick>
 8009ab8:	1b80      	subs	r0, r0, r6
 8009aba:	2802      	cmp	r0, #2
 8009abc:	f200 80e3 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009ac0:	682b      	ldr	r3, [r5, #0]
 8009ac2:	049f      	lsls	r7, r3, #18
 8009ac4:	d5f6      	bpl.n	8009ab4 <HAL_RCC_OscConfig+0x130>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	0759      	lsls	r1, r3, #29
 8009aca:	f100 80a3 	bmi.w	8009c14 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009ace:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009ad0:	b1d0      	cbz	r0, 8009b08 <HAL_RCC_OscConfig+0x184>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009ad2:	4d55      	ldr	r5, [pc, #340]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009ad4:	692b      	ldr	r3, [r5, #16]
 8009ad6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ada:	2b18      	cmp	r3, #24
 8009adc:	f000 81ae 	beq.w	8009e3c <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 8009ae0:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ae2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8009ae4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009ae8:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009aea:	f000 8142 	beq.w	8009d72 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 8009aee:	f7fc f8f7 	bl	8005ce0 <HAL_GetTick>
 8009af2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009af4:	e005      	b.n	8009b02 <HAL_RCC_OscConfig+0x17e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009af6:	f7fc f8f3 	bl	8005ce0 <HAL_GetTick>
 8009afa:	1b00      	subs	r0, r0, r4
 8009afc:	2802      	cmp	r0, #2
 8009afe:	f200 80c2 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009b02:	682b      	ldr	r3, [r5, #0]
 8009b04:	019b      	lsls	r3, r3, #6
 8009b06:	d4f6      	bmi.n	8009af6 <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 8009b08:	2000      	movs	r0, #0
}
 8009b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b0c:	4a46      	ldr	r2, [pc, #280]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009b0e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009b10:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009b12:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8009b16:	d12d      	bne.n	8009b74 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b18:	4b43      	ldr	r3, [pc, #268]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009b1a:	68e2      	ldr	r2, [r4, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	0759      	lsls	r1, r3, #29
 8009b20:	d501      	bpl.n	8009b26 <HAL_RCC_OscConfig+0x1a2>
 8009b22:	2a00      	cmp	r2, #0
 8009b24:	d04e      	beq.n	8009bc4 <HAL_RCC_OscConfig+0x240>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009b26:	4d40      	ldr	r5, [pc, #256]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009b28:	682b      	ldr	r3, [r5, #0]
 8009b2a:	f023 0319 	bic.w	r3, r3, #25
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	602b      	str	r3, [r5, #0]
          tickstart = HAL_GetTick();
 8009b32:	f7fc f8d5 	bl	8005ce0 <HAL_GetTick>
 8009b36:	4606      	mov	r6, r0
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b38:	e005      	b.n	8009b46 <HAL_RCC_OscConfig+0x1c2>
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b3a:	f7fc f8d1 	bl	8005ce0 <HAL_GetTick>
 8009b3e:	1b80      	subs	r0, r0, r6
 8009b40:	2802      	cmp	r0, #2
 8009b42:	f200 80a0 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b46:	682b      	ldr	r3, [r5, #0]
 8009b48:	075b      	lsls	r3, r3, #29
 8009b4a:	d5f6      	bpl.n	8009b3a <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b4c:	f7fc f8e0 	bl	8005d10 <HAL_GetREVID>
 8009b50:	f241 0303 	movw	r3, #4099	; 0x1003
 8009b54:	4298      	cmp	r0, r3
 8009b56:	f200 80f7 	bhi.w	8009d48 <HAL_RCC_OscConfig+0x3c4>
 8009b5a:	6922      	ldr	r2, [r4, #16]
 8009b5c:	686b      	ldr	r3, [r5, #4]
 8009b5e:	2a40      	cmp	r2, #64	; 0x40
 8009b60:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009b64:	bf0c      	ite	eq
 8009b66:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8009b6a:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8009b6e:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009b70:	6823      	ldr	r3, [r4, #0]
 8009b72:	e741      	b.n	80099f8 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009b74:	2b18      	cmp	r3, #24
 8009b76:	f000 80e3 	beq.w	8009d40 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009b7a:	4d2b      	ldr	r5, [pc, #172]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009b7c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009b7e:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009b80:	2a00      	cmp	r2, #0
 8009b82:	f000 80cc 	beq.w	8009d1e <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009b86:	f023 0319 	bic.w	r3, r3, #25
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009b8e:	f7fc f8a7 	bl	8005ce0 <HAL_GetTick>
 8009b92:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b94:	e004      	b.n	8009ba0 <HAL_RCC_OscConfig+0x21c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b96:	f7fc f8a3 	bl	8005ce0 <HAL_GetTick>
 8009b9a:	1b80      	subs	r0, r0, r6
 8009b9c:	2802      	cmp	r0, #2
 8009b9e:	d872      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009ba0:	682b      	ldr	r3, [r5, #0]
 8009ba2:	075f      	lsls	r7, r3, #29
 8009ba4:	d5f7      	bpl.n	8009b96 <HAL_RCC_OscConfig+0x212>
 8009ba6:	e7d1      	b.n	8009b4c <HAL_RCC_OscConfig+0x1c8>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009ba8:	f001 0103 	and.w	r1, r1, #3
 8009bac:	2902      	cmp	r1, #2
 8009bae:	f47f aefc 	bne.w	80099aa <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009bb2:	4a1d      	ldr	r2, [pc, #116]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009bb4:	6812      	ldr	r2, [r2, #0]
 8009bb6:	0392      	lsls	r2, r2, #14
 8009bb8:	f57f af1b 	bpl.w	80099f2 <HAL_RCC_OscConfig+0x6e>
 8009bbc:	6862      	ldr	r2, [r4, #4]
 8009bbe:	2a00      	cmp	r2, #0
 8009bc0:	f47f af17 	bne.w	80099f2 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 8009bc4:	2001      	movs	r0, #1
}
 8009bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009bc8:	f002 0203 	and.w	r2, r2, #3
 8009bcc:	2a01      	cmp	r2, #1
 8009bce:	f47f af20 	bne.w	8009a12 <HAL_RCC_OscConfig+0x8e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009bd2:	4b15      	ldr	r3, [pc, #84]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	05da      	lsls	r2, r3, #23
 8009bd8:	d502      	bpl.n	8009be0 <HAL_RCC_OscConfig+0x25c>
 8009bda:	69e3      	ldr	r3, [r4, #28]
 8009bdc:	2b80      	cmp	r3, #128	; 0x80
 8009bde:	d1f1      	bne.n	8009bc4 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009be0:	f7fc f896 	bl	8005d10 <HAL_GetREVID>
 8009be4:	f241 0303 	movw	r3, #4099	; 0x1003
 8009be8:	4298      	cmp	r0, r3
 8009bea:	f200 80b8 	bhi.w	8009d5e <HAL_RCC_OscConfig+0x3da>
 8009bee:	6a22      	ldr	r2, [r4, #32]
 8009bf0:	2a20      	cmp	r2, #32
 8009bf2:	f000 8187 	beq.w	8009f04 <HAL_RCC_OscConfig+0x580>
 8009bf6:	490c      	ldr	r1, [pc, #48]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009bf8:	684b      	ldr	r3, [r1, #4]
 8009bfa:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009bfe:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8009c02:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c04:	6823      	ldr	r3, [r4, #0]
 8009c06:	e72d      	b.n	8009a64 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c08:	4a07      	ldr	r2, [pc, #28]	; (8009c28 <HAL_RCC_OscConfig+0x2a4>)
 8009c0a:	6813      	ldr	r3, [r2, #0]
 8009c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c10:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009c12:	e6df      	b.n	80099d4 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8009c14:	4d05      	ldr	r5, [pc, #20]	; (8009c2c <HAL_RCC_OscConfig+0x2a8>)
 8009c16:	682b      	ldr	r3, [r5, #0]
 8009c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c1c:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8009c1e:	f7fc f85f 	bl	8005ce0 <HAL_GetTick>
 8009c22:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c24:	e009      	b.n	8009c3a <HAL_RCC_OscConfig+0x2b6>
 8009c26:	bf00      	nop
 8009c28:	58024400 	.word	0x58024400
 8009c2c:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009c30:	f7fc f856 	bl	8005ce0 <HAL_GetTick>
 8009c34:	1b80      	subs	r0, r0, r6
 8009c36:	2864      	cmp	r0, #100	; 0x64
 8009c38:	d825      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c3a:	682b      	ldr	r3, [r5, #0]
 8009c3c:	05da      	lsls	r2, r3, #23
 8009c3e:	d5f7      	bpl.n	8009c30 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c40:	68a3      	ldr	r3, [r4, #8]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	f000 8158 	beq.w	8009ef8 <HAL_RCC_OscConfig+0x574>
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	f000 812d 	beq.w	8009ea8 <HAL_RCC_OscConfig+0x524>
 8009c4e:	2b05      	cmp	r3, #5
 8009c50:	4ba6      	ldr	r3, [pc, #664]	; (8009eec <HAL_RCC_OscConfig+0x568>)
 8009c52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009c54:	f000 815f 	beq.w	8009f16 <HAL_RCC_OscConfig+0x592>
 8009c58:	f022 0201 	bic.w	r2, r2, #1
 8009c5c:	671a      	str	r2, [r3, #112]	; 0x70
 8009c5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009c60:	f022 0204 	bic.w	r2, r2, #4
 8009c64:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8009c66:	f7fc f83b 	bl	8005ce0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009c6a:	4ea0      	ldr	r6, [pc, #640]	; (8009eec <HAL_RCC_OscConfig+0x568>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c6c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8009c70:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009c72:	e004      	b.n	8009c7e <HAL_RCC_OscConfig+0x2fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c74:	f7fc f834 	bl	8005ce0 <HAL_GetTick>
 8009c78:	1b40      	subs	r0, r0, r5
 8009c7a:	42b8      	cmp	r0, r7
 8009c7c:	d803      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009c7e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8009c80:	079b      	lsls	r3, r3, #30
 8009c82:	d5f7      	bpl.n	8009c74 <HAL_RCC_OscConfig+0x2f0>
 8009c84:	e723      	b.n	8009ace <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 8009c86:	2003      	movs	r0, #3
}
 8009c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c8a:	4d98      	ldr	r5, [pc, #608]	; (8009eec <HAL_RCC_OscConfig+0x568>)
 8009c8c:	682b      	ldr	r3, [r5, #0]
 8009c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c92:	602b      	str	r3, [r5, #0]
 8009c94:	682b      	ldr	r3, [r5, #0]
 8009c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c9a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009c9c:	f7fc f820 	bl	8005ce0 <HAL_GetTick>
 8009ca0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009ca2:	e004      	b.n	8009cae <HAL_RCC_OscConfig+0x32a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ca4:	f7fc f81c 	bl	8005ce0 <HAL_GetTick>
 8009ca8:	1b80      	subs	r0, r0, r6
 8009caa:	2864      	cmp	r0, #100	; 0x64
 8009cac:	d8eb      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009cae:	682b      	ldr	r3, [r5, #0]
 8009cb0:	039f      	lsls	r7, r3, #14
 8009cb2:	d4f7      	bmi.n	8009ca4 <HAL_RCC_OscConfig+0x320>
 8009cb4:	e69c      	b.n	80099f0 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8009cb6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009cb8:	f023 0301 	bic.w	r3, r3, #1
 8009cbc:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8009cbe:	f7fc f80f 	bl	8005ce0 <HAL_GetTick>
 8009cc2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009cc4:	e004      	b.n	8009cd0 <HAL_RCC_OscConfig+0x34c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009cc6:	f7fc f80b 	bl	8005ce0 <HAL_GetTick>
 8009cca:	1b80      	subs	r0, r0, r6
 8009ccc:	2802      	cmp	r0, #2
 8009cce:	d8da      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009cd0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009cd2:	0799      	lsls	r1, r3, #30
 8009cd4:	d4f7      	bmi.n	8009cc6 <HAL_RCC_OscConfig+0x342>
 8009cd6:	e6dd      	b.n	8009a94 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cde:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8009ce0:	f7fb fffe 	bl	8005ce0 <HAL_GetTick>
 8009ce4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009ce6:	e004      	b.n	8009cf2 <HAL_RCC_OscConfig+0x36e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8009ce8:	f7fb fffa 	bl	8005ce0 <HAL_GetTick>
 8009cec:	1b80      	subs	r0, r0, r6
 8009cee:	2802      	cmp	r0, #2
 8009cf0:	d8c9      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009cf2:	682b      	ldr	r3, [r5, #0]
 8009cf4:	0498      	lsls	r0, r3, #18
 8009cf6:	d4f7      	bmi.n	8009ce8 <HAL_RCC_OscConfig+0x364>
 8009cf8:	e6e5      	b.n	8009ac6 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 8009cfa:	682b      	ldr	r3, [r5, #0]
 8009cfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d00:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009d02:	f7fb ffed 	bl	8005ce0 <HAL_GetTick>
 8009d06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009d08:	e004      	b.n	8009d14 <HAL_RCC_OscConfig+0x390>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8009d0a:	f7fb ffe9 	bl	8005ce0 <HAL_GetTick>
 8009d0e:	1b80      	subs	r0, r0, r6
 8009d10:	2802      	cmp	r0, #2
 8009d12:	d8b8      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009d14:	682b      	ldr	r3, [r5, #0]
 8009d16:	05df      	lsls	r7, r3, #23
 8009d18:	d4f7      	bmi.n	8009d0a <HAL_RCC_OscConfig+0x386>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	e6a2      	b.n	8009a64 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8009d1e:	f023 0301 	bic.w	r3, r3, #1
 8009d22:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009d24:	f7fb ffdc 	bl	8005ce0 <HAL_GetTick>
 8009d28:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009d2a:	e004      	b.n	8009d36 <HAL_RCC_OscConfig+0x3b2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009d2c:	f7fb ffd8 	bl	8005ce0 <HAL_GetTick>
 8009d30:	1b80      	subs	r0, r0, r6
 8009d32:	2802      	cmp	r0, #2
 8009d34:	d8a7      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009d36:	682b      	ldr	r3, [r5, #0]
 8009d38:	0758      	lsls	r0, r3, #29
 8009d3a:	d4f7      	bmi.n	8009d2c <HAL_RCC_OscConfig+0x3a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009d3c:	6823      	ldr	r3, [r4, #0]
 8009d3e:	e65b      	b.n	80099f8 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009d40:	0790      	lsls	r0, r2, #30
 8009d42:	f47f af1a 	bne.w	8009b7a <HAL_RCC_OscConfig+0x1f6>
 8009d46:	e6e7      	b.n	8009b18 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d48:	686b      	ldr	r3, [r5, #4]
 8009d4a:	6922      	ldr	r2, [r4, #16]
 8009d4c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8009d50:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009d54:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009d56:	6823      	ldr	r3, [r4, #0]
 8009d58:	e64e      	b.n	80099f8 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 8009d5a:	2001      	movs	r0, #1
}
 8009d5c:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009d5e:	4a63      	ldr	r2, [pc, #396]	; (8009eec <HAL_RCC_OscConfig+0x568>)
 8009d60:	6a21      	ldr	r1, [r4, #32]
 8009d62:	68d3      	ldr	r3, [r2, #12]
 8009d64:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8009d68:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009d6c:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	e678      	b.n	8009a64 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8009d72:	f7fb ffb5 	bl	8005ce0 <HAL_GetTick>
 8009d76:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009d78:	e004      	b.n	8009d84 <HAL_RCC_OscConfig+0x400>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d7a:	f7fb ffb1 	bl	8005ce0 <HAL_GetTick>
 8009d7e:	1b80      	subs	r0, r0, r6
 8009d80:	2802      	cmp	r0, #2
 8009d82:	d880      	bhi.n	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009d84:	682b      	ldr	r3, [r5, #0]
 8009d86:	0199      	lsls	r1, r3, #6
 8009d88:	d4f7      	bmi.n	8009d7a <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009d8a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8009d8c:	4b58      	ldr	r3, [pc, #352]	; (8009ef0 <HAL_RCC_OscConfig+0x56c>)
 8009d8e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8009d90:	400b      	ands	r3, r1
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009d92:	4958      	ldr	r1, [pc, #352]	; (8009ef4 <HAL_RCC_OscConfig+0x570>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009d94:	4e55      	ldr	r6, [pc, #340]	; (8009eec <HAL_RCC_OscConfig+0x568>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009d96:	4313      	orrs	r3, r2
 8009d98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009d9a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8009d9e:	62ab      	str	r3, [r5, #40]	; 0x28
 8009da0:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8009da4:	3b01      	subs	r3, #1
 8009da6:	3a01      	subs	r2, #1
 8009da8:	025b      	lsls	r3, r3, #9
 8009daa:	0412      	lsls	r2, r2, #16
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8009db2:	4313      	orrs	r3, r2
 8009db4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009db6:	3a01      	subs	r2, #1
 8009db8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8009dc0:	3a01      	subs	r2, #1
 8009dc2:	0612      	lsls	r2, r2, #24
 8009dc4:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8009dcc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009dce:	f023 0301 	bic.w	r3, r3, #1
 8009dd2:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009dd4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8009dd6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009dd8:	4011      	ands	r1, r2
 8009dda:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8009dde:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009de0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009de2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009de4:	f023 030c 	bic.w	r3, r3, #12
 8009de8:	4313      	orrs	r3, r2
 8009dea:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009dec:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009dee:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8009df0:	f023 0302 	bic.w	r3, r3, #2
 8009df4:	4313      	orrs	r3, r2
 8009df6:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009df8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009dfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009dfe:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e00:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009e02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e06:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009e08:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009e0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009e0e:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8009e10:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8009e12:	f043 0301 	orr.w	r3, r3, #1
 8009e16:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8009e18:	682b      	ldr	r3, [r5, #0]
 8009e1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009e1e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009e20:	f7fb ff5e 	bl	8005ce0 <HAL_GetTick>
 8009e24:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009e26:	e005      	b.n	8009e34 <HAL_RCC_OscConfig+0x4b0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009e28:	f7fb ff5a 	bl	8005ce0 <HAL_GetTick>
 8009e2c:	1b00      	subs	r0, r0, r4
 8009e2e:	2802      	cmp	r0, #2
 8009e30:	f63f af29 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009e34:	6833      	ldr	r3, [r6, #0]
 8009e36:	019a      	lsls	r2, r3, #6
 8009e38:	d5f6      	bpl.n	8009e28 <HAL_RCC_OscConfig+0x4a4>
 8009e3a:	e665      	b.n	8009b08 <HAL_RCC_OscConfig+0x184>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e3c:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009e3e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009e40:	6b2d      	ldr	r5, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e42:	f43f ae62 	beq.w	8009b0a <HAL_RCC_OscConfig+0x186>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e46:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e4a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8009e4c:	428b      	cmp	r3, r1
 8009e4e:	f47f aeb9 	bne.w	8009bc4 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e52:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	f47f aeb3 	bne.w	8009bc4 <HAL_RCC_OscConfig+0x240>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009e5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009e60:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8009e64:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e66:	429a      	cmp	r2, r3
 8009e68:	f47f aeac 	bne.w	8009bc4 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009e6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e6e:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8009e72:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009e74:	429a      	cmp	r2, r3
 8009e76:	f47f aea5 	bne.w	8009bc4 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009e7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009e7c:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8009e80:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009e82:	429a      	cmp	r2, r3
 8009e84:	f47f ae9e 	bne.w	8009bc4 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009e88:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8009e8a:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8009e8e:	3801      	subs	r0, #1
  return HAL_OK;
 8009e90:	1a28      	subs	r0, r5, r0
 8009e92:	bf18      	it	ne
 8009e94:	2001      	movne	r0, #1
}
 8009e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e98:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8009e9c:	601a      	str	r2, [r3, #0]
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009ea4:	601a      	str	r2, [r3, #0]
 8009ea6:	e595      	b.n	80099d4 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ea8:	4d10      	ldr	r5, [pc, #64]	; (8009eec <HAL_RCC_OscConfig+0x568>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009eaa:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009eae:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8009eb0:	f023 0301 	bic.w	r3, r3, #1
 8009eb4:	672b      	str	r3, [r5, #112]	; 0x70
 8009eb6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8009eb8:	f023 0304 	bic.w	r3, r3, #4
 8009ebc:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8009ebe:	f7fb ff0f 	bl	8005ce0 <HAL_GetTick>
 8009ec2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009ec4:	e005      	b.n	8009ed2 <HAL_RCC_OscConfig+0x54e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ec6:	f7fb ff0b 	bl	8005ce0 <HAL_GetTick>
 8009eca:	1b80      	subs	r0, r0, r6
 8009ecc:	42b8      	cmp	r0, r7
 8009ece:	f63f aeda 	bhi.w	8009c86 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009ed2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8009ed4:	0798      	lsls	r0, r3, #30
 8009ed6:	d4f6      	bmi.n	8009ec6 <HAL_RCC_OscConfig+0x542>
 8009ed8:	e5f9      	b.n	8009ace <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009eda:	68eb      	ldr	r3, [r5, #12]
 8009edc:	6a22      	ldr	r2, [r4, #32]
 8009ede:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8009ee2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009ee6:	60eb      	str	r3, [r5, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ee8:	6823      	ldr	r3, [r4, #0]
 8009eea:	e5bb      	b.n	8009a64 <HAL_RCC_OscConfig+0xe0>
 8009eec:	58024400 	.word	0x58024400
 8009ef0:	fffffc0c 	.word	0xfffffc0c
 8009ef4:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ef8:	4a0b      	ldr	r2, [pc, #44]	; (8009f28 <HAL_RCC_OscConfig+0x5a4>)
 8009efa:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8009efc:	f043 0301 	orr.w	r3, r3, #1
 8009f00:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009f02:	e6b0      	b.n	8009c66 <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f04:	4a08      	ldr	r2, [pc, #32]	; (8009f28 <HAL_RCC_OscConfig+0x5a4>)
 8009f06:	6853      	ldr	r3, [r2, #4]
 8009f08:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009f0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f10:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	e5a6      	b.n	8009a64 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f16:	f042 0204 	orr.w	r2, r2, #4
 8009f1a:	671a      	str	r2, [r3, #112]	; 0x70
 8009f1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009f1e:	f042 0201 	orr.w	r2, r2, #1
 8009f22:	671a      	str	r2, [r3, #112]	; 0x70
 8009f24:	e69f      	b.n	8009c66 <HAL_RCC_OscConfig+0x2e2>
 8009f26:	bf00      	nop
 8009f28:	58024400 	.word	0x58024400

08009f2c <HAL_RCC_MCOConfig>:
{
 8009f2c:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 8009f2e:	4e25      	ldr	r6, [pc, #148]	; (8009fc4 <HAL_RCC_MCOConfig+0x98>)
{
 8009f30:	b088      	sub	sp, #32
 8009f32:	460d      	mov	r5, r1
 8009f34:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 8009f36:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if(RCC_MCOx == RCC_MCO1)
 8009f3a:	b9f8      	cbnz	r0, 8009f7c <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 8009f3c:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 8009f40:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8009f44:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 8009f46:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8009f4a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8009f4e:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 8009f50:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8009f54:	481c      	ldr	r0, [pc, #112]	; (8009fc8 <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 8009f56:	9300      	str	r3, [sp, #0]
 8009f58:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8009f5a:	2302      	movs	r3, #2
 8009f5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f60:	2200      	movs	r2, #0
 8009f62:	2303      	movs	r3, #3
 8009f64:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8009f68:	f7fe fd0a 	bl	8008980 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8009f6c:	6932      	ldr	r2, [r6, #16]
 8009f6e:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 8009f72:	432a      	orrs	r2, r5
 8009f74:	4322      	orrs	r2, r4
 8009f76:	6132      	str	r2, [r6, #16]
}
 8009f78:	b008      	add	sp, #32
 8009f7a:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 8009f7c:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8009f80:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8009f84:	4811      	ldr	r0, [pc, #68]	; (8009fcc <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 8009f86:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8009f8a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8009f8e:	f003 0304 	and.w	r3, r3, #4
 8009f92:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8009f94:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 8009f96:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8009f98:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 8009f9a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8009faa:	f7fe fce9 	bl	8008980 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8009fae:	6933      	ldr	r3, [r6, #16]
 8009fb0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8009fb4:	ea43 0105 	orr.w	r1, r3, r5
 8009fb8:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8009fbc:	6131      	str	r1, [r6, #16]
}
 8009fbe:	b008      	add	sp, #32
 8009fc0:	bd70      	pop	{r4, r5, r6, pc}
 8009fc2:	bf00      	nop
 8009fc4:	58024400 	.word	0x58024400
 8009fc8:	58020000 	.word	0x58020000
 8009fcc:	58020800 	.word	0x58020800

08009fd0 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009fd0:	4a47      	ldr	r2, [pc, #284]	; (800a0f0 <HAL_RCC_GetSysClockFreq+0x120>)
 8009fd2:	6913      	ldr	r3, [r2, #16]
 8009fd4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009fd8:	2b10      	cmp	r3, #16
 8009fda:	d004      	beq.n	8009fe6 <HAL_RCC_GetSysClockFreq+0x16>
 8009fdc:	2b18      	cmp	r3, #24
 8009fde:	d00d      	beq.n	8009ffc <HAL_RCC_GetSysClockFreq+0x2c>
 8009fe0:	b11b      	cbz	r3, 8009fea <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 8009fe2:	4844      	ldr	r0, [pc, #272]	; (800a0f4 <HAL_RCC_GetSysClockFreq+0x124>)
 8009fe4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009fe6:	4844      	ldr	r0, [pc, #272]	; (800a0f8 <HAL_RCC_GetSysClockFreq+0x128>)
 8009fe8:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fea:	6813      	ldr	r3, [r2, #0]
 8009fec:	0699      	lsls	r1, r3, #26
 8009fee:	d54a      	bpl.n	800a086 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ff0:	6813      	ldr	r3, [r2, #0]
 8009ff2:	4842      	ldr	r0, [pc, #264]	; (800a0fc <HAL_RCC_GetSysClockFreq+0x12c>)
 8009ff4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009ff8:	40d8      	lsrs	r0, r3
 8009ffa:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ffc:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8009ffe:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800a000:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a002:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    if (pllm != 0U)
 800a004:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800a008:	6b51      	ldr	r1, [r2, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800a00a:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 800a00e:	d038      	beq.n	800a082 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800a010:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a014:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a018:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800a01c:	fb05 f101 	mul.w	r1, r5, r1
 800a020:	2b01      	cmp	r3, #1
 800a022:	ee07 1a90 	vmov	s15, r1
 800a026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 800a02a:	d002      	beq.n	800a032 <HAL_RCC_GetSysClockFreq+0x62>
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d02c      	beq.n	800a08a <HAL_RCC_GetSysClockFreq+0xba>
 800a030:	b393      	cbz	r3, 800a098 <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a032:	ee07 0a90 	vmov	s15, r0
 800a036:	eddf 6a32 	vldr	s13, [pc, #200]	; 800a100 <HAL_RCC_GetSysClockFreq+0x130>
 800a03a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a03e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800a040:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800a044:	eddf 5a2f 	vldr	s11, [pc, #188]	; 800a104 <HAL_RCC_GetSysClockFreq+0x134>
 800a048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a04c:	ee06 3a90 	vmov	s13, r3
 800a050:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800a054:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a058:	ee76 6a85 	vadd.f32	s13, s13, s10
 800a05c:	eee7 6a25 	vfma.f32	s13, s14, s11
 800a060:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800a064:	4b22      	ldr	r3, [pc, #136]	; (800a0f0 <HAL_RCC_GetSysClockFreq+0x120>)
 800a066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a068:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a06c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800a06e:	ee07 3a90 	vmov	s15, r3
 800a072:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a07a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a07e:	ee17 0a90 	vmov	r0, s15
}
 800a082:	bc30      	pop	{r4, r5}
 800a084:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a086:	481d      	ldr	r0, [pc, #116]	; (800a0fc <HAL_RCC_GetSysClockFreq+0x12c>)
}
 800a088:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a08a:	ee07 0a90 	vmov	s15, r0
 800a08e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800a108 <HAL_RCC_GetSysClockFreq+0x138>
 800a092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a096:	e7d2      	b.n	800a03e <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a098:	6813      	ldr	r3, [r2, #0]
 800a09a:	069b      	lsls	r3, r3, #26
 800a09c:	d520      	bpl.n	800a0e0 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a09e:	6814      	ldr	r4, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0a0:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a0a4:	4915      	ldr	r1, [pc, #84]	; (800a0fc <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0a6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a0aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a0ac:	f3c4 04c1 	ubfx	r4, r4, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0b4:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800a104 <HAL_RCC_GetSysClockFreq+0x134>
 800a0b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a0bc:	40e1      	lsrs	r1, r4
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0be:	ee06 3a90 	vmov	s13, r3
 800a0c2:	ee05 1a90 	vmov	s11, r1
 800a0c6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a0ca:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a0ce:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a0d2:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800a0d6:	eee7 6a05 	vfma.f32	s13, s14, s10
 800a0da:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a0de:	e7c1      	b.n	800a064 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800a0e0:	ee07 0a90 	vmov	s15, r0
 800a0e4:	eddf 6a09 	vldr	s13, [pc, #36]	; 800a10c <HAL_RCC_GetSysClockFreq+0x13c>
 800a0e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0ec:	e7a7      	b.n	800a03e <HAL_RCC_GetSysClockFreq+0x6e>
 800a0ee:	bf00      	nop
 800a0f0:	58024400 	.word	0x58024400
 800a0f4:	003d0900 	.word	0x003d0900
 800a0f8:	017d7840 	.word	0x017d7840
 800a0fc:	03d09000 	.word	0x03d09000
 800a100:	4a742400 	.word	0x4a742400
 800a104:	39000000 	.word	0x39000000
 800a108:	4bbebc20 	.word	0x4bbebc20
 800a10c:	4c742400 	.word	0x4c742400

0800a110 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800a110:	2800      	cmp	r0, #0
 800a112:	f000 810c 	beq.w	800a32e <HAL_RCC_ClockConfig+0x21e>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a116:	4a8c      	ldr	r2, [pc, #560]	; (800a348 <HAL_RCC_ClockConfig+0x238>)
 800a118:	6813      	ldr	r3, [r2, #0]
 800a11a:	f003 030f 	and.w	r3, r3, #15
 800a11e:	428b      	cmp	r3, r1
{
 800a120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a124:	4604      	mov	r4, r0
 800a126:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a128:	d20c      	bcs.n	800a144 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a12a:	6813      	ldr	r3, [r2, #0]
 800a12c:	f023 030f 	bic.w	r3, r3, #15
 800a130:	430b      	orrs	r3, r1
 800a132:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a134:	6813      	ldr	r3, [r2, #0]
 800a136:	f003 030f 	and.w	r3, r3, #15
 800a13a:	428b      	cmp	r3, r1
 800a13c:	d002      	beq.n	800a144 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800a13e:	2001      	movs	r0, #1
}
 800a140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a144:	6823      	ldr	r3, [r4, #0]
 800a146:	075f      	lsls	r7, r3, #29
 800a148:	d50b      	bpl.n	800a162 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a14a:	4980      	ldr	r1, [pc, #512]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a14c:	6920      	ldr	r0, [r4, #16]
 800a14e:	698a      	ldr	r2, [r1, #24]
 800a150:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a154:	4290      	cmp	r0, r2
 800a156:	d904      	bls.n	800a162 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a158:	698a      	ldr	r2, [r1, #24]
 800a15a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a15e:	4302      	orrs	r2, r0
 800a160:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a162:	071e      	lsls	r6, r3, #28
 800a164:	d50b      	bpl.n	800a17e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a166:	4979      	ldr	r1, [pc, #484]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a168:	6960      	ldr	r0, [r4, #20]
 800a16a:	69ca      	ldr	r2, [r1, #28]
 800a16c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a170:	4290      	cmp	r0, r2
 800a172:	d904      	bls.n	800a17e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a174:	69ca      	ldr	r2, [r1, #28]
 800a176:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a17a:	4302      	orrs	r2, r0
 800a17c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a17e:	06d8      	lsls	r0, r3, #27
 800a180:	d50b      	bpl.n	800a19a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a182:	4972      	ldr	r1, [pc, #456]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a184:	69a0      	ldr	r0, [r4, #24]
 800a186:	69ca      	ldr	r2, [r1, #28]
 800a188:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a18c:	4290      	cmp	r0, r2
 800a18e:	d904      	bls.n	800a19a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a190:	69ca      	ldr	r2, [r1, #28]
 800a192:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a196:	4302      	orrs	r2, r0
 800a198:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a19a:	0699      	lsls	r1, r3, #26
 800a19c:	d50b      	bpl.n	800a1b6 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a19e:	496b      	ldr	r1, [pc, #428]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a1a0:	69e0      	ldr	r0, [r4, #28]
 800a1a2:	6a0a      	ldr	r2, [r1, #32]
 800a1a4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a1a8:	4290      	cmp	r0, r2
 800a1aa:	d904      	bls.n	800a1b6 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a1ac:	6a0a      	ldr	r2, [r1, #32]
 800a1ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a1b2:	4302      	orrs	r2, r0
 800a1b4:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1b6:	079a      	lsls	r2, r3, #30
 800a1b8:	f140 80ab 	bpl.w	800a312 <HAL_RCC_ClockConfig+0x202>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1bc:	4863      	ldr	r0, [pc, #396]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a1be:	68e1      	ldr	r1, [r4, #12]
 800a1c0:	6982      	ldr	r2, [r0, #24]
 800a1c2:	f002 020f 	and.w	r2, r2, #15
 800a1c6:	4291      	cmp	r1, r2
 800a1c8:	d904      	bls.n	800a1d4 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1ca:	6982      	ldr	r2, [r0, #24]
 800a1cc:	f022 020f 	bic.w	r2, r2, #15
 800a1d0:	430a      	orrs	r2, r1
 800a1d2:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1d4:	07d8      	lsls	r0, r3, #31
 800a1d6:	d530      	bpl.n	800a23a <HAL_RCC_ClockConfig+0x12a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a1d8:	4a5c      	ldr	r2, [pc, #368]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a1da:	68a1      	ldr	r1, [r4, #8]
 800a1dc:	6993      	ldr	r3, [r2, #24]
 800a1de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a1e2:	430b      	orrs	r3, r1
 800a1e4:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1e6:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a1e8:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1ea:	2902      	cmp	r1, #2
 800a1ec:	f000 80a1 	beq.w	800a332 <HAL_RCC_ClockConfig+0x222>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1f0:	2903      	cmp	r1, #3
 800a1f2:	f000 8098 	beq.w	800a326 <HAL_RCC_ClockConfig+0x216>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a1f6:	2901      	cmp	r1, #1
 800a1f8:	f000 80a1 	beq.w	800a33e <HAL_RCC_ClockConfig+0x22e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a1fc:	0758      	lsls	r0, r3, #29
 800a1fe:	d59e      	bpl.n	800a13e <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a200:	4e52      	ldr	r6, [pc, #328]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a202:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a206:	6933      	ldr	r3, [r6, #16]
 800a208:	f023 0307 	bic.w	r3, r3, #7
 800a20c:	430b      	orrs	r3, r1
 800a20e:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 800a210:	f7fb fd66 	bl	8005ce0 <HAL_GetTick>
 800a214:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a216:	e005      	b.n	800a224 <HAL_RCC_ClockConfig+0x114>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a218:	f7fb fd62 	bl	8005ce0 <HAL_GetTick>
 800a21c:	1bc0      	subs	r0, r0, r7
 800a21e:	4540      	cmp	r0, r8
 800a220:	f200 808b 	bhi.w	800a33a <HAL_RCC_ClockConfig+0x22a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a224:	6933      	ldr	r3, [r6, #16]
 800a226:	6862      	ldr	r2, [r4, #4]
 800a228:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a22c:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800a230:	d1f2      	bne.n	800a218 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	0799      	lsls	r1, r3, #30
 800a236:	d506      	bpl.n	800a246 <HAL_RCC_ClockConfig+0x136>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a238:	68e1      	ldr	r1, [r4, #12]
 800a23a:	4844      	ldr	r0, [pc, #272]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a23c:	6982      	ldr	r2, [r0, #24]
 800a23e:	f002 020f 	and.w	r2, r2, #15
 800a242:	428a      	cmp	r2, r1
 800a244:	d869      	bhi.n	800a31a <HAL_RCC_ClockConfig+0x20a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a246:	4940      	ldr	r1, [pc, #256]	; (800a348 <HAL_RCC_ClockConfig+0x238>)
 800a248:	680a      	ldr	r2, [r1, #0]
 800a24a:	f002 020f 	and.w	r2, r2, #15
 800a24e:	42aa      	cmp	r2, r5
 800a250:	d90a      	bls.n	800a268 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a252:	680a      	ldr	r2, [r1, #0]
 800a254:	f022 020f 	bic.w	r2, r2, #15
 800a258:	432a      	orrs	r2, r5
 800a25a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a25c:	680a      	ldr	r2, [r1, #0]
 800a25e:	f002 020f 	and.w	r2, r2, #15
 800a262:	42aa      	cmp	r2, r5
 800a264:	f47f af6b 	bne.w	800a13e <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a268:	075a      	lsls	r2, r3, #29
 800a26a:	d50b      	bpl.n	800a284 <HAL_RCC_ClockConfig+0x174>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a26c:	4937      	ldr	r1, [pc, #220]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a26e:	6920      	ldr	r0, [r4, #16]
 800a270:	698a      	ldr	r2, [r1, #24]
 800a272:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a276:	4290      	cmp	r0, r2
 800a278:	d204      	bcs.n	800a284 <HAL_RCC_ClockConfig+0x174>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a27a:	698a      	ldr	r2, [r1, #24]
 800a27c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a280:	4302      	orrs	r2, r0
 800a282:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a284:	071f      	lsls	r7, r3, #28
 800a286:	d50b      	bpl.n	800a2a0 <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a288:	4930      	ldr	r1, [pc, #192]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a28a:	6960      	ldr	r0, [r4, #20]
 800a28c:	69ca      	ldr	r2, [r1, #28]
 800a28e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a292:	4290      	cmp	r0, r2
 800a294:	d204      	bcs.n	800a2a0 <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a296:	69ca      	ldr	r2, [r1, #28]
 800a298:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a29c:	4302      	orrs	r2, r0
 800a29e:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2a0:	06de      	lsls	r6, r3, #27
 800a2a2:	d50b      	bpl.n	800a2bc <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a2a4:	4929      	ldr	r1, [pc, #164]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a2a6:	69a0      	ldr	r0, [r4, #24]
 800a2a8:	69ca      	ldr	r2, [r1, #28]
 800a2aa:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a2ae:	4290      	cmp	r0, r2
 800a2b0:	d204      	bcs.n	800a2bc <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a2b2:	69ca      	ldr	r2, [r1, #28]
 800a2b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a2b8:	4302      	orrs	r2, r0
 800a2ba:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a2bc:	069d      	lsls	r5, r3, #26
 800a2be:	d50b      	bpl.n	800a2d8 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2c0:	4a22      	ldr	r2, [pc, #136]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a2c2:	69e1      	ldr	r1, [r4, #28]
 800a2c4:	6a13      	ldr	r3, [r2, #32]
 800a2c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a2ca:	4299      	cmp	r1, r3
 800a2cc:	d204      	bcs.n	800a2d8 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a2ce:	6a13      	ldr	r3, [r2, #32]
 800a2d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2d4:	430b      	orrs	r3, r1
 800a2d6:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a2d8:	f7ff fe7a 	bl	8009fd0 <HAL_RCC_GetSysClockFreq>
 800a2dc:	4a1b      	ldr	r2, [pc, #108]	; (800a34c <HAL_RCC_ClockConfig+0x23c>)
 800a2de:	4603      	mov	r3, r0
 800a2e0:	481b      	ldr	r0, [pc, #108]	; (800a350 <HAL_RCC_ClockConfig+0x240>)
 800a2e2:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a2e4:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a2e6:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800a2ea:	4d1a      	ldr	r5, [pc, #104]	; (800a354 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a2ec:	f002 020f 	and.w	r2, r2, #15
 800a2f0:	4c19      	ldr	r4, [pc, #100]	; (800a358 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a2f2:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a2f4:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a2f6:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 800a2fa:	4818      	ldr	r0, [pc, #96]	; (800a35c <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a2fc:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a300:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick (uwTickPrio);
 800a302:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800a304:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a306:	40d3      	lsrs	r3, r2
 800a308:	6023      	str	r3, [r4, #0]
}
 800a30a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 800a30e:	f7fb bc85 	b.w	8005c1c <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a312:	07da      	lsls	r2, r3, #31
 800a314:	f53f af60 	bmi.w	800a1d8 <HAL_RCC_ClockConfig+0xc8>
 800a318:	e795      	b.n	800a246 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a31a:	6982      	ldr	r2, [r0, #24]
 800a31c:	f022 020f 	bic.w	r2, r2, #15
 800a320:	4311      	orrs	r1, r2
 800a322:	6181      	str	r1, [r0, #24]
 800a324:	e78f      	b.n	800a246 <HAL_RCC_ClockConfig+0x136>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a326:	019f      	lsls	r7, r3, #6
 800a328:	f53f af6a 	bmi.w	800a200 <HAL_RCC_ClockConfig+0xf0>
 800a32c:	e707      	b.n	800a13e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800a32e:	2001      	movs	r0, #1
}
 800a330:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a332:	039b      	lsls	r3, r3, #14
 800a334:	f53f af64 	bmi.w	800a200 <HAL_RCC_ClockConfig+0xf0>
 800a338:	e701      	b.n	800a13e <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 800a33a:	2003      	movs	r0, #3
 800a33c:	e700      	b.n	800a140 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a33e:	05de      	lsls	r6, r3, #23
 800a340:	f53f af5e 	bmi.w	800a200 <HAL_RCC_ClockConfig+0xf0>
 800a344:	e6fb      	b.n	800a13e <HAL_RCC_ClockConfig+0x2e>
 800a346:	bf00      	nop
 800a348:	52002000 	.word	0x52002000
 800a34c:	58024400 	.word	0x58024400
 800a350:	0801a62c 	.word	0x0801a62c
 800a354:	24000310 	.word	0x24000310
 800a358:	24000314 	.word	0x24000314
 800a35c:	2400031c 	.word	0x2400031c

0800a360 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a360:	4a18      	ldr	r2, [pc, #96]	; (800a3c4 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a362:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a364:	6913      	ldr	r3, [r2, #16]
 800a366:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a36a:	2b10      	cmp	r3, #16
 800a36c:	d01a      	beq.n	800a3a4 <HAL_RCC_GetHCLKFreq+0x44>
 800a36e:	2b18      	cmp	r3, #24
 800a370:	d023      	beq.n	800a3ba <HAL_RCC_GetHCLKFreq+0x5a>
 800a372:	b1cb      	cbz	r3, 800a3a8 <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 800a374:	4814      	ldr	r0, [pc, #80]	; (800a3c8 <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a376:	4b13      	ldr	r3, [pc, #76]	; (800a3c4 <HAL_RCC_GetHCLKFreq+0x64>)
 800a378:	4914      	ldr	r1, [pc, #80]	; (800a3cc <HAL_RCC_GetHCLKFreq+0x6c>)
 800a37a:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a37c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a37e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a382:	4c13      	ldr	r4, [pc, #76]	; (800a3d0 <HAL_RCC_GetHCLKFreq+0x70>)
 800a384:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a388:	4d12      	ldr	r5, [pc, #72]	; (800a3d4 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a38a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a38c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a38e:	f002 021f 	and.w	r2, r2, #31
 800a392:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a396:	f003 001f 	and.w	r0, r3, #31
 800a39a:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800a39e:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a3a0:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800a3a2:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a3a4:	480c      	ldr	r0, [pc, #48]	; (800a3d8 <HAL_RCC_GetHCLKFreq+0x78>)
 800a3a6:	e7e6      	b.n	800a376 <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3a8:	6813      	ldr	r3, [r2, #0]
 800a3aa:	069b      	lsls	r3, r3, #26
 800a3ac:	d508      	bpl.n	800a3c0 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a3ae:	6812      	ldr	r2, [r2, #0]
 800a3b0:	480a      	ldr	r0, [pc, #40]	; (800a3dc <HAL_RCC_GetHCLKFreq+0x7c>)
 800a3b2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800a3b6:	40d0      	lsrs	r0, r2
 800a3b8:	e7dd      	b.n	800a376 <HAL_RCC_GetHCLKFreq+0x16>
 800a3ba:	f7ff fa5f 	bl	800987c <HAL_RCC_GetSysClockFreq.part.0>
 800a3be:	e7da      	b.n	800a376 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a3c0:	4806      	ldr	r0, [pc, #24]	; (800a3dc <HAL_RCC_GetHCLKFreq+0x7c>)
 800a3c2:	e7d8      	b.n	800a376 <HAL_RCC_GetHCLKFreq+0x16>
 800a3c4:	58024400 	.word	0x58024400
 800a3c8:	003d0900 	.word	0x003d0900
 800a3cc:	0801a62c 	.word	0x0801a62c
 800a3d0:	24000314 	.word	0x24000314
 800a3d4:	24000310 	.word	0x24000310
 800a3d8:	017d7840 	.word	0x017d7840
 800a3dc:	03d09000 	.word	0x03d09000

0800a3e0 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a3e0:	4a1c      	ldr	r2, [pc, #112]	; (800a454 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a3e2:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a3e4:	6913      	ldr	r3, [r2, #16]
 800a3e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a3ea:	2b10      	cmp	r3, #16
 800a3ec:	d021      	beq.n	800a432 <HAL_RCC_GetPCLK1Freq+0x52>
 800a3ee:	2b18      	cmp	r3, #24
 800a3f0:	d02b      	beq.n	800a44a <HAL_RCC_GetPCLK1Freq+0x6a>
 800a3f2:	b303      	cbz	r3, 800a436 <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 800a3f4:	4818      	ldr	r0, [pc, #96]	; (800a458 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a3f6:	4a17      	ldr	r2, [pc, #92]	; (800a454 <HAL_RCC_GetPCLK1Freq+0x74>)
 800a3f8:	4918      	ldr	r1, [pc, #96]	; (800a45c <HAL_RCC_GetPCLK1Freq+0x7c>)
 800a3fa:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800a3fc:	4d18      	ldr	r5, [pc, #96]	; (800a460 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a3fe:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a402:	4c18      	ldr	r4, [pc, #96]	; (800a464 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a404:	5ccb      	ldrb	r3, [r1, r3]
 800a406:	f003 031f 	and.w	r3, r3, #31
 800a40a:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a40e:	6990      	ldr	r0, [r2, #24]
 800a410:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800a414:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a416:	5c08      	ldrb	r0, [r1, r0]
 800a418:	f000 001f 	and.w	r0, r0, #31
 800a41c:	40c3      	lsrs	r3, r0
 800a41e:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a420:	69d2      	ldr	r2, [r2, #28]
 800a422:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800a426:	5c88      	ldrb	r0, [r1, r2]
 800a428:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a42c:	fa23 f000 	lsr.w	r0, r3, r0
 800a430:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a432:	480d      	ldr	r0, [pc, #52]	; (800a468 <HAL_RCC_GetPCLK1Freq+0x88>)
 800a434:	e7df      	b.n	800a3f6 <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a436:	6813      	ldr	r3, [r2, #0]
 800a438:	069b      	lsls	r3, r3, #26
 800a43a:	d509      	bpl.n	800a450 <HAL_RCC_GetPCLK1Freq+0x70>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a43c:	6810      	ldr	r0, [r2, #0]
 800a43e:	4b0b      	ldr	r3, [pc, #44]	; (800a46c <HAL_RCC_GetPCLK1Freq+0x8c>)
 800a440:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800a444:	fa23 f000 	lsr.w	r0, r3, r0
 800a448:	e7d5      	b.n	800a3f6 <HAL_RCC_GetPCLK1Freq+0x16>
 800a44a:	f7ff fa17 	bl	800987c <HAL_RCC_GetSysClockFreq.part.0>
 800a44e:	e7d2      	b.n	800a3f6 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a450:	4806      	ldr	r0, [pc, #24]	; (800a46c <HAL_RCC_GetPCLK1Freq+0x8c>)
 800a452:	e7d0      	b.n	800a3f6 <HAL_RCC_GetPCLK1Freq+0x16>
 800a454:	58024400 	.word	0x58024400
 800a458:	003d0900 	.word	0x003d0900
 800a45c:	0801a62c 	.word	0x0801a62c
 800a460:	24000310 	.word	0x24000310
 800a464:	24000314 	.word	0x24000314
 800a468:	017d7840 	.word	0x017d7840
 800a46c:	03d09000 	.word	0x03d09000

0800a470 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a470:	4a1c      	ldr	r2, [pc, #112]	; (800a4e4 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a472:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a474:	6913      	ldr	r3, [r2, #16]
 800a476:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a47a:	2b10      	cmp	r3, #16
 800a47c:	d021      	beq.n	800a4c2 <HAL_RCC_GetPCLK2Freq+0x52>
 800a47e:	2b18      	cmp	r3, #24
 800a480:	d02b      	beq.n	800a4da <HAL_RCC_GetPCLK2Freq+0x6a>
 800a482:	b303      	cbz	r3, 800a4c6 <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 800a484:	4818      	ldr	r0, [pc, #96]	; (800a4e8 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a486:	4a17      	ldr	r2, [pc, #92]	; (800a4e4 <HAL_RCC_GetPCLK2Freq+0x74>)
 800a488:	4918      	ldr	r1, [pc, #96]	; (800a4ec <HAL_RCC_GetPCLK2Freq+0x7c>)
 800a48a:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800a48c:	4d18      	ldr	r5, [pc, #96]	; (800a4f0 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a48e:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a492:	4c18      	ldr	r4, [pc, #96]	; (800a4f4 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a494:	5ccb      	ldrb	r3, [r1, r3]
 800a496:	f003 031f 	and.w	r3, r3, #31
 800a49a:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a49e:	6990      	ldr	r0, [r2, #24]
 800a4a0:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800a4a4:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a4a6:	5c08      	ldrb	r0, [r1, r0]
 800a4a8:	f000 001f 	and.w	r0, r0, #31
 800a4ac:	40c3      	lsrs	r3, r0
 800a4ae:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a4b0:	69d2      	ldr	r2, [r2, #28]
 800a4b2:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800a4b6:	5c88      	ldrb	r0, [r1, r2]
 800a4b8:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a4bc:	fa23 f000 	lsr.w	r0, r3, r0
 800a4c0:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a4c2:	480d      	ldr	r0, [pc, #52]	; (800a4f8 <HAL_RCC_GetPCLK2Freq+0x88>)
 800a4c4:	e7df      	b.n	800a486 <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4c6:	6813      	ldr	r3, [r2, #0]
 800a4c8:	069b      	lsls	r3, r3, #26
 800a4ca:	d509      	bpl.n	800a4e0 <HAL_RCC_GetPCLK2Freq+0x70>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a4cc:	6810      	ldr	r0, [r2, #0]
 800a4ce:	4b0b      	ldr	r3, [pc, #44]	; (800a4fc <HAL_RCC_GetPCLK2Freq+0x8c>)
 800a4d0:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800a4d4:	fa23 f000 	lsr.w	r0, r3, r0
 800a4d8:	e7d5      	b.n	800a486 <HAL_RCC_GetPCLK2Freq+0x16>
 800a4da:	f7ff f9cf 	bl	800987c <HAL_RCC_GetSysClockFreq.part.0>
 800a4de:	e7d2      	b.n	800a486 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a4e0:	4806      	ldr	r0, [pc, #24]	; (800a4fc <HAL_RCC_GetPCLK2Freq+0x8c>)
 800a4e2:	e7d0      	b.n	800a486 <HAL_RCC_GetPCLK2Freq+0x16>
 800a4e4:	58024400 	.word	0x58024400
 800a4e8:	003d0900 	.word	0x003d0900
 800a4ec:	0801a62c 	.word	0x0801a62c
 800a4f0:	24000310 	.word	0x24000310
 800a4f4:	24000314 	.word	0x24000314
 800a4f8:	017d7840 	.word	0x017d7840
 800a4fc:	03d09000 	.word	0x03d09000

0800a500 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a502:	4c3a      	ldr	r4, [pc, #232]	; (800a5ec <RCCEx_PLL2_Config+0xec>)
 800a504:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a506:	f003 0303 	and.w	r3, r3, #3
 800a50a:	2b03      	cmp	r3, #3
 800a50c:	d067      	beq.n	800a5de <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	4606      	mov	r6, r0
 800a512:	460f      	mov	r7, r1
 800a514:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a518:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a51a:	f7fb fbe1 	bl	8005ce0 <HAL_GetTick>
 800a51e:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a520:	e004      	b.n	800a52c <RCCEx_PLL2_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a522:	f7fb fbdd 	bl	8005ce0 <HAL_GetTick>
 800a526:	1b43      	subs	r3, r0, r5
 800a528:	2b02      	cmp	r3, #2
 800a52a:	d856      	bhi.n	800a5da <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a52c:	6823      	ldr	r3, [r4, #0]
 800a52e:	011a      	lsls	r2, r3, #4
 800a530:	d4f7      	bmi.n	800a522 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a532:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a534:	6832      	ldr	r2, [r6, #0]
 800a536:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a53a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800a53e:	62a3      	str	r3, [r4, #40]	; 0x28
 800a540:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800a544:	3b01      	subs	r3, #1
 800a546:	3a01      	subs	r2, #1
 800a548:	025b      	lsls	r3, r3, #9
 800a54a:	0412      	lsls	r2, r2, #16
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800a552:	4313      	orrs	r3, r2
 800a554:	6872      	ldr	r2, [r6, #4]
 800a556:	3a01      	subs	r2, #1
 800a558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a55c:	4313      	orrs	r3, r2
 800a55e:	6932      	ldr	r2, [r6, #16]
 800a560:	3a01      	subs	r2, #1
 800a562:	0612      	lsls	r2, r2, #24
 800a564:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800a568:	4313      	orrs	r3, r2
 800a56a:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a56c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a56e:	6972      	ldr	r2, [r6, #20]
 800a570:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a574:	4313      	orrs	r3, r2
 800a576:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a578:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a57a:	69b3      	ldr	r3, [r6, #24]
 800a57c:	f022 0220 	bic.w	r2, r2, #32
 800a580:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a582:	4b1b      	ldr	r3, [pc, #108]	; (800a5f0 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a584:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a586:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a588:	f022 0210 	bic.w	r2, r2, #16
 800a58c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a58e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a590:	69f2      	ldr	r2, [r6, #28]
 800a592:	400b      	ands	r3, r1
 800a594:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a598:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a59a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a59c:	f043 0310 	orr.w	r3, r3, #16
 800a5a0:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a5a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800a5a4:	b1ef      	cbz	r7, 800a5e2 <RCCEx_PLL2_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a5a6:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a5a8:	bf0c      	ite	eq
 800a5aa:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a5ae:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800a5b2:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a5b4:	4c0d      	ldr	r4, [pc, #52]	; (800a5ec <RCCEx_PLL2_Config+0xec>)
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a5bc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5be:	f7fb fb8f 	bl	8005ce0 <HAL_GetTick>
 800a5c2:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a5c4:	e004      	b.n	800a5d0 <RCCEx_PLL2_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800a5c6:	f7fb fb8b 	bl	8005ce0 <HAL_GetTick>
 800a5ca:	1b40      	subs	r0, r0, r5
 800a5cc:	2802      	cmp	r0, #2
 800a5ce:	d804      	bhi.n	800a5da <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	011b      	lsls	r3, r3, #4
 800a5d4:	d5f7      	bpl.n	800a5c6 <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800a5d6:	2000      	movs	r0, #0
}
 800a5d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800a5da:	2003      	movs	r0, #3
}
 800a5dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800a5de:	2001      	movs	r0, #1
}
 800a5e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a5e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a5e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a5e8:	e7e4      	b.n	800a5b4 <RCCEx_PLL2_Config+0xb4>
 800a5ea:	bf00      	nop
 800a5ec:	58024400 	.word	0x58024400
 800a5f0:	ffff0007 	.word	0xffff0007

0800a5f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a5f6:	4c3a      	ldr	r4, [pc, #232]	; (800a6e0 <RCCEx_PLL3_Config+0xec>)
 800a5f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a5fa:	f003 0303 	and.w	r3, r3, #3
 800a5fe:	2b03      	cmp	r3, #3
 800a600:	d067      	beq.n	800a6d2 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a602:	6823      	ldr	r3, [r4, #0]
 800a604:	4606      	mov	r6, r0
 800a606:	460f      	mov	r7, r1
 800a608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a60c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a60e:	f7fb fb67 	bl	8005ce0 <HAL_GetTick>
 800a612:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a614:	e004      	b.n	800a620 <RCCEx_PLL3_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a616:	f7fb fb63 	bl	8005ce0 <HAL_GetTick>
 800a61a:	1b43      	subs	r3, r0, r5
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d856      	bhi.n	800a6ce <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	009a      	lsls	r2, r3, #2
 800a624:	d4f7      	bmi.n	800a616 <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a626:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a628:	6832      	ldr	r2, [r6, #0]
 800a62a:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800a62e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800a632:	62a3      	str	r3, [r4, #40]	; 0x28
 800a634:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800a638:	3b01      	subs	r3, #1
 800a63a:	3a01      	subs	r2, #1
 800a63c:	025b      	lsls	r3, r3, #9
 800a63e:	0412      	lsls	r2, r2, #16
 800a640:	b29b      	uxth	r3, r3
 800a642:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800a646:	4313      	orrs	r3, r2
 800a648:	6872      	ldr	r2, [r6, #4]
 800a64a:	3a01      	subs	r2, #1
 800a64c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a650:	4313      	orrs	r3, r2
 800a652:	6932      	ldr	r2, [r6, #16]
 800a654:	3a01      	subs	r2, #1
 800a656:	0612      	lsls	r2, r2, #24
 800a658:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800a65c:	4313      	orrs	r3, r2
 800a65e:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a660:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a662:	6972      	ldr	r2, [r6, #20]
 800a664:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a668:	4313      	orrs	r3, r2
 800a66a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a66c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a66e:	69b3      	ldr	r3, [r6, #24]
 800a670:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a674:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a676:	4b1b      	ldr	r3, [pc, #108]	; (800a6e4 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a678:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a67a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a67c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a680:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a682:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a684:	69f2      	ldr	r2, [r6, #28]
 800a686:	400b      	ands	r3, r1
 800a688:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a68c:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a68e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a694:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a696:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800a698:	b1ef      	cbz	r7, 800a6d6 <RCCEx_PLL3_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800a69a:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a69c:	bf0c      	ite	eq
 800a69e:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a6a2:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800a6a6:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a6a8:	4c0d      	ldr	r4, [pc, #52]	; (800a6e0 <RCCEx_PLL3_Config+0xec>)
 800a6aa:	6823      	ldr	r3, [r4, #0]
 800a6ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6b0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a6b2:	f7fb fb15 	bl	8005ce0 <HAL_GetTick>
 800a6b6:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a6b8:	e004      	b.n	800a6c4 <RCCEx_PLL3_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800a6ba:	f7fb fb11 	bl	8005ce0 <HAL_GetTick>
 800a6be:	1b40      	subs	r0, r0, r5
 800a6c0:	2802      	cmp	r0, #2
 800a6c2:	d804      	bhi.n	800a6ce <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a6c4:	6823      	ldr	r3, [r4, #0]
 800a6c6:	009b      	lsls	r3, r3, #2
 800a6c8:	d5f7      	bpl.n	800a6ba <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800a6ca:	2000      	movs	r0, #0
}
 800a6cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800a6ce:	2003      	movs	r0, #3
}
 800a6d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800a6d2:	2001      	movs	r0, #1
}
 800a6d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a6d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a6da:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a6dc:	e7e4      	b.n	800a6a8 <RCCEx_PLL3_Config+0xb4>
 800a6de:	bf00      	nop
 800a6e0:	58024400 	.word	0x58024400
 800a6e4:	ffff0007 	.word	0xffff0007

0800a6e8 <HAL_RCCEx_PeriphCLKConfig>:
{
 800a6e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a6ec:	6803      	ldr	r3, [r0, #0]
{
 800a6ee:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a6f0:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 800a6f4:	d022      	beq.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->SpdifrxClockSelection)
 800a6f6:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800a6f8:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800a6fc:	f000 8499 	beq.w	800b032 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 800a700:	d811      	bhi.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800a702:	2a00      	cmp	r2, #0
 800a704:	f000 8503 	beq.w	800b10e <HAL_RCCEx_PeriphCLKConfig+0xa26>
 800a708:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800a70c:	f040 84fc 	bne.w	800b108 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a710:	2102      	movs	r1, #2
 800a712:	3004      	adds	r0, #4
 800a714:	f7ff fef4 	bl	800a500 <RCCEx_PLL2_Config>
 800a718:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800a71a:	2e00      	cmp	r6, #0
 800a71c:	f040 8491 	bne.w	800b042 <HAL_RCCEx_PeriphCLKConfig+0x95a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a720:	6e62      	ldr	r2, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	e003      	b.n	800a72e <HAL_RCCEx_PeriphCLKConfig+0x46>
    switch(PeriphClkInit->SpdifrxClockSelection)
 800a726:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800a72a:	f040 84ed 	bne.w	800b108 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a72e:	48a8      	ldr	r0, [pc, #672]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a730:	2600      	movs	r6, #0
 800a732:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800a734:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800a738:	430a      	orrs	r2, r1
 800a73a:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a73c:	05dd      	lsls	r5, r3, #23
 800a73e:	d50a      	bpl.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->Sai1ClockSelection)
 800a740:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800a742:	2a04      	cmp	r2, #4
 800a744:	d806      	bhi.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800a746:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a74a:	04ad      	.short	0x04ad
 800a74c:	0493048c 	.word	0x0493048c
 800a750:	02e902e9 	.word	0x02e902e9
 800a754:	2601      	movs	r6, #1
 800a756:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a758:	0598      	lsls	r0, r3, #22
 800a75a:	d51b      	bpl.n	800a794 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai23ClockSelection)
 800a75c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800a75e:	2a80      	cmp	r2, #128	; 0x80
 800a760:	f000 8497 	beq.w	800b092 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 800a764:	f200 80ec 	bhi.w	800a940 <HAL_RCCEx_PeriphCLKConfig+0x258>
 800a768:	2a00      	cmp	r2, #0
 800a76a:	f000 8394 	beq.w	800ae96 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800a76e:	2a40      	cmp	r2, #64	; 0x40
 800a770:	f040 80ed 	bne.w	800a94e <HAL_RCCEx_PeriphCLKConfig+0x266>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a774:	2100      	movs	r1, #0
 800a776:	1d20      	adds	r0, r4, #4
 800a778:	f7ff fec2 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a77c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a77e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a780:	2d00      	cmp	r5, #0
 800a782:	f040 836e 	bne.w	800ae62 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800a786:	4992      	ldr	r1, [pc, #584]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a78a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800a78c:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 800a790:	4302      	orrs	r2, r0
 800a792:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a794:	0559      	lsls	r1, r3, #21
 800a796:	d51f      	bpl.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4AClockSelection)
 800a798:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800a79c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800a7a0:	f000 8456 	beq.w	800b050 <HAL_RCCEx_PeriphCLKConfig+0x968>
 800a7a4:	f200 80d6 	bhi.w	800a954 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800a7a8:	2a00      	cmp	r2, #0
 800a7aa:	f000 837a 	beq.w	800aea2 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 800a7ae:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800a7b2:	f040 80d7 	bne.w	800a964 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	1d20      	adds	r0, r4, #4
 800a7ba:	f7ff fea1 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a7be:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a7c0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a7c2:	2d00      	cmp	r5, #0
 800a7c4:	f040 8351 	bne.w	800ae6a <HAL_RCCEx_PeriphCLKConfig+0x782>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a7c8:	4981      	ldr	r1, [pc, #516]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a7ca:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800a7ce:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800a7d0:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 800a7d4:	4302      	orrs	r2, r0
 800a7d6:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a7d8:	051a      	lsls	r2, r3, #20
 800a7da:	d51f      	bpl.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->Sai4BClockSelection)
 800a7dc:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 800a7e0:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 800a7e4:	f000 8465 	beq.w	800b0b2 <HAL_RCCEx_PeriphCLKConfig+0x9ca>
 800a7e8:	f200 80bf 	bhi.w	800a96a <HAL_RCCEx_PeriphCLKConfig+0x282>
 800a7ec:	2a00      	cmp	r2, #0
 800a7ee:	f000 835e 	beq.w	800aeae <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 800a7f2:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800a7f6:	f040 80c0 	bne.w	800a97a <HAL_RCCEx_PeriphCLKConfig+0x292>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a7fa:	2100      	movs	r1, #0
 800a7fc:	1d20      	adds	r0, r4, #4
 800a7fe:	f7ff fe7f 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a802:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a804:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a806:	2d00      	cmp	r5, #0
 800a808:	f040 8333 	bne.w	800ae72 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a80c:	4970      	ldr	r1, [pc, #448]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a80e:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800a812:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800a814:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800a818:	4302      	orrs	r2, r0
 800a81a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a81c:	019f      	lsls	r7, r3, #6
 800a81e:	d518      	bpl.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->QspiClockSelection)
 800a820:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800a822:	2a20      	cmp	r2, #32
 800a824:	f000 83ce 	beq.w	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800a828:	f200 80aa 	bhi.w	800a980 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a82c:	b13a      	cbz	r2, 800a83e <HAL_RCCEx_PeriphCLKConfig+0x156>
 800a82e:	2a10      	cmp	r2, #16
 800a830:	f040 80a9 	bne.w	800a986 <HAL_RCCEx_PeriphCLKConfig+0x29e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a834:	4966      	ldr	r1, [pc, #408]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a836:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800a838:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800a83c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800a83e:	2d00      	cmp	r5, #0
 800a840:	f040 8360 	bne.w	800af04 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a844:	4962      	ldr	r1, [pc, #392]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a846:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a848:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800a84a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800a84e:	4302      	orrs	r2, r0
 800a850:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a852:	04d8      	lsls	r0, r3, #19
 800a854:	d51d      	bpl.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi123ClockSelection)
 800a856:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800a858:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800a85c:	f000 8410 	beq.w	800b080 <HAL_RCCEx_PeriphCLKConfig+0x998>
 800a860:	f200 8094 	bhi.w	800a98c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 800a864:	2a00      	cmp	r2, #0
 800a866:	f000 8328 	beq.w	800aeba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800a86a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800a86e:	f040 8095 	bne.w	800a99c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a872:	2100      	movs	r1, #0
 800a874:	1d20      	adds	r0, r4, #4
 800a876:	f7ff fe43 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a87a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a87c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a87e:	2d00      	cmp	r5, #0
 800a880:	f040 82f1 	bne.w	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x77e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a884:	4952      	ldr	r1, [pc, #328]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a886:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800a888:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800a88a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800a88e:	4302      	orrs	r2, r0
 800a890:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a892:	0499      	lsls	r1, r3, #18
 800a894:	d51a      	bpl.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi45ClockSelection)
 800a896:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800a898:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800a89c:	f000 8376 	beq.w	800af8c <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800a8a0:	d87f      	bhi.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800a8a2:	b14a      	cbz	r2, 800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800a8a4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800a8a8:	f040 8083 	bne.w	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a8ac:	2101      	movs	r1, #1
 800a8ae:	1d20      	adds	r0, r4, #4
 800a8b0:	f7ff fe26 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a8b4:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a8b6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a8b8:	2d00      	cmp	r5, #0
 800a8ba:	f040 8325 	bne.w	800af08 <HAL_RCCEx_PeriphCLKConfig+0x820>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a8be:	4944      	ldr	r1, [pc, #272]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a8c0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800a8c2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800a8c4:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800a8c8:	4302      	orrs	r2, r0
 800a8ca:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a8cc:	045a      	lsls	r2, r3, #17
 800a8ce:	d51b      	bpl.n	800a908 <HAL_RCCEx_PeriphCLKConfig+0x220>
    switch(PeriphClkInit->Spi6ClockSelection)
 800a8d0:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 800a8d4:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800a8d8:	f000 8362 	beq.w	800afa0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800a8dc:	d86c      	bhi.n	800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800a8de:	b142      	cbz	r2, 800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a8e0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800a8e4:	d170      	bne.n	800a9c8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a8e6:	2101      	movs	r1, #1
 800a8e8:	1d20      	adds	r0, r4, #4
 800a8ea:	f7ff fe09 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a8ee:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a8f0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a8f2:	2d00      	cmp	r5, #0
 800a8f4:	f040 830a 	bne.w	800af0c <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a8f8:	4935      	ldr	r1, [pc, #212]	; (800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a8fa:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800a8fe:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800a900:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800a904:	4302      	orrs	r2, r0
 800a906:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a908:	041f      	lsls	r7, r3, #16
 800a90a:	d50d      	bpl.n	800a928 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->FdcanClockSelection)
 800a90c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800a90e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800a912:	f000 834f 	beq.w	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 800a916:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800a91a:	f000 820b 	beq.w	800ad34 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a91e:	2a00      	cmp	r2, #0
 800a920:	f000 820e 	beq.w	800ad40 <HAL_RCCEx_PeriphCLKConfig+0x658>
 800a924:	2601      	movs	r6, #1
 800a926:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a928:	01d8      	lsls	r0, r3, #7
 800a92a:	d55d      	bpl.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 800a92c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a92e:	2a03      	cmp	r2, #3
 800a930:	f200 8418 	bhi.w	800b164 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
 800a934:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a938:	035a0054 	.word	0x035a0054
 800a93c:	0054004e 	.word	0x0054004e
    switch(PeriphClkInit->Sai23ClockSelection)
 800a940:	2ac0      	cmp	r2, #192	; 0xc0
 800a942:	f43f af1d 	beq.w	800a780 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a946:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800a94a:	f43f af19 	beq.w	800a780 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a94e:	2601      	movs	r6, #1
 800a950:	4635      	mov	r5, r6
 800a952:	e71f      	b.n	800a794 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai4AClockSelection)
 800a954:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 800a958:	f43f af33 	beq.w	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 800a95c:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800a960:	f43f af2f 	beq.w	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 800a964:	2601      	movs	r6, #1
 800a966:	4635      	mov	r5, r6
 800a968:	e736      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4BClockSelection)
 800a96a:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 800a96e:	f43f af4a 	beq.w	800a806 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800a972:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 800a976:	f43f af46 	beq.w	800a806 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800a97a:	2601      	movs	r6, #1
 800a97c:	4635      	mov	r5, r6
 800a97e:	e74d      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->QspiClockSelection)
 800a980:	2a30      	cmp	r2, #48	; 0x30
 800a982:	f43f af5c 	beq.w	800a83e <HAL_RCCEx_PeriphCLKConfig+0x156>
 800a986:	2601      	movs	r6, #1
 800a988:	4635      	mov	r5, r6
 800a98a:	e762      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->Spi123ClockSelection)
 800a98c:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800a990:	f43f af75 	beq.w	800a87e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a994:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800a998:	f43f af71 	beq.w	800a87e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a99c:	2601      	movs	r6, #1
 800a99e:	4635      	mov	r5, r6
 800a9a0:	e777      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi45ClockSelection)
 800a9a2:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800a9a6:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 800a9aa:	d085      	beq.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800a9ac:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800a9b0:	d082      	beq.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800a9b2:	2601      	movs	r6, #1
 800a9b4:	4635      	mov	r5, r6
 800a9b6:	e789      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi6ClockSelection)
 800a9b8:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800a9bc:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800a9c0:	d097      	beq.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a9c2:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800a9c6:	d094      	beq.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a9c8:	2601      	movs	r6, #1
 800a9ca:	4635      	mov	r5, r6
 800a9cc:	e79c      	b.n	800a908 <HAL_RCCEx_PeriphCLKConfig+0x220>
 800a9ce:	bf00      	nop
 800a9d0:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a9d4:	2102      	movs	r1, #2
 800a9d6:	1d20      	adds	r0, r4, #4
 800a9d8:	f7ff fd92 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a9dc:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a9de:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800a9e0:	2d00      	cmp	r5, #0
 800a9e2:	f000 8272 	beq.w	800aeca <HAL_RCCEx_PeriphCLKConfig+0x7e2>
 800a9e6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a9e8:	0259      	lsls	r1, r3, #9
 800a9ea:	f100 81ee 	bmi.w	800adca <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a9ee:	07df      	lsls	r7, r3, #31
 800a9f0:	d52f      	bpl.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    switch(PeriphClkInit->Usart16ClockSelection)
 800a9f2:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800a9f4:	2a28      	cmp	r2, #40	; 0x28
 800a9f6:	d82a      	bhi.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x366>
 800a9f8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a9fc:	002901dc 	.word	0x002901dc
 800aa00:	00290029 	.word	0x00290029
 800aa04:	00290029 	.word	0x00290029
 800aa08:	00290029 	.word	0x00290029
 800aa0c:	00290378 	.word	0x00290378
 800aa10:	00290029 	.word	0x00290029
 800aa14:	00290029 	.word	0x00290029
 800aa18:	00290029 	.word	0x00290029
 800aa1c:	002901d5 	.word	0x002901d5
 800aa20:	00290029 	.word	0x00290029
 800aa24:	00290029 	.word	0x00290029
 800aa28:	00290029 	.word	0x00290029
 800aa2c:	002901dc 	.word	0x002901dc
 800aa30:	00290029 	.word	0x00290029
 800aa34:	00290029 	.word	0x00290029
 800aa38:	00290029 	.word	0x00290029
 800aa3c:	002901dc 	.word	0x002901dc
 800aa40:	00290029 	.word	0x00290029
 800aa44:	00290029 	.word	0x00290029
 800aa48:	00290029 	.word	0x00290029
 800aa4c:	01dc      	.short	0x01dc
 800aa4e:	2601      	movs	r6, #1
 800aa50:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800aa52:	0798      	lsls	r0, r3, #30
 800aa54:	d516      	bpl.n	800aa84 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800aa56:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800aa58:	2a05      	cmp	r2, #5
 800aa5a:	f200 8380 	bhi.w	800b15e <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800aa5e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800aa62:	000d      	.short	0x000d
 800aa64:	00060331 	.word	0x00060331
 800aa68:	000d000d 	.word	0x000d000d
 800aa6c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800aa6e:	2101      	movs	r1, #1
 800aa70:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800aa74:	f7ff fdbe 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa78:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800aa7a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800aa7c:	2d00      	cmp	r5, #0
 800aa7e:	f000 822e 	beq.w	800aede <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800aa82:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa84:	0759      	lsls	r1, r3, #29
 800aa86:	d517      	bpl.n	800aab8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800aa88:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800aa8c:	2a05      	cmp	r2, #5
 800aa8e:	f200 836c 	bhi.w	800b16a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800aa92:	e8df f012 	tbh	[pc, r2, lsl #1]
 800aa96:	000d      	.short	0x000d
 800aa98:	00060321 	.word	0x00060321
 800aa9c:	000d000d 	.word	0x000d000d
 800aaa0:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800aaa2:	2101      	movs	r1, #1
 800aaa4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800aaa8:	f7ff fda4 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aaac:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800aaae:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800aab0:	2d00      	cmp	r5, #0
 800aab2:	f000 821c 	beq.w	800aeee <HAL_RCCEx_PeriphCLKConfig+0x806>
 800aab6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aab8:	069a      	lsls	r2, r3, #26
 800aaba:	d51d      	bpl.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800aabc:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800aac0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800aac4:	f000 8287 	beq.w	800afd6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800aac8:	f200 80e6 	bhi.w	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
 800aacc:	b14a      	cbz	r2, 800aae2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800aace:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800aad2:	f040 80eb 	bne.w	800acac <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800aad6:	2100      	movs	r1, #0
 800aad8:	1d20      	adds	r0, r4, #4
 800aada:	f7ff fd11 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800aade:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800aae0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800aae2:	2d00      	cmp	r5, #0
 800aae4:	f040 81ef 	bne.w	800aec6 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aae8:	49a4      	ldr	r1, [pc, #656]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800aaea:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800aaee:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800aaf0:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800aaf4:	4302      	orrs	r2, r0
 800aaf6:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800aaf8:	065f      	lsls	r7, r3, #25
 800aafa:	d51d      	bpl.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800aafc:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 800ab00:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800ab04:	f000 822e 	beq.w	800af64 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 800ab08:	f200 80d3 	bhi.w	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 800ab0c:	b14a      	cbz	r2, 800ab22 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800ab0e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800ab12:	f040 80d8 	bne.w	800acc6 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ab16:	2100      	movs	r1, #0
 800ab18:	1d20      	adds	r0, r4, #4
 800ab1a:	f7ff fcf1 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ab1e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ab20:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800ab22:	2d00      	cmp	r5, #0
 800ab24:	f040 81f4 	bne.w	800af10 <HAL_RCCEx_PeriphCLKConfig+0x828>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ab28:	4994      	ldr	r1, [pc, #592]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ab2a:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800ab2e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800ab30:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800ab34:	4302      	orrs	r2, r0
 800ab36:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ab38:	0618      	lsls	r0, r3, #24
 800ab3a:	d51d      	bpl.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800ab3c:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 800ab40:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800ab44:	f000 8218 	beq.w	800af78 <HAL_RCCEx_PeriphCLKConfig+0x890>
 800ab48:	f200 80c0 	bhi.w	800accc <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 800ab4c:	b14a      	cbz	r2, 800ab62 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800ab4e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800ab52:	f040 80c5 	bne.w	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ab56:	2100      	movs	r1, #0
 800ab58:	1d20      	adds	r0, r4, #4
 800ab5a:	f7ff fcd1 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ab5e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ab60:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800ab62:	2d00      	cmp	r5, #0
 800ab64:	f040 81b9 	bne.w	800aeda <HAL_RCCEx_PeriphCLKConfig+0x7f2>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ab68:	4984      	ldr	r1, [pc, #528]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ab6a:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800ab6e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800ab70:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800ab74:	4302      	orrs	r2, r0
 800ab76:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ab78:	0719      	lsls	r1, r3, #28
 800ab7a:	d50b      	bpl.n	800ab94 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800ab7c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800ab80:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800ab84:	f000 823b 	beq.w	800affe <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ab88:	487c      	ldr	r0, [pc, #496]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ab8a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800ab8c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800ab90:	430a      	orrs	r2, r1
 800ab92:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ab94:	06da      	lsls	r2, r3, #27
 800ab96:	d50b      	bpl.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800ab98:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800ab9c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800aba0:	f000 823a 	beq.w	800b018 <HAL_RCCEx_PeriphCLKConfig+0x930>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800aba4:	4875      	ldr	r0, [pc, #468]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800aba6:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800aba8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800abac:	430a      	orrs	r2, r1
 800abae:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800abb0:	031f      	lsls	r7, r3, #12
 800abb2:	d50e      	bpl.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch(PeriphClkInit->AdcClockSelection)
 800abb4:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800abb8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800abbc:	f000 80e0 	beq.w	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x698>
 800abc0:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800abc4:	f000 80e3 	beq.w	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800abc8:	2900      	cmp	r1, #0
 800abca:	f000 81c3 	beq.w	800af54 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 800abce:	2601      	movs	r6, #1
 800abd0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800abd2:	0358      	lsls	r0, r3, #13
 800abd4:	d50f      	bpl.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch(PeriphClkInit->UsbClockSelection)
 800abd6:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800abda:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800abde:	f000 80ba 	beq.w	800ad56 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800abe2:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800abe6:	f000 80bd 	beq.w	800ad64 <HAL_RCCEx_PeriphCLKConfig+0x67c>
 800abea:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800abee:	f000 81a9 	beq.w	800af44 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 800abf2:	2601      	movs	r6, #1
 800abf4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800abf6:	03d9      	lsls	r1, r3, #15
 800abf8:	d509      	bpl.n	800ac0e <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->SdmmcClockSelection)
 800abfa:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800abfc:	2a00      	cmp	r2, #0
 800abfe:	f000 818f 	beq.w	800af20 <HAL_RCCEx_PeriphCLKConfig+0x838>
 800ac02:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800ac06:	f000 8136 	beq.w	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 800ac0a:	2601      	movs	r6, #1
 800ac0c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ac0e:	009a      	lsls	r2, r3, #2
 800ac10:	f100 811c 	bmi.w	800ae4c <HAL_RCCEx_PeriphCLKConfig+0x764>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ac14:	039f      	lsls	r7, r3, #14
 800ac16:	d466      	bmi.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    return HAL_OK;
 800ac18:	1e30      	subs	r0, r6, #0
 800ac1a:	bf18      	it	ne
 800ac1c:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ac1e:	02de      	lsls	r6, r3, #11
 800ac20:	d506      	bpl.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x548>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ac22:	4956      	ldr	r1, [pc, #344]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ac24:	6f25      	ldr	r5, [r4, #112]	; 0x70
 800ac26:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800ac28:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800ac2c:	432a      	orrs	r2, r5
 800ac2e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800ac30:	00dd      	lsls	r5, r3, #3
 800ac32:	d507      	bpl.n	800ac44 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800ac34:	4951      	ldr	r1, [pc, #324]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ac36:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 800ac3a:	690a      	ldr	r2, [r1, #16]
 800ac3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ac40:	432a      	orrs	r2, r5
 800ac42:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ac44:	0299      	lsls	r1, r3, #10
 800ac46:	d506      	bpl.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x56e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ac48:	494c      	ldr	r1, [pc, #304]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ac4a:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 800ac4c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800ac4e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800ac52:	432a      	orrs	r2, r5
 800ac54:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ac56:	005a      	lsls	r2, r3, #1
 800ac58:	d509      	bpl.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x586>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ac5a:	4a48      	ldr	r2, [pc, #288]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ac5c:	6911      	ldr	r1, [r2, #16]
 800ac5e:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800ac62:	6111      	str	r1, [r2, #16]
 800ac64:	6911      	ldr	r1, [r2, #16]
 800ac66:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800ac6a:	4329      	orrs	r1, r5
 800ac6c:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	da06      	bge.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0x598>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ac72:	4942      	ldr	r1, [pc, #264]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ac74:	6d25      	ldr	r5, [r4, #80]	; 0x50
 800ac76:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800ac78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ac7c:	432a      	orrs	r2, r5
 800ac7e:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ac80:	021b      	lsls	r3, r3, #8
 800ac82:	d507      	bpl.n	800ac94 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ac84:	4a3d      	ldr	r2, [pc, #244]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ac86:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800ac8a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800ac8c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800ac90:	430b      	orrs	r3, r1
 800ac92:	6553      	str	r3, [r2, #84]	; 0x54
}
 800ac94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Lptim1ClockSelection)
 800ac98:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800ac9c:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800aca0:	f43f af1f 	beq.w	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800aca4:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800aca8:	f43f af1b 	beq.w	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800acac:	2601      	movs	r6, #1
 800acae:	4635      	mov	r5, r6
 800acb0:	e722      	b.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800acb2:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 800acb6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800acba:	f43f af32 	beq.w	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800acbe:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800acc2:	f43f af2e 	beq.w	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800acc6:	2601      	movs	r6, #1
 800acc8:	4635      	mov	r5, r6
 800acca:	e735      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800accc:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800acd0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800acd4:	f43f af45 	beq.w	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800acd8:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 800acdc:	f43f af41 	beq.w	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800ace0:	2601      	movs	r6, #1
 800ace2:	4635      	mov	r5, r6
 800ace4:	e748      	b.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->RngClockSelection)
 800ace6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800ace8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800acec:	f000 8121 	beq.w	800af32 <HAL_RCCEx_PeriphCLKConfig+0x84a>
 800acf0:	d906      	bls.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800acf2:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800acf6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800acfa:	d003      	beq.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800acfc:	2001      	movs	r0, #1
 800acfe:	e78e      	b.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x536>
 800ad00:	2a00      	cmp	r2, #0
 800ad02:	d1fb      	bne.n	800acfc <HAL_RCCEx_PeriphCLKConfig+0x614>
    if(ret == HAL_OK)
 800ad04:	2d00      	cmp	r5, #0
 800ad06:	d1f9      	bne.n	800acfc <HAL_RCCEx_PeriphCLKConfig+0x614>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad08:	4d1c      	ldr	r5, [pc, #112]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
    return HAL_OK;
 800ad0a:	1e30      	subs	r0, r6, #0
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad0c:	6d69      	ldr	r1, [r5, #84]	; 0x54
    return HAL_OK;
 800ad0e:	bf18      	it	ne
 800ad10:	2001      	movne	r0, #1
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad12:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800ad16:	430a      	orrs	r2, r1
 800ad18:	656a      	str	r2, [r5, #84]	; 0x54
 800ad1a:	e780      	b.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch(PeriphClkInit->Sai1ClockSelection)
 800ad1c:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 800ad1e:	2d00      	cmp	r5, #0
 800ad20:	f040 80a5 	bne.w	800ae6e <HAL_RCCEx_PeriphCLKConfig+0x786>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ad24:	4915      	ldr	r1, [pc, #84]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ad26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad28:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800ad2a:	f022 0207 	bic.w	r2, r2, #7
 800ad2e:	4302      	orrs	r2, r0
 800ad30:	650a      	str	r2, [r1, #80]	; 0x50
 800ad32:	e511      	b.n	800a758 <HAL_RCCEx_PeriphCLKConfig+0x70>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ad34:	2101      	movs	r1, #1
 800ad36:	1d20      	adds	r0, r4, #4
 800ad38:	f7ff fbe2 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ad3c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ad3e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800ad40:	2d00      	cmp	r5, #0
 800ad42:	f040 80dd 	bne.w	800af00 <HAL_RCCEx_PeriphCLKConfig+0x818>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ad46:	490d      	ldr	r1, [pc, #52]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ad48:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ad4a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800ad4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ad50:	4302      	orrs	r2, r0
 800ad52:	650a      	str	r2, [r1, #80]	; 0x50
 800ad54:	e5e8      	b.n	800a928 <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ad56:	2101      	movs	r1, #1
 800ad58:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800ad5c:	f7ff fc4a 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ad60:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ad62:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800ad64:	2d00      	cmp	r5, #0
 800ad66:	f040 80d9 	bne.w	800af1c <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ad6a:	4904      	ldr	r1, [pc, #16]	; (800ad7c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 800ad6c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800ad70:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800ad72:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800ad76:	4302      	orrs	r2, r0
 800ad78:	654a      	str	r2, [r1, #84]	; 0x54
 800ad7a:	e73c      	b.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 800ad7c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800ad80:	2102      	movs	r1, #2
 800ad82:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800ad86:	f7ff fc35 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ad8a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800ad8c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800ad8e:	2d00      	cmp	r5, #0
 800ad90:	f040 80c2 	bne.w	800af18 <HAL_RCCEx_PeriphCLKConfig+0x830>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ad94:	49ac      	ldr	r1, [pc, #688]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800ad96:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800ad9a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800ad9c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800ada0:	4302      	orrs	r2, r0
 800ada2:	658a      	str	r2, [r1, #88]	; 0x58
 800ada4:	e715      	b.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ada6:	2101      	movs	r1, #1
 800ada8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800adac:	f7ff fc22 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800adb0:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800adb2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800adb4:	2d00      	cmp	r5, #0
 800adb6:	f040 80ad 	bne.w	800af14 <HAL_RCCEx_PeriphCLKConfig+0x82c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800adba:	49a3      	ldr	r1, [pc, #652]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800adbc:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800adbe:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800adc0:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 800adc4:	4302      	orrs	r2, r0
 800adc6:	654a      	str	r2, [r1, #84]	; 0x54
 800adc8:	e643      	b.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800adca:	4fa0      	ldr	r7, [pc, #640]	; (800b04c <HAL_RCCEx_PeriphCLKConfig+0x964>)
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800add2:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800add4:	f7fa ff84 	bl	8005ce0 <HAL_GetTick>
 800add8:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800adda:	e006      	b.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x702>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800addc:	f7fa ff80 	bl	8005ce0 <HAL_GetTick>
 800ade0:	eba0 0008 	sub.w	r0, r0, r8
 800ade4:	2864      	cmp	r0, #100	; 0x64
 800ade6:	f200 818b 	bhi.w	800b100 <HAL_RCCEx_PeriphCLKConfig+0xa18>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	05da      	lsls	r2, r3, #23
 800adee:	d5f5      	bpl.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x6f4>
    if(ret == HAL_OK)
 800adf0:	2d00      	cmp	r5, #0
 800adf2:	f040 81b1 	bne.w	800b158 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800adf6:	4a94      	ldr	r2, [pc, #592]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800adf8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800adfc:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800adfe:	4059      	eors	r1, r3
 800ae00:	f411 7f40 	tst.w	r1, #768	; 0x300
 800ae04:	d00b      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x736>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ae06:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800ae08:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ae0a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800ae0e:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800ae12:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ae14:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800ae16:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800ae1a:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800ae1c:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ae1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae22:	f000 817b 	beq.w	800b11c <HAL_RCCEx_PeriphCLKConfig+0xa34>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ae26:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800ae2a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800ae2e:	f000 8189 	beq.w	800b144 <HAL_RCCEx_PeriphCLKConfig+0xa5c>
 800ae32:	4985      	ldr	r1, [pc, #532]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800ae34:	690a      	ldr	r2, [r1, #16]
 800ae36:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800ae3a:	610a      	str	r2, [r1, #16]
 800ae3c:	4a82      	ldr	r2, [pc, #520]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800ae3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae42:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800ae44:	430b      	orrs	r3, r1
 800ae46:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ae48:	6823      	ldr	r3, [r4, #0]
 800ae4a:	e5d0      	b.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800ae4c:	2102      	movs	r1, #2
 800ae4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800ae52:	f7ff fbcf 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ae56:	6823      	ldr	r3, [r4, #0]
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800ae58:	2800      	cmp	r0, #0
 800ae5a:	f43f aedb 	beq.w	800ac14 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      status=HAL_ERROR;
 800ae5e:	2601      	movs	r6, #1
 800ae60:	e6d8      	b.n	800ac14 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800ae62:	462e      	mov	r6, r5
 800ae64:	e496      	b.n	800a794 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800ae66:	462e      	mov	r6, r5
 800ae68:	e513      	b.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800ae6a:	462e      	mov	r6, r5
 800ae6c:	e4b4      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
 800ae6e:	462e      	mov	r6, r5
 800ae70:	e472      	b.n	800a758 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800ae72:	462e      	mov	r6, r5
 800ae74:	e4d2      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x134>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800ae76:	2102      	movs	r1, #2
 800ae78:	1d20      	adds	r0, r4, #4
 800ae7a:	f7ff fb41 	bl	800a500 <RCCEx_PLL2_Config>
 800ae7e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ae80:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800ae82:	2d00      	cmp	r5, #0
 800ae84:	d153      	bne.n	800af2e <HAL_RCCEx_PeriphCLKConfig+0x846>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ae86:	4970      	ldr	r1, [pc, #448]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800ae88:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800ae8a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800ae8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ae90:	4302      	orrs	r2, r0
 800ae92:	64ca      	str	r2, [r1, #76]	; 0x4c
 800ae94:	e6bb      	b.n	800ac0e <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae96:	496c      	ldr	r1, [pc, #432]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800ae98:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800ae9a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ae9e:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800aea0:	e46e      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aea2:	4969      	ldr	r1, [pc, #420]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800aea4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800aea6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800aeaa:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800aeac:	e489      	b.n	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0xda>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aeae:	4966      	ldr	r1, [pc, #408]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800aeb0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800aeb2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800aeb6:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800aeb8:	e4a5      	b.n	800a806 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aeba:	4963      	ldr	r1, [pc, #396]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800aebc:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800aebe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800aec2:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800aec4:	e4db      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800aec6:	462e      	mov	r6, r5
 800aec8:	e616      	b.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x410>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800aeca:	495f      	ldr	r1, [pc, #380]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800aecc:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800aece:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800aed0:	f022 0203 	bic.w	r2, r2, #3
 800aed4:	4302      	orrs	r2, r0
 800aed6:	64ca      	str	r2, [r1, #76]	; 0x4c
 800aed8:	e586      	b.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800aeda:	462e      	mov	r6, r5
 800aedc:	e64c      	b.n	800ab78 <HAL_RCCEx_PeriphCLKConfig+0x490>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800aede:	495a      	ldr	r1, [pc, #360]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800aee0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800aee2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800aee4:	f022 0207 	bic.w	r2, r2, #7
 800aee8:	4302      	orrs	r2, r0
 800aeea:	654a      	str	r2, [r1, #84]	; 0x54
 800aeec:	e5ca      	b.n	800aa84 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aeee:	4956      	ldr	r1, [pc, #344]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800aef0:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800aef4:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800aef6:	f022 0207 	bic.w	r2, r2, #7
 800aefa:	4302      	orrs	r2, r0
 800aefc:	658a      	str	r2, [r1, #88]	; 0x58
 800aefe:	e5db      	b.n	800aab8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800af00:	462e      	mov	r6, r5
 800af02:	e511      	b.n	800a928 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800af04:	462e      	mov	r6, r5
 800af06:	e4a4      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800af08:	462e      	mov	r6, r5
 800af0a:	e4df      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800af0c:	462e      	mov	r6, r5
 800af0e:	e4fb      	b.n	800a908 <HAL_RCCEx_PeriphCLKConfig+0x220>
 800af10:	462e      	mov	r6, r5
 800af12:	e611      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x450>
 800af14:	462e      	mov	r6, r5
 800af16:	e59c      	b.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800af18:	462e      	mov	r6, r5
 800af1a:	e65a      	b.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800af1c:	462e      	mov	r6, r5
 800af1e:	e66a      	b.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af20:	4949      	ldr	r1, [pc, #292]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800af22:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800af24:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800af28:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800af2a:	2d00      	cmp	r5, #0
 800af2c:	d0ab      	beq.n	800ae86 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 800af2e:	462e      	mov	r6, r5
 800af30:	e66d      	b.n	800ac0e <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af32:	4845      	ldr	r0, [pc, #276]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800af34:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800af36:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800af3a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 800af3c:	2d00      	cmp	r5, #0
 800af3e:	f47f aedd 	bne.w	800acfc <HAL_RCCEx_PeriphCLKConfig+0x614>
 800af42:	e6e1      	b.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x620>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af44:	4940      	ldr	r1, [pc, #256]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800af46:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800af48:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800af4c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800af4e:	2d00      	cmp	r5, #0
 800af50:	d1e4      	bne.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x834>
 800af52:	e70a      	b.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x682>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800af54:	1d20      	adds	r0, r4, #4
 800af56:	f7ff fad3 	bl	800a500 <RCCEx_PLL2_Config>
 800af5a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800af5c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800af5e:	2d00      	cmp	r5, #0
 800af60:	d1da      	bne.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800af62:	e717      	b.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800af64:	2102      	movs	r1, #2
 800af66:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800af6a:	f7ff fb43 	bl	800a5f4 <RCCEx_PLL3_Config>
 800af6e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800af70:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800af72:	2d00      	cmp	r5, #0
 800af74:	d1cc      	bne.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x828>
 800af76:	e5d7      	b.n	800ab28 <HAL_RCCEx_PeriphCLKConfig+0x440>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800af78:	2102      	movs	r1, #2
 800af7a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800af7e:	f7ff fb39 	bl	800a5f4 <RCCEx_PLL3_Config>
 800af82:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800af84:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800af86:	2d00      	cmp	r5, #0
 800af88:	d1a7      	bne.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800af8a:	e5ed      	b.n	800ab68 <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800af8c:	2101      	movs	r1, #1
 800af8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800af92:	f7ff fb2f 	bl	800a5f4 <RCCEx_PLL3_Config>
 800af96:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800af98:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800af9a:	2d00      	cmp	r5, #0
 800af9c:	d1b4      	bne.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x820>
 800af9e:	e48e      	b.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800afa0:	2101      	movs	r1, #1
 800afa2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800afa6:	f7ff fb25 	bl	800a5f4 <RCCEx_PLL3_Config>
 800afaa:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800afac:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800afae:	2d00      	cmp	r5, #0
 800afb0:	d1ac      	bne.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x824>
 800afb2:	e4a1      	b.n	800a8f8 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800afb4:	4924      	ldr	r1, [pc, #144]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800afb6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800afb8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800afbc:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800afbe:	2d00      	cmp	r5, #0
 800afc0:	d19e      	bne.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x818>
 800afc2:	e6c0      	b.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800afc4:	2102      	movs	r1, #2
 800afc6:	1d20      	adds	r0, r4, #4
 800afc8:	f7ff fa9a 	bl	800a500 <RCCEx_PLL2_Config>
 800afcc:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800afce:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	d197      	bne.n	800af04 <HAL_RCCEx_PeriphCLKConfig+0x81c>
 800afd4:	e436      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800afd6:	2102      	movs	r1, #2
 800afd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800afdc:	f7ff fb0a 	bl	800a5f4 <RCCEx_PLL3_Config>
 800afe0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800afe2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800afe4:	2d00      	cmp	r5, #0
 800afe6:	f47f af6e 	bne.w	800aec6 <HAL_RCCEx_PeriphCLKConfig+0x7de>
 800afea:	e57d      	b.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x400>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800afec:	4916      	ldr	r1, [pc, #88]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800afee:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800aff0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800aff4:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800aff6:	2d00      	cmp	r5, #0
 800aff8:	f47f acf5 	bne.w	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800affc:	e765      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x7e2>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800affe:	2102      	movs	r1, #2
 800b000:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b004:	f7ff faf6 	bl	800a5f4 <RCCEx_PLL3_Config>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b008:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b00c:	6823      	ldr	r3, [r4, #0]
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b00e:	2800      	cmp	r0, #0
 800b010:	f43f adba 	beq.w	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
          status = HAL_ERROR;
 800b014:	2601      	movs	r6, #1
 800b016:	e5b7      	b.n	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b018:	2102      	movs	r1, #2
 800b01a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b01e:	f7ff fae9 	bl	800a5f4 <RCCEx_PLL3_Config>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b022:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b026:	6823      	ldr	r3, [r4, #0]
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b028:	2800      	cmp	r0, #0
 800b02a:	f43f adbb 	beq.w	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
        status = HAL_ERROR;
 800b02e:	2601      	movs	r6, #1
 800b030:	e5b8      	b.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b032:	2102      	movs	r1, #2
 800b034:	3024      	adds	r0, #36	; 0x24
 800b036:	f7ff fadd 	bl	800a5f4 <RCCEx_PLL3_Config>
 800b03a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800b03c:	2e00      	cmp	r6, #0
 800b03e:	f43f ab6f 	beq.w	800a720 <HAL_RCCEx_PeriphCLKConfig+0x38>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b042:	6823      	ldr	r3, [r4, #0]
 800b044:	f7ff bb7a 	b.w	800a73c <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b048:	58024400 	.word	0x58024400
 800b04c:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b050:	2100      	movs	r1, #0
 800b052:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b056:	f7ff facd 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b05a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b05c:	4605      	mov	r5, r0
      break;
 800b05e:	f7ff bbb0 	b.w	800a7c2 <HAL_RCCEx_PeriphCLKConfig+0xda>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b062:	2100      	movs	r1, #0
 800b064:	1d20      	adds	r0, r4, #4
 800b066:	f7ff fa4b 	bl	800a500 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b06a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b06c:	4605      	mov	r5, r0
      break;
 800b06e:	e656      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b070:	2100      	movs	r1, #0
 800b072:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b076:	f7ff fabd 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b07a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b07c:	4605      	mov	r5, r0
      break;
 800b07e:	e64e      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b080:	2100      	movs	r1, #0
 800b082:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b086:	f7ff fab5 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b08a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b08c:	4605      	mov	r5, r0
      break;
 800b08e:	f7ff bbf6 	b.w	800a87e <HAL_RCCEx_PeriphCLKConfig+0x196>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b092:	2100      	movs	r1, #0
 800b094:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b098:	f7ff faac 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b09c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b09e:	4605      	mov	r5, r0
      break;
 800b0a0:	f7ff bb6e 	b.w	800a780 <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0a4:	4932      	ldr	r1, [pc, #200]	; (800b170 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
      break;
 800b0a6:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0a8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800b0aa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800b0ae:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800b0b0:	e635      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b0b2:	2100      	movs	r1, #0
 800b0b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800b0b8:	f7ff fa9c 	bl	800a5f4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b0bc:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b0be:	4605      	mov	r5, r0
      break;
 800b0c0:	f7ff bba1 	b.w	800a806 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b0c4:	2101      	movs	r1, #1
 800b0c6:	1d20      	adds	r0, r4, #4
 800b0c8:	f7ff fa1a 	bl	800a500 <RCCEx_PLL2_Config>
 800b0cc:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b0ce:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800b0d0:	2d00      	cmp	r5, #0
 800b0d2:	f47f acd6 	bne.w	800aa82 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 800b0d6:	e702      	b.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x7f6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b0d8:	2101      	movs	r1, #1
 800b0da:	1d20      	adds	r0, r4, #4
 800b0dc:	f7ff fa10 	bl	800a500 <RCCEx_PLL2_Config>
 800b0e0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b0e2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800b0e4:	2d00      	cmp	r5, #0
 800b0e6:	f47f ace6 	bne.w	800aab6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800b0ea:	e700      	b.n	800aeee <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b0ec:	2101      	movs	r1, #1
 800b0ee:	1d20      	adds	r0, r4, #4
 800b0f0:	f7ff fa06 	bl	800a500 <RCCEx_PLL2_Config>
 800b0f4:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b0f6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800b0f8:	2d00      	cmp	r5, #0
 800b0fa:	f47f af0b 	bne.w	800af14 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800b0fe:	e65c      	b.n	800adba <HAL_RCCEx_PeriphCLKConfig+0x6d2>
            ret = HAL_TIMEOUT;
 800b100:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b102:	6823      	ldr	r3, [r4, #0]
            ret = HAL_TIMEOUT;
 800b104:	4635      	mov	r5, r6
 800b106:	e472      	b.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SpdifrxClockSelection)
 800b108:	2601      	movs	r6, #1
 800b10a:	f7ff bb17 	b.w	800a73c <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b10e:	4818      	ldr	r0, [pc, #96]	; (800b170 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b110:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b112:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b116:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 800b118:	f7ff bb09 	b.w	800a72e <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 800b11c:	f7fa fde0 	bl	8005ce0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b120:	f8df 804c 	ldr.w	r8, [pc, #76]	; 800b170 <HAL_RCCEx_PeriphCLKConfig+0xa88>
        tickstart = HAL_GetTick();
 800b124:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b126:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b12a:	e004      	b.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xa4e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b12c:	f7fa fdd8 	bl	8005ce0 <HAL_GetTick>
 800b130:	1bc0      	subs	r0, r0, r7
 800b132:	4548      	cmp	r0, r9
 800b134:	d8e4      	bhi.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0xa18>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b136:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800b13a:	079b      	lsls	r3, r3, #30
 800b13c:	d5f6      	bpl.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0xa44>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b13e:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800b142:	e670      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800b144:	480a      	ldr	r0, [pc, #40]	; (800b170 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b146:	4a0b      	ldr	r2, [pc, #44]	; (800b174 <HAL_RCCEx_PeriphCLKConfig+0xa8c>)
 800b148:	6901      	ldr	r1, [r0, #16]
 800b14a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800b14e:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800b152:	430a      	orrs	r2, r1
 800b154:	6102      	str	r2, [r0, #16]
 800b156:	e671      	b.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x754>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b158:	6823      	ldr	r3, [r4, #0]
 800b15a:	462e      	mov	r6, r5
 800b15c:	e447      	b.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800b15e:	2601      	movs	r6, #1
 800b160:	4635      	mov	r5, r6
 800b162:	e48f      	b.n	800aa84 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->FmcClockSelection)
 800b164:	2601      	movs	r6, #1
 800b166:	4635      	mov	r5, r6
 800b168:	e43e      	b.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800b16a:	2601      	movs	r6, #1
 800b16c:	4635      	mov	r5, r6
 800b16e:	e4a3      	b.n	800aab8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800b170:	58024400 	.word	0x58024400
 800b174:	00ffffcf 	.word	0x00ffffcf

0800b178 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800b178:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b17a:	f7ff f8f1 	bl	800a360 <HAL_RCC_GetHCLKFreq>
 800b17e:	4b05      	ldr	r3, [pc, #20]	; (800b194 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800b180:	4a05      	ldr	r2, [pc, #20]	; (800b198 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800b182:	6a1b      	ldr	r3, [r3, #32]
 800b184:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800b188:	5cd3      	ldrb	r3, [r2, r3]
 800b18a:	f003 031f 	and.w	r3, r3, #31
}
 800b18e:	40d8      	lsrs	r0, r3
 800b190:	bd08      	pop	{r3, pc}
 800b192:	bf00      	nop
 800b194:	58024400 	.word	0x58024400
 800b198:	0801a62c 	.word	0x0801a62c

0800b19c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b19c:	4b4f      	ldr	r3, [pc, #316]	; (800b2dc <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800b19e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1a0:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800b1a2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b1a4:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800b1a6:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800b1aa:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800b1ae:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 800b1b0:	d05c      	beq.n	800b26c <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800b1b2:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b1b6:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1ba:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800b1be:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800b1c2:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800b1c4:	ee07 4a90 	vmov	s15, r4
 800b1c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800b1cc:	d003      	beq.n	800b1d6 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800b1ce:	2902      	cmp	r1, #2
 800b1d0:	d075      	beq.n	800b2be <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800b1d2:	2900      	cmp	r1, #0
 800b1d4:	d04f      	beq.n	800b276 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b1d6:	ee07 2a90 	vmov	s15, r2
 800b1da:	eddf 6a41 	vldr	s13, [pc, #260]	; 800b2e0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800b1de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1e4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800b1e8:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800b2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800b1ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1f0:	ee06 3a90 	vmov	s13, r3
 800b1f4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800b1f8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b1fc:	ee76 6a85 	vadd.f32	s13, s13, s10
 800b200:	eee7 6a25 	vfma.f32	s13, s14, s11
 800b204:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800b208:	4a34      	ldr	r2, [pc, #208]	; (800b2dc <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800b20a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b20e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800b210:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800b214:	ee07 3a10 	vmov	s14, r3
 800b218:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800b21c:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800b21e:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b226:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b22a:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800b22e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800b230:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800b234:	ee07 3a10 	vmov	s14, r3
 800b238:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b23c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b240:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b244:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b248:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800b24c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800b24e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800b252:	ee07 3a90 	vmov	s15, r3
 800b256:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b25a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800b25e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b262:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800b266:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800b26a:	4770      	bx	lr
 800b26c:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b26e:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b272:	6082      	str	r2, [r0, #8]
}
 800b274:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b276:	6819      	ldr	r1, [r3, #0]
 800b278:	0689      	lsls	r1, r1, #26
 800b27a:	d527      	bpl.n	800b2cc <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b27c:	681c      	ldr	r4, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b27e:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b282:	4919      	ldr	r1, [pc, #100]	; (800b2e8 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b284:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b28a:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b28e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b292:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800b2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800b296:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b29a:	40d1      	lsrs	r1, r2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b29c:	ee06 3a90 	vmov	s13, r3
 800b2a0:	ee05 1a90 	vmov	s11, r1
 800b2a4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b2a8:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800b2ac:	ee76 6a86 	vadd.f32	s13, s13, s12
 800b2b0:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800b2b4:	eee7 6a05 	vfma.f32	s13, s14, s10
 800b2b8:	ee66 6a26 	vmul.f32	s13, s12, s13
 800b2bc:	e7a4      	b.n	800b208 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b2be:	ee07 2a90 	vmov	s15, r2
 800b2c2:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800b2ec <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800b2c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2ca:	e78a      	b.n	800b1e2 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800b2cc:	ee07 2a90 	vmov	s15, r2
 800b2d0:	eddf 6a07 	vldr	s13, [pc, #28]	; 800b2f0 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800b2d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2d8:	e783      	b.n	800b1e2 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800b2da:	bf00      	nop
 800b2dc:	58024400 	.word	0x58024400
 800b2e0:	4a742400 	.word	0x4a742400
 800b2e4:	39000000 	.word	0x39000000
 800b2e8:	03d09000 	.word	0x03d09000
 800b2ec:	4bbebc20 	.word	0x4bbebc20
 800b2f0:	4c742400 	.word	0x4c742400

0800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b2f4:	4b4f      	ldr	r3, [pc, #316]	; (800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800b2f6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b2f8:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800b2fa:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b2fc:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800b2fe:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800b302:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800b306:	6c5c      	ldr	r4, [r3, #68]	; 0x44
  if (pll3m != 0U)
 800b308:	d05c      	beq.n	800b3c4 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800b30a:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b30e:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b312:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800b316:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800b31a:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800b31c:	ee07 4a90 	vmov	s15, r4
 800b320:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800b324:	d003      	beq.n	800b32e <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800b326:	2902      	cmp	r1, #2
 800b328:	d075      	beq.n	800b416 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 800b32a:	2900      	cmp	r1, #0
 800b32c:	d04f      	beq.n	800b3ce <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b32e:	ee07 2a90 	vmov	s15, r2
 800b332:	eddf 6a41 	vldr	s13, [pc, #260]	; 800b438 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800b336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b33c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800b340:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800b43c <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800b344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b348:	ee06 3a90 	vmov	s13, r3
 800b34c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800b350:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b354:	ee76 6a85 	vadd.f32	s13, s13, s10
 800b358:	eee7 6a25 	vfma.f32	s13, s14, s11
 800b35c:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800b360:	4a34      	ldr	r2, [pc, #208]	; (800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800b362:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b366:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b368:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800b36c:	ee07 3a10 	vmov	s14, r3
 800b370:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800b374:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800b376:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b37a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b37e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b382:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800b386:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b388:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800b38c:	ee07 3a10 	vmov	s14, r3
 800b390:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b394:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b398:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b39c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3a0:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800b3a4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b3a6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800b3aa:	ee07 3a90 	vmov	s15, r3
 800b3ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3b2:	ee77 7a86 	vadd.f32	s15, s15, s12
 800b3b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3ba:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800b3be:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800b3c2:	4770      	bx	lr
 800b3c4:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b3c6:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b3ca:	6082      	str	r2, [r0, #8]
}
 800b3cc:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3ce:	6819      	ldr	r1, [r3, #0]
 800b3d0:	0689      	lsls	r1, r1, #26
 800b3d2:	d527      	bpl.n	800b424 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b3d4:	681c      	ldr	r4, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b3d6:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b3da:	4919      	ldr	r1, [pc, #100]	; (800b440 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b3dc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b3e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b3e2:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b3e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3ea:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800b43c <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800b3ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b3f2:	40d1      	lsrs	r1, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b3f4:	ee06 3a90 	vmov	s13, r3
 800b3f8:	ee05 1a90 	vmov	s11, r1
 800b3fc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b400:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800b404:	ee76 6a86 	vadd.f32	s13, s13, s12
 800b408:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800b40c:	eee7 6a05 	vfma.f32	s13, s14, s10
 800b410:	ee66 6a26 	vmul.f32	s13, s12, s13
 800b414:	e7a4      	b.n	800b360 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b416:	ee07 2a90 	vmov	s15, r2
 800b41a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800b444 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800b41e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b422:	e78a      	b.n	800b33a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b424:	ee07 2a90 	vmov	s15, r2
 800b428:	eddf 6a07 	vldr	s13, [pc, #28]	; 800b448 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800b42c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b430:	e783      	b.n	800b33a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800b432:	bf00      	nop
 800b434:	58024400 	.word	0x58024400
 800b438:	4a742400 	.word	0x4a742400
 800b43c:	39000000 	.word	0x39000000
 800b440:	03d09000 	.word	0x03d09000
 800b444:	4bbebc20 	.word	0x4bbebc20
 800b448:	4c742400 	.word	0x4c742400

0800b44c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b44c:	4b4f      	ldr	r3, [pc, #316]	; (800b58c <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 800b44e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b450:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800b452:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b454:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 800b456:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800b45a:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b45e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  if (pll1m != 0U)
 800b460:	d05c      	beq.n	800b51c <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b462:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b466:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b46a:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b46e:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800b472:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b474:	ee07 4a90 	vmov	s15, r4
 800b478:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800b47c:	d07e      	beq.n	800b57c <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800b47e:	2902      	cmp	r1, #2
 800b480:	d075      	beq.n	800b56e <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 800b482:	2900      	cmp	r1, #0
 800b484:	d04f      	beq.n	800b526 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b486:	ee07 2a90 	vmov	s15, r2
 800b48a:	eddf 6a41 	vldr	s13, [pc, #260]	; 800b590 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800b48e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b494:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800b498:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800b594 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800b49c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4a0:	ee06 3a90 	vmov	s13, r3
 800b4a4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800b4a8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b4ac:	ee76 6a85 	vadd.f32	s13, s13, s10
 800b4b0:	eee7 6a25 	vfma.f32	s13, s14, s11
 800b4b4:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800b4b8:	4a34      	ldr	r2, [pc, #208]	; (800b58c <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 800b4ba:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b4be:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800b4c0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800b4c4:	ee07 3a10 	vmov	s14, r3
 800b4c8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800b4cc:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800b4ce:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b4d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4da:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800b4de:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800b4e0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800b4e4:	ee07 3a10 	vmov	s14, r3
 800b4e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b4ec:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b4f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4f8:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800b4fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800b4fe:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800b502:	ee07 3a90 	vmov	s15, r3
 800b506:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b50a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800b50e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b512:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800b516:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800b51a:	4770      	bx	lr
 800b51c:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b51e:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b522:	6082      	str	r2, [r0, #8]
}
 800b524:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b526:	6819      	ldr	r1, [r3, #0]
 800b528:	0689      	lsls	r1, r1, #26
 800b52a:	d5ac      	bpl.n	800b486 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b52c:	681c      	ldr	r4, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b52e:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b532:	4919      	ldr	r1, [pc, #100]	; (800b598 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b534:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b53a:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b53e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b542:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800b594 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800b546:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b54a:	40d1      	lsrs	r1, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b54c:	ee06 3a90 	vmov	s13, r3
 800b550:	ee05 1a90 	vmov	s11, r1
 800b554:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b558:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800b55c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800b560:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800b564:	eee7 6a05 	vfma.f32	s13, s14, s10
 800b568:	ee66 6a26 	vmul.f32	s13, s12, s13
 800b56c:	e7a4      	b.n	800b4b8 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b56e:	ee07 2a90 	vmov	s15, r2
 800b572:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800b59c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800b576:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b57a:	e78a      	b.n	800b492 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b57c:	ee07 2a90 	vmov	s15, r2
 800b580:	eddf 6a07 	vldr	s13, [pc, #28]	; 800b5a0 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 800b584:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b588:	e783      	b.n	800b492 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800b58a:	bf00      	nop
 800b58c:	58024400 	.word	0x58024400
 800b590:	4c742400 	.word	0x4c742400
 800b594:	39000000 	.word	0x39000000
 800b598:	03d09000 	.word	0x03d09000
 800b59c:	4bbebc20 	.word	0x4bbebc20
 800b5a0:	4a742400 	.word	0x4a742400

0800b5a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b5a4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 800b5a8:	b500      	push	{lr}
 800b5aa:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b5ac:	d074      	beq.n	800b698 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800b5ae:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b5b2:	d02c      	beq.n	800b60e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800b5b4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b5b8:	f000 80cd 	beq.w	800b756 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b5bc:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800b5c0:	d07e      	beq.n	800b6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800b5c2:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b5c6:	d058      	beq.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b5c8:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 800b5cc:	f000 8102 	beq.w	800b7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b5d0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800b5d4:	f000 810d 	beq.w	800b7f2 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b5d8:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800b5dc:	f000 80e1 	beq.w	800b7a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b5e0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b5e4:	d138      	bne.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800b5e6:	4b99      	ldr	r3, [pc, #612]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b5e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 800b5ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b5f2:	f000 808d 	beq.w	800b710 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 800b5f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b5fa:	f000 813d 	beq.w	800b878 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 800b5fe:	bb5b      	cbnz	r3, 800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b600:	4b92      	ldr	r3, [pc, #584]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b602:	6818      	ldr	r0, [r3, #0]
 800b604:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b608:	d043      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
            frequency = HSE_VALUE;
 800b60a:	4891      	ldr	r0, [pc, #580]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 800b60c:	e041      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800b60e:	4a8f      	ldr	r2, [pc, #572]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b610:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800b612:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 800b616:	2b80      	cmp	r3, #128	; 0x80
 800b618:	f000 8098 	beq.w	800b74c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 800b61c:	d920      	bls.n	800b660 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800b61e:	2bc0      	cmp	r3, #192	; 0xc0
 800b620:	d036      	beq.n	800b690 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b626:	d117      	bne.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800b628:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b62a:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800b62c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b630:	0749      	lsls	r1, r1, #29
 800b632:	d502      	bpl.n	800b63a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 800b634:	2b00      	cmp	r3, #0
 800b636:	f000 80ae 	beq.w	800b796 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b63a:	4a84      	ldr	r2, [pc, #528]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b63c:	6812      	ldr	r2, [r2, #0]
 800b63e:	05d0      	lsls	r0, r2, #23
 800b640:	d503      	bpl.n	800b64a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800b642:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b646:	f000 80ff 	beq.w	800b848 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b64a:	4a80      	ldr	r2, [pc, #512]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b64c:	6812      	ldr	r2, [r2, #0]
 800b64e:	0391      	lsls	r1, r2, #14
 800b650:	d502      	bpl.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800b652:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b656:	d0d8      	beq.n	800b60a <HAL_RCCEx_GetPeriphCLKFreq+0x66>
      switch (srcclk)
 800b658:	2000      	movs	r0, #0
}
 800b65a:	b005      	add	sp, #20
 800b65c:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 800b660:	2b00      	cmp	r3, #0
 800b662:	d04c      	beq.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 800b664:	2b40      	cmp	r3, #64	; 0x40
 800b666:	d1f7      	bne.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b668:	6810      	ldr	r0, [r2, #0]
 800b66a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b66e:	d010      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b670:	a801      	add	r0, sp, #4
 800b672:	f7ff fd93 	bl	800b19c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b676:	9801      	ldr	r0, [sp, #4]
 800b678:	e00b      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800b67a:	4a74      	ldr	r2, [pc, #464]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b67c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800b67e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 800b682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b686:	d061      	beq.n	800b74c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 800b688:	d937      	bls.n	800b6fa <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 800b68a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b68e:	d179      	bne.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          frequency = EXTERNAL_CLOCK_VALUE;
 800b690:	4870      	ldr	r0, [pc, #448]	; (800b854 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
}
 800b692:	b005      	add	sp, #20
 800b694:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800b698:	4b6c      	ldr	r3, [pc, #432]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b69a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b69c:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 800b6a0:	2b04      	cmp	r3, #4
 800b6a2:	d8d9      	bhi.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800b6a4:	a201      	add	r2, pc, #4	; (adr r2, 800b6ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 800b6a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6aa:	bf00      	nop
 800b6ac:	0800b711 	.word	0x0800b711
 800b6b0:	0800b735 	.word	0x0800b735
 800b6b4:	0800b721 	.word	0x0800b721
 800b6b8:	0800b691 	.word	0x0800b691
 800b6bc:	0800b71d 	.word	0x0800b71d
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800b6c0:	4a62      	ldr	r2, [pc, #392]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b6c2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800b6c4:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 800b6c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b6cc:	d03e      	beq.n	800b74c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 800b6ce:	d937      	bls.n	800b740 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 800b6d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b6d4:	d0dc      	beq.n	800b690 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b6d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b6da:	d1bd      	bne.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800b6dc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b6de:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800b6e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b6e4:	0752      	lsls	r2, r2, #29
 800b6e6:	d5a8      	bpl.n	800b63a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1a6      	bne.n	800b63a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b6ec:	4b57      	ldr	r3, [pc, #348]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b6ee:	485a      	ldr	r0, [pc, #360]	; (800b858 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b6f6:	40d8      	lsrs	r0, r3
 800b6f8:	e7cb      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d146      	bne.n	800b78c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b6fe:	6810      	ldr	r0, [r2, #0]
 800b700:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800b704:	d0c5      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b706:	a801      	add	r0, sp, #4
 800b708:	f7ff fea0 	bl	800b44c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800b70c:	9802      	ldr	r0, [sp, #8]
 800b70e:	e7c0      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b710:	4b4e      	ldr	r3, [pc, #312]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b712:	6818      	ldr	r0, [r3, #0]
 800b714:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800b718:	d0bb      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 800b71a:	e7f4      	b.n	800b706 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800b71c:	4a4b      	ldr	r2, [pc, #300]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b71e:	e783      	b.n	800b628 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b720:	4b4a      	ldr	r3, [pc, #296]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b722:	6818      	ldr	r0, [r3, #0]
 800b724:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800b728:	d0b3      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b72a:	a801      	add	r0, sp, #4
 800b72c:	f7ff fde2 	bl	800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b730:	9801      	ldr	r0, [sp, #4]
 800b732:	e7ae      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b734:	4b45      	ldr	r3, [pc, #276]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b736:	6818      	ldr	r0, [r3, #0]
 800b738:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b73c:	d0a9      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 800b73e:	e797      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      switch (saiclocksource)
 800b740:	2b00      	cmp	r3, #0
 800b742:	d0dc      	beq.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 800b744:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b748:	d08e      	beq.n	800b668 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800b74a:	e785      	b.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b74c:	6810      	ldr	r0, [r2, #0]
 800b74e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800b752:	d09e      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 800b754:	e7e9      	b.n	800b72a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800b756:	4a3d      	ldr	r2, [pc, #244]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b758:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800b75a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 800b75e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b762:	d0f3      	beq.n	800b74c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 800b764:	d806      	bhi.n	800b774 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800b766:	2b00      	cmp	r3, #0
 800b768:	d0c9      	beq.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 800b76a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b76e:	f43f af7b 	beq.w	800b668 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800b772:	e771      	b.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800b774:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b778:	d08a      	beq.n	800b690 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b77a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b77e:	f43f af53 	beq.w	800b628 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 800b782:	e769      	b.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
      switch (srcclk)
 800b784:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b788:	d0a8      	beq.n	800b6dc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b78a:	e765      	b.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800b78c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b790:	f43f af6a 	beq.w	800b668 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800b794:	e760      	b.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b796:	6813      	ldr	r3, [r2, #0]
 800b798:	482f      	ldr	r0, [pc, #188]	; (800b858 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800b79a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b79e:	40d8      	lsrs	r0, r3
 800b7a0:	e777      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800b7a2:	4a2a      	ldr	r2, [pc, #168]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b7a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800b7a6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 800b7aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b7ae:	d06e      	beq.n	800b88e <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 800b7b0:	d83c      	bhi.n	800b82c <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 800b7b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b7b6:	d05f      	beq.n	800b878 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 800b7b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b7bc:	d127      	bne.n	800b80e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b7be:	4b23      	ldr	r3, [pc, #140]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b7c0:	6818      	ldr	r0, [r3, #0]
 800b7c2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800b7c6:	f43f af64 	beq.w	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b7ca:	a801      	add	r0, sp, #4
 800b7cc:	f7ff fd92 	bl	800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b7d0:	9802      	ldr	r0, [sp, #8]
 800b7d2:	e75e      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800b7d4:	4a1d      	ldr	r2, [pc, #116]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b7d6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800b7d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 800b7dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7e0:	d040      	beq.n	800b864 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 800b7e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b7e6:	f43f af79 	beq.w	800b6dc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	f47f af34 	bne.w	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800b7f0:	e73a      	b.n	800b668 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800b7f2:	4b16      	ldr	r3, [pc, #88]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b7f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 800b7f6:	03d2      	lsls	r2, r2, #15
 800b7f8:	d58b      	bpl.n	800b712 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b7fa:	6818      	ldr	r0, [r3, #0]
 800b7fc:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b800:	f43f af47 	beq.w	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b804:	a801      	add	r0, sp, #4
 800b806:	f7ff fcc9 	bl	800b19c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b80a:	9803      	ldr	r0, [sp, #12]
 800b80c:	e741      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 800b80e:	2b00      	cmp	r3, #0
 800b810:	f47f af22 	bne.w	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b814:	f7fe fda4 	bl	800a360 <HAL_RCC_GetHCLKFreq>
 800b818:	4b0c      	ldr	r3, [pc, #48]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b81a:	4a10      	ldr	r2, [pc, #64]	; (800b85c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800b81c:	6a1b      	ldr	r3, [r3, #32]
 800b81e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800b822:	5cd3      	ldrb	r3, [r2, r3]
 800b824:	f003 031f 	and.w	r3, r3, #31
 800b828:	40d8      	lsrs	r0, r3
          break;
 800b82a:	e732      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 800b82c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b830:	d004      	beq.n	800b83c <HAL_RCCEx_GetPeriphCLKFreq+0x298>
 800b832:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b836:	f43f aee3 	beq.w	800b600 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 800b83a:	e70d      	b.n	800b658 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b83c:	4b03      	ldr	r3, [pc, #12]	; (800b84c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800b83e:	6818      	ldr	r0, [r3, #0]
 800b840:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800b844:	f43f af25 	beq.w	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
            frequency = CSI_VALUE;
 800b848:	4805      	ldr	r0, [pc, #20]	; (800b860 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800b84a:	e722      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 800b84c:	58024400 	.word	0x58024400
 800b850:	017d7840 	.word	0x017d7840
 800b854:	00bb8000 	.word	0x00bb8000
 800b858:	03d09000 	.word	0x03d09000
 800b85c:	0801a62c 	.word	0x0801a62c
 800b860:	003d0900 	.word	0x003d0900
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b864:	6810      	ldr	r0, [r2, #0]
 800b866:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800b86a:	f43f af12 	beq.w	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b86e:	a801      	add	r0, sp, #4
 800b870:	f7ff fd40 	bl	800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b874:	9803      	ldr	r0, [sp, #12]
 800b876:	e70c      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b878:	4b08      	ldr	r3, [pc, #32]	; (800b89c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800b87a:	6818      	ldr	r0, [r3, #0]
 800b87c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b880:	f43f af07 	beq.w	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b884:	a801      	add	r0, sp, #4
 800b886:	f7ff fc89 	bl	800b19c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b88a:	9802      	ldr	r0, [sp, #8]
 800b88c:	e701      	b.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b88e:	6810      	ldr	r0, [r2, #0]
 800b890:	f010 0004 	ands.w	r0, r0, #4
 800b894:	f43f aefd 	beq.w	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 800b898:	e728      	b.n	800b6ec <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800b89a:	bf00      	nop
 800b89c:	58024400 	.word	0x58024400

0800b8a0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	f000 80a5 	beq.w	800b9f0 <HAL_TIM_Base_Init+0x150>
{
 800b8a6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b8a8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800b8ac:	4604      	mov	r4, r0
 800b8ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d076      	beq.n	800b9a4 <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b8b6:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800b8b8:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b8ba:	494e      	ldr	r1, [pc, #312]	; (800b9f4 <HAL_TIM_Base_Init+0x154>)
 800b8bc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800b8c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b8c4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800b8c8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b8ca:	fab1 f181 	clz	r1, r1
 800b8ce:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800b8d2:	d027      	beq.n	800b924 <HAL_TIM_Base_Init+0x84>
 800b8d4:	bb31      	cbnz	r1, 800b924 <HAL_TIM_Base_Init+0x84>
 800b8d6:	4848      	ldr	r0, [pc, #288]	; (800b9f8 <HAL_TIM_Base_Init+0x158>)
 800b8d8:	4d48      	ldr	r5, [pc, #288]	; (800b9fc <HAL_TIM_Base_Init+0x15c>)
 800b8da:	4282      	cmp	r2, r0
 800b8dc:	d067      	beq.n	800b9ae <HAL_TIM_Base_Init+0x10e>
 800b8de:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b8e2:	4282      	cmp	r2, r0
 800b8e4:	d063      	beq.n	800b9ae <HAL_TIM_Base_Init+0x10e>
 800b8e6:	1b55      	subs	r5, r2, r5
 800b8e8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800b8ec:	fab5 f585 	clz	r5, r5
 800b8f0:	4282      	cmp	r2, r0
 800b8f2:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800b8f6:	d063      	beq.n	800b9c0 <HAL_TIM_Base_Init+0x120>
 800b8f8:	2d00      	cmp	r5, #0
 800b8fa:	d161      	bne.n	800b9c0 <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b8fc:	4840      	ldr	r0, [pc, #256]	; (800ba00 <HAL_TIM_Base_Init+0x160>)
 800b8fe:	4941      	ldr	r1, [pc, #260]	; (800ba04 <HAL_TIM_Base_Init+0x164>)
 800b900:	428a      	cmp	r2, r1
 800b902:	bf18      	it	ne
 800b904:	4282      	cmpne	r2, r0
 800b906:	d065      	beq.n	800b9d4 <HAL_TIM_Base_Init+0x134>
 800b908:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b90c:	428a      	cmp	r2, r1
 800b90e:	d061      	beq.n	800b9d4 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b910:	69a0      	ldr	r0, [r4, #24]
 800b912:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b916:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b918:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800b91a:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b91c:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b91e:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800b920:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b922:	e023      	b.n	800b96c <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b924:	4d35      	ldr	r5, [pc, #212]	; (800b9fc <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800b92a:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b92c:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800b92e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b930:	fab5 f585 	clz	r5, r5
 800b934:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b936:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800b938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b93c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b93e:	69a0      	ldr	r0, [r4, #24]
 800b940:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b944:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800b946:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b948:	68e3      	ldr	r3, [r4, #12]
 800b94a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800b94c:	6863      	ldr	r3, [r4, #4]
 800b94e:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b950:	b951      	cbnz	r1, 800b968 <HAL_TIM_Base_Init+0xc8>
 800b952:	b94d      	cbnz	r5, 800b968 <HAL_TIM_Base_Init+0xc8>
 800b954:	492a      	ldr	r1, [pc, #168]	; (800ba00 <HAL_TIM_Base_Init+0x160>)
 800b956:	4b2b      	ldr	r3, [pc, #172]	; (800ba04 <HAL_TIM_Base_Init+0x164>)
 800b958:	429a      	cmp	r2, r3
 800b95a:	bf18      	it	ne
 800b95c:	428a      	cmpne	r2, r1
 800b95e:	d003      	beq.n	800b968 <HAL_TIM_Base_Init+0xc8>
 800b960:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b964:	429a      	cmp	r2, r3
 800b966:	d101      	bne.n	800b96c <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b968:	6963      	ldr	r3, [r4, #20]
 800b96a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b96c:	2301      	movs	r3, #1
  return HAL_OK;
 800b96e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800b970:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b972:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b976:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800b97a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800b97e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800b982:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800b986:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b98a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b98e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800b992:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b996:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800b99a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800b99e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800b9a2:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800b9a4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800b9a8:	f7f9 feb4 	bl	8005714 <HAL_TIM_Base_MspInit>
 800b9ac:	e783      	b.n	800b8b6 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9ae:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800b9b4:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9b6:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800b9ba:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9bc:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9be:	e7ba      	b.n	800b936 <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800b9c0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800b9c6:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9c8:	480f      	ldr	r0, [pc, #60]	; (800ba08 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9ca:	4282      	cmp	r2, r0
 800b9cc:	d0b3      	beq.n	800b936 <HAL_TIM_Base_Init+0x96>
 800b9ce:	2d00      	cmp	r5, #0
 800b9d0:	d1b1      	bne.n	800b936 <HAL_TIM_Base_Init+0x96>
 800b9d2:	e793      	b.n	800b8fc <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9d4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9da:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9dc:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9de:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b9e4:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800b9e6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800b9e8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9ea:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800b9ec:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9ee:	e7b1      	b.n	800b954 <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800b9f0:	2001      	movs	r0, #1
}
 800b9f2:	4770      	bx	lr
 800b9f4:	40010000 	.word	0x40010000
 800b9f8:	40000400 	.word	0x40000400
 800b9fc:	40010400 	.word	0x40010400
 800ba00:	40014000 	.word	0x40014000
 800ba04:	40014400 	.word	0x40014400
 800ba08:	40000c00 	.word	0x40000c00

0800ba0c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800ba0c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d13d      	bne.n	800ba90 <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba14:	6802      	ldr	r2, [r0, #0]
 800ba16:	4b23      	ldr	r3, [pc, #140]	; (800baa4 <HAL_TIM_Base_Start+0x98>)
 800ba18:	4923      	ldr	r1, [pc, #140]	; (800baa8 <HAL_TIM_Base_Start+0x9c>)
 800ba1a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800ba1e:	bf18      	it	ne
 800ba20:	429a      	cmpne	r2, r3
{
 800ba22:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba24:	bf0c      	ite	eq
 800ba26:	2301      	moveq	r3, #1
 800ba28:	2300      	movne	r3, #0
 800ba2a:	4d20      	ldr	r5, [pc, #128]	; (800baac <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800ba2c:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba2e:	42aa      	cmp	r2, r5
 800ba30:	bf08      	it	eq
 800ba32:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800ba36:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba3a:	4c1d      	ldr	r4, [pc, #116]	; (800bab0 <HAL_TIM_Base_Start+0xa4>)
 800ba3c:	428a      	cmp	r2, r1
 800ba3e:	bf08      	it	eq
 800ba40:	f043 0301 	orreq.w	r3, r3, #1
 800ba44:	481b      	ldr	r0, [pc, #108]	; (800bab4 <HAL_TIM_Base_Start+0xa8>)
 800ba46:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800ba4a:	42a2      	cmp	r2, r4
 800ba4c:	bf08      	it	eq
 800ba4e:	f043 0301 	orreq.w	r3, r3, #1
 800ba52:	4282      	cmp	r2, r0
 800ba54:	bf08      	it	eq
 800ba56:	f043 0301 	orreq.w	r3, r3, #1
 800ba5a:	428a      	cmp	r2, r1
 800ba5c:	bf08      	it	eq
 800ba5e:	f043 0301 	orreq.w	r3, r3, #1
 800ba62:	b933      	cbnz	r3, 800ba72 <HAL_TIM_Base_Start+0x66>
 800ba64:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800ba68:	1a10      	subs	r0, r2, r0
 800ba6a:	fab0 f080 	clz	r0, r0
 800ba6e:	0940      	lsrs	r0, r0, #5
 800ba70:	b198      	cbz	r0, 800ba9a <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba72:	6891      	ldr	r1, [r2, #8]
 800ba74:	4b10      	ldr	r3, [pc, #64]	; (800bab8 <HAL_TIM_Base_Start+0xac>)
 800ba76:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba78:	2b06      	cmp	r3, #6
 800ba7a:	d00b      	beq.n	800ba94 <HAL_TIM_Base_Start+0x88>
 800ba7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba80:	d008      	beq.n	800ba94 <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800ba82:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800ba84:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800ba86:	f043 0301 	orr.w	r3, r3, #1
 800ba8a:	6013      	str	r3, [r2, #0]
}
 800ba8c:	bc30      	pop	{r4, r5}
 800ba8e:	4770      	bx	lr
    return HAL_ERROR;
 800ba90:	2001      	movs	r0, #1
}
 800ba92:	4770      	bx	lr
  return HAL_OK;
 800ba94:	2000      	movs	r0, #0
}
 800ba96:	bc30      	pop	{r4, r5}
 800ba98:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800ba9a:	6813      	ldr	r3, [r2, #0]
 800ba9c:	f043 0301 	orr.w	r3, r3, #1
 800baa0:	6013      	str	r3, [r2, #0]
 800baa2:	e7f3      	b.n	800ba8c <HAL_TIM_Base_Start+0x80>
 800baa4:	40010000 	.word	0x40010000
 800baa8:	40000800 	.word	0x40000800
 800baac:	40000400 	.word	0x40000400
 800bab0:	40000c00 	.word	0x40000c00
 800bab4:	40010400 	.word	0x40010400
 800bab8:	00010007 	.word	0x00010007

0800babc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800babc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800bac0:	2b01      	cmp	r3, #1
 800bac2:	d141      	bne.n	800bb48 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bac4:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800bac6:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bac8:	4b24      	ldr	r3, [pc, #144]	; (800bb5c <HAL_TIM_Base_Start_IT+0xa0>)
 800baca:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800bace:	bf18      	it	ne
 800bad0:	429a      	cmpne	r2, r3
{
 800bad2:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bad4:	bf0c      	ite	eq
 800bad6:	2301      	moveq	r3, #1
 800bad8:	2300      	movne	r3, #0
 800bada:	4d21      	ldr	r5, [pc, #132]	; (800bb60 <HAL_TIM_Base_Start_IT+0xa4>)
 800badc:	4c21      	ldr	r4, [pc, #132]	; (800bb64 <HAL_TIM_Base_Start_IT+0xa8>)
 800bade:	42aa      	cmp	r2, r5
 800bae0:	bf08      	it	eq
 800bae2:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800bae6:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800baea:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800baec:	42a2      	cmp	r2, r4
 800baee:	bf08      	it	eq
 800baf0:	f043 0301 	orreq.w	r3, r3, #1
 800baf4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800baf8:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bafc:	481a      	ldr	r0, [pc, #104]	; (800bb68 <HAL_TIM_Base_Start_IT+0xac>)
 800bafe:	42a2      	cmp	r2, r4
 800bb00:	bf08      	it	eq
 800bb02:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bb06:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb08:	4282      	cmp	r2, r0
 800bb0a:	bf08      	it	eq
 800bb0c:	f043 0301 	orreq.w	r3, r3, #1
 800bb10:	4916      	ldr	r1, [pc, #88]	; (800bb6c <HAL_TIM_Base_Start_IT+0xb0>)
 800bb12:	428a      	cmp	r2, r1
 800bb14:	bf08      	it	eq
 800bb16:	f043 0301 	orreq.w	r3, r3, #1
 800bb1a:	b933      	cbnz	r3, 800bb2a <HAL_TIM_Base_Start_IT+0x6e>
 800bb1c:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800bb20:	1a10      	subs	r0, r2, r0
 800bb22:	fab0 f080 	clz	r0, r0
 800bb26:	0940      	lsrs	r0, r0, #5
 800bb28:	b198      	cbz	r0, 800bb52 <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb2a:	6891      	ldr	r1, [r2, #8]
 800bb2c:	4b10      	ldr	r3, [pc, #64]	; (800bb70 <HAL_TIM_Base_Start_IT+0xb4>)
 800bb2e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb30:	2b06      	cmp	r3, #6
 800bb32:	d00b      	beq.n	800bb4c <HAL_TIM_Base_Start_IT+0x90>
 800bb34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bb38:	d008      	beq.n	800bb4c <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800bb3a:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800bb3c:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800bb3e:	f043 0301 	orr.w	r3, r3, #1
 800bb42:	6013      	str	r3, [r2, #0]
}
 800bb44:	bc30      	pop	{r4, r5}
 800bb46:	4770      	bx	lr
    return HAL_ERROR;
 800bb48:	2001      	movs	r0, #1
}
 800bb4a:	4770      	bx	lr
  return HAL_OK;
 800bb4c:	2000      	movs	r0, #0
}
 800bb4e:	bc30      	pop	{r4, r5}
 800bb50:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800bb52:	6813      	ldr	r3, [r2, #0]
 800bb54:	f043 0301 	orr.w	r3, r3, #1
 800bb58:	6013      	str	r3, [r2, #0]
 800bb5a:	e7f3      	b.n	800bb44 <HAL_TIM_Base_Start_IT+0x88>
 800bb5c:	40010000 	.word	0x40010000
 800bb60:	40000400 	.word	0x40000400
 800bb64:	40000800 	.word	0x40000800
 800bb68:	40010400 	.word	0x40010400
 800bb6c:	40001800 	.word	0x40001800
 800bb70:	00010007 	.word	0x00010007

0800bb74 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800bb74:	2800      	cmp	r0, #0
 800bb76:	f000 80cc 	beq.w	800bd12 <HAL_TIM_Encoder_Init+0x19e>
{
 800bb7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800bb7c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800bb80:	4604      	mov	r4, r0
 800bb82:	460d      	mov	r5, r1
 800bb84:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	f000 809b 	beq.w	800bcc4 <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bb8e:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800bb90:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bb92:	4a61      	ldr	r2, [pc, #388]	; (800bd18 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800bb94:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bb9c:	6899      	ldr	r1, [r3, #8]
 800bb9e:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bba2:	495e      	ldr	r1, [pc, #376]	; (800bd1c <HAL_TIM_Encoder_Init+0x1a8>)
 800bba4:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bba8:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800bbaa:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bbac:	fab1 f181 	clz	r1, r1
 800bbb0:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800bbb4:	d02b      	beq.n	800bc0e <HAL_TIM_Encoder_Init+0x9a>
 800bbb6:	bb51      	cbnz	r1, 800bc0e <HAL_TIM_Encoder_Init+0x9a>
 800bbb8:	4859      	ldr	r0, [pc, #356]	; (800bd20 <HAL_TIM_Encoder_Init+0x1ac>)
 800bbba:	4283      	cmp	r3, r0
 800bbbc:	f000 8087 	beq.w	800bcce <HAL_TIM_Encoder_Init+0x15a>
 800bbc0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800bbc4:	4283      	cmp	r3, r0
 800bbc6:	f000 8082 	beq.w	800bcce <HAL_TIM_Encoder_Init+0x15a>
 800bbca:	4e56      	ldr	r6, [pc, #344]	; (800bd24 <HAL_TIM_Encoder_Init+0x1b0>)
 800bbcc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800bbd0:	1b9e      	subs	r6, r3, r6
 800bbd2:	4283      	cmp	r3, r0
 800bbd4:	fab6 f686 	clz	r6, r6
 800bbd8:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800bbdc:	f000 8081 	beq.w	800bce2 <HAL_TIM_Encoder_Init+0x16e>
 800bbe0:	2e00      	cmp	r6, #0
 800bbe2:	d17e      	bne.n	800bce2 <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bbe4:	4850      	ldr	r0, [pc, #320]	; (800bd28 <HAL_TIM_Encoder_Init+0x1b4>)
 800bbe6:	4951      	ldr	r1, [pc, #324]	; (800bd2c <HAL_TIM_Encoder_Init+0x1b8>)
 800bbe8:	428b      	cmp	r3, r1
 800bbea:	bf18      	it	ne
 800bbec:	4283      	cmpne	r3, r0
 800bbee:	f000 8082 	beq.w	800bcf6 <HAL_TIM_Encoder_Init+0x182>
 800bbf2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800bbf6:	428b      	cmp	r3, r1
 800bbf8:	d07d      	beq.n	800bcf6 <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bbfa:	69a1      	ldr	r1, [r4, #24]
 800bbfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc00:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bc02:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800bc04:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800bc06:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bc08:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800bc0a:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bc0c:	e023      	b.n	800bc56 <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bc0e:	4e45      	ldr	r6, [pc, #276]	; (800bd24 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bc10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800bc14:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bc16:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800bc18:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bc1a:	fab6 f686 	clz	r6, r6
 800bc1e:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bc20:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800bc22:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bc26:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bc28:	69a0      	ldr	r0, [r4, #24]
 800bc2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc2e:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800bc30:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bc32:	68e2      	ldr	r2, [r4, #12]
 800bc34:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800bc36:	6862      	ldr	r2, [r4, #4]
 800bc38:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bc3a:	b951      	cbnz	r1, 800bc52 <HAL_TIM_Encoder_Init+0xde>
 800bc3c:	b94e      	cbnz	r6, 800bc52 <HAL_TIM_Encoder_Init+0xde>
 800bc3e:	493a      	ldr	r1, [pc, #232]	; (800bd28 <HAL_TIM_Encoder_Init+0x1b4>)
 800bc40:	4a3a      	ldr	r2, [pc, #232]	; (800bd2c <HAL_TIM_Encoder_Init+0x1b8>)
 800bc42:	4293      	cmp	r3, r2
 800bc44:	bf18      	it	ne
 800bc46:	428b      	cmpne	r3, r1
 800bc48:	d003      	beq.n	800bc52 <HAL_TIM_Encoder_Init+0xde>
 800bc4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	d101      	bne.n	800bc56 <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800bc52:	6962      	ldr	r2, [r4, #20]
 800bc54:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bc56:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800bc58:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bc5a:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bc5c:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bc60:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800bc62:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bc64:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bc68:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800bc6a:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bc6c:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800bc70:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bc72:	492f      	ldr	r1, [pc, #188]	; (800bd30 <HAL_TIM_Encoder_Init+0x1bc>)
 800bc74:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bc76:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bc78:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bc7c:	68e9      	ldr	r1, [r5, #12]
 800bc7e:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800bc80:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800bc82:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bc86:	6a29      	ldr	r1, [r5, #32]
 800bc88:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bc8c:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800bc8e:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bc90:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800bc94:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bc96:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800bc9a:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bc9c:	4825      	ldr	r0, [pc, #148]	; (800bd34 <HAL_TIM_Encoder_Init+0x1c0>)
 800bc9e:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bca2:	4302      	orrs	r2, r0
  return HAL_OK;
 800bca4:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800bca6:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800bca8:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bcaa:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bcae:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bcb2:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bcb6:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bcba:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800bcbe:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800bcc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800bcc4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800bcc8:	f7f9 fd82 	bl	80057d0 <HAL_TIM_Encoder_MspInit>
 800bccc:	e75f      	b.n	800bb8e <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcce:	4e15      	ldr	r6, [pc, #84]	; (800bd24 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bcd0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800bcd4:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcd6:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800bcd8:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcda:	fab6 f686 	clz	r6, r6
 800bcde:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bce0:	e79e      	b.n	800bc20 <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800bce2:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bce4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800bce8:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcea:	4813      	ldr	r0, [pc, #76]	; (800bd38 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bcec:	4283      	cmp	r3, r0
 800bcee:	d097      	beq.n	800bc20 <HAL_TIM_Encoder_Init+0xac>
 800bcf0:	2e00      	cmp	r6, #0
 800bcf2:	d195      	bne.n	800bc20 <HAL_TIM_Encoder_Init+0xac>
 800bcf4:	e776      	b.n	800bbe4 <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bcf6:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800bcf8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bcfc:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bcfe:	69a1      	ldr	r1, [r4, #24]
 800bd00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bd04:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bd06:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800bd08:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800bd0a:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bd0c:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800bd0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bd10:	e795      	b.n	800bc3e <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800bd12:	2001      	movs	r0, #1
}
 800bd14:	4770      	bx	lr
 800bd16:	bf00      	nop
 800bd18:	fffebff8 	.word	0xfffebff8
 800bd1c:	40010000 	.word	0x40010000
 800bd20:	40000400 	.word	0x40000400
 800bd24:	40010400 	.word	0x40010400
 800bd28:	40014000 	.word	0x40014000
 800bd2c:	40014400 	.word	0x40014400
 800bd30:	fffffcfc 	.word	0xfffffcfc
 800bd34:	ffff0303 	.word	0xffff0303
 800bd38:	40000c00 	.word	0x40000c00

0800bd3c <HAL_TIM_Encoder_Start>:
{
 800bd3c:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bd3e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bd42:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bd46:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bd4a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bd4c:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bd50:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800bd52:	b9c1      	cbnz	r1, 800bd86 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd54:	2b01      	cmp	r3, #1
 800bd56:	d123      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
 800bd58:	2a01      	cmp	r2, #1
 800bd5a:	d121      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bd5c:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd5e:	2302      	movs	r3, #2
 800bd60:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd64:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bd68:	6a13      	ldr	r3, [r2, #32]
 800bd6a:	f023 0301 	bic.w	r3, r3, #1
 800bd6e:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd70:	6a13      	ldr	r3, [r2, #32]
 800bd72:	f043 0301 	orr.w	r3, r3, #1
 800bd76:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800bd78:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800bd7a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800bd7c:	f043 0301 	orr.w	r3, r3, #1
 800bd80:	6013      	str	r3, [r2, #0]
}
 800bd82:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800bd86:	2904      	cmp	r1, #4
 800bd88:	fa5f fc8c 	uxtb.w	ip, ip
 800bd8c:	fa5f fe8e 	uxtb.w	lr, lr
 800bd90:	d027      	beq.n	800bde2 <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	d104      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
 800bd96:	f1bc 0f01 	cmp.w	ip, #1
 800bd9a:	d101      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bd9c:	2a01      	cmp	r2, #1
 800bd9e:	d002      	beq.n	800bda6 <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800bda0:	2001      	movs	r0, #1
}
 800bda2:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bda6:	f1be 0f01 	cmp.w	lr, #1
 800bdaa:	d1f9      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdac:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bdae:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdb0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdb4:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdb8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdbc:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800bdc0:	6a13      	ldr	r3, [r2, #32]
 800bdc2:	f023 0301 	bic.w	r3, r3, #1
 800bdc6:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bdc8:	6a13      	ldr	r3, [r2, #32]
 800bdca:	f043 0301 	orr.w	r3, r3, #1
 800bdce:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800bdd0:	6a13      	ldr	r3, [r2, #32]
 800bdd2:	f023 0310 	bic.w	r3, r3, #16
 800bdd6:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bdd8:	6a13      	ldr	r3, [r2, #32]
 800bdda:	f043 0310 	orr.w	r3, r3, #16
 800bdde:	6213      	str	r3, [r2, #32]
}
 800bde0:	e7ca      	b.n	800bd78 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bde2:	f1bc 0f01 	cmp.w	ip, #1
 800bde6:	d1db      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
 800bde8:	f1be 0f01 	cmp.w	lr, #1
 800bdec:	d1d8      	bne.n	800bda0 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdee:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bdf0:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdf2:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdf6:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800bdfa:	e7e9      	b.n	800bdd0 <HAL_TIM_Encoder_Start+0x94>

0800bdfc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800bdfc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800be00:	2b01      	cmp	r3, #1
 800be02:	f000 8081 	beq.w	800bf08 <HAL_TIM_ConfigClockSource+0x10c>
 800be06:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800be08:	2302      	movs	r3, #2
{
 800be0a:	b470      	push	{r4, r5, r6}
  tmpsmcr = htim->Instance->SMCR;
 800be0c:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800be0e:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800be10:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800be14:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be18:	4b5a      	ldr	r3, [pc, #360]	; (800bf84 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800be1a:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be1c:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800be1e:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800be20:	680b      	ldr	r3, [r1, #0]
 800be22:	2b70      	cmp	r3, #112	; 0x70
 800be24:	f000 809c 	beq.w	800bf60 <HAL_TIM_ConfigClockSource+0x164>
 800be28:	d825      	bhi.n	800be76 <HAL_TIM_ConfigClockSource+0x7a>
 800be2a:	2b50      	cmp	r3, #80	; 0x50
 800be2c:	d06e      	beq.n	800bf0c <HAL_TIM_ConfigClockSource+0x110>
 800be2e:	d939      	bls.n	800bea4 <HAL_TIM_ConfigClockSource+0xa8>
 800be30:	2b60      	cmp	r3, #96	; 0x60
 800be32:	d118      	bne.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be34:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800be36:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be38:	f020 0010 	bic.w	r0, r0, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800be3c:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be3e:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800be40:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800be42:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800be44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800be48:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800be4c:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800be4e:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800be52:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800be54:	4b4c      	ldr	r3, [pc, #304]	; (800bf88 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800be56:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCER = tmpccer;
 800be5a:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800be5c:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800be5e:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800be60:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800be64:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800be66:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800be68:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800be6a:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800be6e:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800be72:	bc70      	pop	{r4, r5, r6}
 800be74:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800be76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800be7a:	d060      	beq.n	800bf3e <HAL_TIM_ConfigClockSource+0x142>
 800be7c:	d933      	bls.n	800bee6 <HAL_TIM_ConfigClockSource+0xea>
 800be7e:	4943      	ldr	r1, [pc, #268]	; (800bf8c <HAL_TIM_ConfigClockSource+0x190>)
 800be80:	428b      	cmp	r3, r1
 800be82:	d006      	beq.n	800be92 <HAL_TIM_ConfigClockSource+0x96>
 800be84:	d929      	bls.n	800beda <HAL_TIM_ConfigClockSource+0xde>
 800be86:	4942      	ldr	r1, [pc, #264]	; (800bf90 <HAL_TIM_ConfigClockSource+0x194>)
 800be88:	428b      	cmp	r3, r1
 800be8a:	d002      	beq.n	800be92 <HAL_TIM_ConfigClockSource+0x96>
 800be8c:	3110      	adds	r1, #16
 800be8e:	428b      	cmp	r3, r1
 800be90:	d1e9      	bne.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800be92:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800be94:	493c      	ldr	r1, [pc, #240]	; (800bf88 <HAL_TIM_ConfigClockSource+0x18c>)
 800be96:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800be98:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800be9a:	430b      	orrs	r3, r1
 800be9c:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800bea0:	60a3      	str	r3, [r4, #8]
}
 800bea2:	e7e0      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800bea4:	2b40      	cmp	r3, #64	; 0x40
 800bea6:	d123      	bne.n	800bef0 <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800bea8:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800beaa:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800beac:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800beae:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800beb2:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800beb6:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800beb8:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800beba:	4b33      	ldr	r3, [pc, #204]	; (800bf88 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bebc:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bebe:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bec0:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bec4:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800bec8:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800beca:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800becc:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800bece:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800bed0:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bed2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800bed6:	60a3      	str	r3, [r4, #8]
}
 800bed8:	e7c5      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800beda:	f023 0110 	bic.w	r1, r3, #16
 800bede:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800bee2:	d1c0      	bne.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
 800bee4:	e7d5      	b.n	800be92 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800bee6:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800beea:	bf18      	it	ne
 800beec:	2001      	movne	r0, #1
 800beee:	e7ba      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800bef0:	d8b9      	bhi.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
 800bef2:	2b20      	cmp	r3, #32
 800bef4:	d0cd      	beq.n	800be92 <HAL_TIM_ConfigClockSource+0x96>
 800bef6:	d903      	bls.n	800bf00 <HAL_TIM_ConfigClockSource+0x104>
 800bef8:	2b30      	cmp	r3, #48	; 0x30
 800befa:	d0ca      	beq.n	800be92 <HAL_TIM_ConfigClockSource+0x96>
 800befc:	2001      	movs	r0, #1
 800befe:	e7b2      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
 800bf00:	f033 0110 	bics.w	r1, r3, #16
 800bf04:	d1af      	bne.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
 800bf06:	e7c4      	b.n	800be92 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800bf08:	2002      	movs	r0, #2
}
 800bf0a:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800bf0c:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf0e:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf10:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bf12:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf16:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf1a:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800bf1c:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800bf1e:	4b1a      	ldr	r3, [pc, #104]	; (800bf88 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf20:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf22:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bf24:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bf28:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800bf2c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800bf2e:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800bf30:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800bf32:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800bf34:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bf36:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800bf3a:	60a3      	str	r3, [r4, #8]
}
 800bf3c:	e793      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf3e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800bf42:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf44:	432b      	orrs	r3, r5
 800bf46:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf48:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800bf4c:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf4e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800bf52:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800bf54:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf56:	68a3      	ldr	r3, [r4, #8]
 800bf58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bf5c:	60a3      	str	r3, [r4, #8]
      break;
 800bf5e:	e782      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf60:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800bf64:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf66:	432b      	orrs	r3, r5
 800bf68:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf6a:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800bf6e:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf70:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800bf74:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800bf76:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800bf78:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bf7a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800bf7e:	60a3      	str	r3, [r4, #8]
      break;
 800bf80:	e771      	b.n	800be66 <HAL_TIM_ConfigClockSource+0x6a>
 800bf82:	bf00      	nop
 800bf84:	ffce0088 	.word	0xffce0088
 800bf88:	ffcfff8f 	.word	0xffcfff8f
 800bf8c:	00100020 	.word	0x00100020
 800bf90:	00100030 	.word	0x00100030

0800bf94 <HAL_TIM_OC_DelayElapsedCallback>:
 800bf94:	4770      	bx	lr
 800bf96:	bf00      	nop

0800bf98 <HAL_TIM_IC_CaptureCallback>:
 800bf98:	4770      	bx	lr
 800bf9a:	bf00      	nop

0800bf9c <HAL_TIM_PWM_PulseFinishedCallback>:
 800bf9c:	4770      	bx	lr
 800bf9e:	bf00      	nop

0800bfa0 <HAL_TIM_TriggerCallback>:
 800bfa0:	4770      	bx	lr
 800bfa2:	bf00      	nop

0800bfa4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bfa4:	6803      	ldr	r3, [r0, #0]
 800bfa6:	691a      	ldr	r2, [r3, #16]
 800bfa8:	0791      	lsls	r1, r2, #30
{
 800bfaa:	b510      	push	{r4, lr}
 800bfac:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bfae:	d502      	bpl.n	800bfb6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bfb0:	68da      	ldr	r2, [r3, #12]
 800bfb2:	0792      	lsls	r2, r2, #30
 800bfb4:	d468      	bmi.n	800c088 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bfb6:	691a      	ldr	r2, [r3, #16]
 800bfb8:	0752      	lsls	r2, r2, #29
 800bfba:	d502      	bpl.n	800bfc2 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bfbc:	68da      	ldr	r2, [r3, #12]
 800bfbe:	0750      	lsls	r0, r2, #29
 800bfc0:	d44f      	bmi.n	800c062 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bfc2:	691a      	ldr	r2, [r3, #16]
 800bfc4:	0711      	lsls	r1, r2, #28
 800bfc6:	d502      	bpl.n	800bfce <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bfc8:	68da      	ldr	r2, [r3, #12]
 800bfca:	0712      	lsls	r2, r2, #28
 800bfcc:	d437      	bmi.n	800c03e <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bfce:	691a      	ldr	r2, [r3, #16]
 800bfd0:	06d0      	lsls	r0, r2, #27
 800bfd2:	d502      	bpl.n	800bfda <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bfd4:	68da      	ldr	r2, [r3, #12]
 800bfd6:	06d1      	lsls	r1, r2, #27
 800bfd8:	d41e      	bmi.n	800c018 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bfda:	691a      	ldr	r2, [r3, #16]
 800bfdc:	07d2      	lsls	r2, r2, #31
 800bfde:	d502      	bpl.n	800bfe6 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bfe0:	68da      	ldr	r2, [r3, #12]
 800bfe2:	07d0      	lsls	r0, r2, #31
 800bfe4:	d469      	bmi.n	800c0ba <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bfe6:	691a      	ldr	r2, [r3, #16]
 800bfe8:	0611      	lsls	r1, r2, #24
 800bfea:	d502      	bpl.n	800bff2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bfec:	68da      	ldr	r2, [r3, #12]
 800bfee:	0612      	lsls	r2, r2, #24
 800bff0:	d46b      	bmi.n	800c0ca <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bff2:	691a      	ldr	r2, [r3, #16]
 800bff4:	05d0      	lsls	r0, r2, #23
 800bff6:	d502      	bpl.n	800bffe <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bff8:	68da      	ldr	r2, [r3, #12]
 800bffa:	0611      	lsls	r1, r2, #24
 800bffc:	d46d      	bmi.n	800c0da <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bffe:	691a      	ldr	r2, [r3, #16]
 800c000:	0652      	lsls	r2, r2, #25
 800c002:	d502      	bpl.n	800c00a <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c004:	68da      	ldr	r2, [r3, #12]
 800c006:	0650      	lsls	r0, r2, #25
 800c008:	d46f      	bmi.n	800c0ea <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c00a:	691a      	ldr	r2, [r3, #16]
 800c00c:	0691      	lsls	r1, r2, #26
 800c00e:	d502      	bpl.n	800c016 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c010:	68da      	ldr	r2, [r3, #12]
 800c012:	0692      	lsls	r2, r2, #26
 800c014:	d449      	bmi.n	800c0aa <HAL_TIM_IRQHandler+0x106>
}
 800c016:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c018:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c01c:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800c01e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c020:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c022:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c024:	69db      	ldr	r3, [r3, #28]
 800c026:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c02a:	d16f      	bne.n	800c10c <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c02c:	f7ff ffb2 	bl	800bf94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c030:	4620      	mov	r0, r4
 800c032:	f7ff ffb3 	bl	800bf9c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c036:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c038:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c03a:	7722      	strb	r2, [r4, #28]
 800c03c:	e7cd      	b.n	800bfda <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c03e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c042:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800c044:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c046:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c048:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c04a:	69db      	ldr	r3, [r3, #28]
 800c04c:	079b      	lsls	r3, r3, #30
 800c04e:	d15a      	bne.n	800c106 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c050:	f7ff ffa0 	bl	800bf94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c054:	4620      	mov	r0, r4
 800c056:	f7ff ffa1 	bl	800bf9c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c05a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c05c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c05e:	7722      	strb	r2, [r4, #28]
 800c060:	e7b5      	b.n	800bfce <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c062:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c066:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800c068:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c06a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c06c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c06e:	699b      	ldr	r3, [r3, #24]
 800c070:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c074:	d144      	bne.n	800c100 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c076:	f7ff ff8d 	bl	800bf94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c07a:	4620      	mov	r0, r4
 800c07c:	f7ff ff8e 	bl	800bf9c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c080:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c082:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c084:	7722      	strb	r2, [r4, #28]
 800c086:	e79c      	b.n	800bfc2 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c088:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c08c:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c08e:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c090:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c092:	699b      	ldr	r3, [r3, #24]
 800c094:	0799      	lsls	r1, r3, #30
 800c096:	d130      	bne.n	800c0fa <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c098:	f7ff ff7c 	bl	800bf94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c09c:	4620      	mov	r0, r4
 800c09e:	f7ff ff7d 	bl	800bf9c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0a2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c0a4:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0a6:	7722      	strb	r2, [r4, #28]
 800c0a8:	e785      	b.n	800bfb6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c0aa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800c0ae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c0b0:	611a      	str	r2, [r3, #16]
}
 800c0b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800c0b6:	f000 b887 	b.w	800c1c8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c0ba:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800c0be:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c0c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c0c2:	f7f4 faf5 	bl	80006b0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c0c6:	6823      	ldr	r3, [r4, #0]
 800c0c8:	e78d      	b.n	800bfe6 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c0ca:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800c0ce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c0d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800c0d2:	f000 f87b 	bl	800c1cc <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c0d6:	6823      	ldr	r3, [r4, #0]
 800c0d8:	e78b      	b.n	800bff2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c0da:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800c0de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c0e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800c0e2:	f000 f875 	bl	800c1d0 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c0e6:	6823      	ldr	r3, [r4, #0]
 800c0e8:	e789      	b.n	800bffe <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c0ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800c0ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c0f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800c0f2:	f7ff ff55 	bl	800bfa0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c0f6:	6823      	ldr	r3, [r4, #0]
 800c0f8:	e787      	b.n	800c00a <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800c0fa:	f7ff ff4d 	bl	800bf98 <HAL_TIM_IC_CaptureCallback>
 800c0fe:	e7d0      	b.n	800c0a2 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800c100:	f7ff ff4a 	bl	800bf98 <HAL_TIM_IC_CaptureCallback>
 800c104:	e7bc      	b.n	800c080 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800c106:	f7ff ff47 	bl	800bf98 <HAL_TIM_IC_CaptureCallback>
 800c10a:	e7a6      	b.n	800c05a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800c10c:	f7ff ff44 	bl	800bf98 <HAL_TIM_IC_CaptureCallback>
 800c110:	e791      	b.n	800c036 <HAL_TIM_IRQHandler+0x92>
 800c112:	bf00      	nop

0800c114 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c114:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d04b      	beq.n	800c1b4 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c11c:	6803      	ldr	r3, [r0, #0]
 800c11e:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800c120:	2002      	movs	r0, #2
{
 800c122:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c124:	4d24      	ldr	r5, [pc, #144]	; (800c1b8 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800c126:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c12a:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800c12c:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800c12e:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c130:	d029      	beq.n	800c186 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800c132:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800c136:	42ab      	cmp	r3, r5
 800c138:	d025      	beq.n	800c186 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c13a:	4d20      	ldr	r5, [pc, #128]	; (800c1bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800c13c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c140:	42ab      	cmp	r3, r5
 800c142:	bf18      	it	ne
 800c144:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c148:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800c14c:	bf0c      	ite	eq
 800c14e:	f04f 0c01 	moveq.w	ip, #1
 800c152:	f04f 0c00 	movne.w	ip, #0
 800c156:	42ab      	cmp	r3, r5
 800c158:	bf08      	it	eq
 800c15a:	f04c 0c01 	orreq.w	ip, ip, #1
 800c15e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800c162:	42ab      	cmp	r3, r5
 800c164:	bf08      	it	eq
 800c166:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c16a:	680d      	ldr	r5, [r1, #0]
 800c16c:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c16e:	4d14      	ldr	r5, [pc, #80]	; (800c1c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800c170:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c172:	42ab      	cmp	r3, r5
 800c174:	bf14      	ite	ne
 800c176:	4660      	movne	r0, ip
 800c178:	f04c 0001 	orreq.w	r0, ip, #1
 800c17c:	b960      	cbnz	r0, 800c198 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800c17e:	4811      	ldr	r0, [pc, #68]	; (800c1c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800c180:	4283      	cmp	r3, r0
 800c182:	d009      	beq.n	800c198 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800c184:	e00d      	b.n	800c1a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c186:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c188:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c18c:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c18e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800c190:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c194:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800c196:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c198:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c19a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c19e:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c1a0:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800c1a2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800c1a4:	2101      	movs	r1, #1

  return HAL_OK;
 800c1a6:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c1a8:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c1ac:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800c1b0:	bc30      	pop	{r4, r5}
 800c1b2:	4770      	bx	lr
  __HAL_LOCK(htim);
 800c1b4:	2002      	movs	r0, #2
}
 800c1b6:	4770      	bx	lr
 800c1b8:	40010000 	.word	0x40010000
 800c1bc:	40000400 	.word	0x40000400
 800c1c0:	40001800 	.word	0x40001800
 800c1c4:	40014000 	.word	0x40014000

0800c1c8 <HAL_TIMEx_CommutCallback>:
 800c1c8:	4770      	bx	lr
 800c1ca:	bf00      	nop

0800c1cc <HAL_TIMEx_BreakCallback>:
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop

0800c1d0 <HAL_TIMEx_Break2Callback>:
 800c1d0:	4770      	bx	lr
 800c1d2:	bf00      	nop

0800c1d4 <HAL_UART_TxCpltCallback>:
 800c1d4:	4770      	bx	lr
 800c1d6:	bf00      	nop

0800c1d8 <HAL_UART_ErrorCallback>:
 800c1d8:	4770      	bx	lr
 800c1da:	bf00      	nop

0800c1dc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c1dc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c1de:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800c1e6:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c1ea:	f7ff fff5 	bl	800c1d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1ee:	bd08      	pop	{r3, pc}

0800c1f0 <HAL_UARTEx_RxEventCallback>:
}
 800c1f0:	4770      	bx	lr
 800c1f2:	bf00      	nop

0800c1f4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c1f4:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c1f6:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c1fa:	69da      	ldr	r2, [r3, #28]
  if (errorflags == 0U)
 800c1fc:	ea12 0f0c 	tst.w	r2, ip
{
 800c200:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c202:	681d      	ldr	r5, [r3, #0]
{
 800c204:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c206:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800c208:	f000 811c 	beq.w	800c444 <HAL_UART_IRQHandler+0x250>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c20c:	4eae      	ldr	r6, [pc, #696]	; (800c4c8 <HAL_UART_IRQHandler+0x2d4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c20e:	48af      	ldr	r0, [pc, #700]	; (800c4cc <HAL_UART_IRQHandler+0x2d8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c210:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c214:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c216:	ea5c 0600 	orrs.w	r6, ip, r0
 800c21a:	f040 8086 	bne.w	800c32a <HAL_UART_IRQHandler+0x136>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c21e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800c220:	2801      	cmp	r0, #1
 800c222:	d022      	beq.n	800c26a <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c224:	02d0      	lsls	r0, r2, #11
 800c226:	d502      	bpl.n	800c22e <HAL_UART_IRQHandler+0x3a>
 800c228:	024e      	lsls	r6, r1, #9
 800c22a:	f100 8134 	bmi.w	800c496 <HAL_UART_IRQHandler+0x2a2>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c22e:	0610      	lsls	r0, r2, #24
 800c230:	d506      	bpl.n	800c240 <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c232:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c236:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c23a:	4301      	orrs	r1, r0
 800c23c:	f040 8123 	bne.w	800c486 <HAL_UART_IRQHandler+0x292>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c240:	0651      	lsls	r1, r2, #25
 800c242:	d564      	bpl.n	800c30e <HAL_UART_IRQHandler+0x11a>
 800c244:	066e      	lsls	r6, r5, #25
 800c246:	d562      	bpl.n	800c30e <HAL_UART_IRQHandler+0x11a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c248:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c24c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c250:	e843 2100 	strex	r1, r2, [r3]
 800c254:	2900      	cmp	r1, #0
 800c256:	d1f7      	bne.n	800c248 <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c258:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c25a:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c25c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800c25e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800c262:	6763      	str	r3, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 800c264:	f7ff ffb6 	bl	800c1d4 <HAL_UART_TxCpltCallback>
}
 800c268:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c26a:	06d0      	lsls	r0, r2, #27
 800c26c:	d5da      	bpl.n	800c224 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c26e:	06ee      	lsls	r6, r5, #27
 800c270:	d5d8      	bpl.n	800c224 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c272:	2210      	movs	r2, #16
 800c274:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c276:	689a      	ldr	r2, [r3, #8]
 800c278:	0655      	lsls	r5, r2, #25
 800c27a:	f140 8136 	bpl.w	800c4ea <HAL_UART_IRQHandler+0x2f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c27e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800c280:	6801      	ldr	r1, [r0, #0]
 800c282:	684a      	ldr	r2, [r1, #4]
 800c284:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800c286:	2a00      	cmp	r2, #0
 800c288:	d0ee      	beq.n	800c268 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c28a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800c28e:	4291      	cmp	r1, r2
 800c290:	d9ea      	bls.n	800c268 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800c292:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c296:	69c2      	ldr	r2, [r0, #28]
 800c298:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800c29c:	d02f      	beq.n	800c2fe <HAL_UART_IRQHandler+0x10a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c29e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2a6:	e843 2100 	strex	r1, r2, [r3]
 800c2aa:	2900      	cmp	r1, #0
 800c2ac:	d1f7      	bne.n	800c29e <HAL_UART_IRQHandler+0xaa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ae:	f103 0208 	add.w	r2, r3, #8
 800c2b2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2b6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ba:	f103 0508 	add.w	r5, r3, #8
 800c2be:	e845 2100 	strex	r1, r2, [r5]
 800c2c2:	2900      	cmp	r1, #0
 800c2c4:	d1f3      	bne.n	800c2ae <HAL_UART_IRQHandler+0xba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2c6:	f103 0208 	add.w	r2, r3, #8
 800c2ca:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d2:	f103 0508 	add.w	r5, r3, #8
 800c2d6:	e845 2100 	strex	r1, r2, [r5]
 800c2da:	2900      	cmp	r1, #0
 800c2dc:	d1f3      	bne.n	800c2c6 <HAL_UART_IRQHandler+0xd2>
          huart->RxState = HAL_UART_STATE_READY;
 800c2de:	2220      	movs	r2, #32
 800c2e0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2e4:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2e6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2ea:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ee:	e843 2100 	strex	r1, r2, [r3]
 800c2f2:	2900      	cmp	r1, #0
 800c2f4:	d1f7      	bne.n	800c2e6 <HAL_UART_IRQHandler+0xf2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c2f6:	f7fb fdb1 	bl	8007e5c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c2fa:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800c2fe:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800c302:	4620      	mov	r0, r4
 800c304:	1ac9      	subs	r1, r1, r3
 800c306:	b289      	uxth	r1, r1
 800c308:	f7ff ff72 	bl	800c1f0 <HAL_UARTEx_RxEventCallback>
}
 800c30c:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c30e:	0210      	lsls	r0, r2, #8
 800c310:	d502      	bpl.n	800c318 <HAL_UART_IRQHandler+0x124>
 800c312:	0069      	lsls	r1, r5, #1
 800c314:	f100 80e4 	bmi.w	800c4e0 <HAL_UART_IRQHandler+0x2ec>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c318:	01d3      	lsls	r3, r2, #7
 800c31a:	d5a5      	bpl.n	800c268 <HAL_UART_IRQHandler+0x74>
 800c31c:	2d00      	cmp	r5, #0
 800c31e:	daa3      	bge.n	800c268 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c320:	4620      	mov	r0, r4
}
 800c322:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c326:	f000 bcf5 	b.w	800cd14 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c32a:	07d6      	lsls	r6, r2, #31
 800c32c:	d509      	bpl.n	800c342 <HAL_UART_IRQHandler+0x14e>
 800c32e:	05ee      	lsls	r6, r5, #23
 800c330:	d507      	bpl.n	800c342 <HAL_UART_IRQHandler+0x14e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c332:	2601      	movs	r6, #1
 800c334:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c336:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800c33a:	f046 0601 	orr.w	r6, r6, #1
 800c33e:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c342:	0796      	lsls	r6, r2, #30
 800c344:	f140 8090 	bpl.w	800c468 <HAL_UART_IRQHandler+0x274>
 800c348:	07ce      	lsls	r6, r1, #31
 800c34a:	d50a      	bpl.n	800c362 <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c34c:	2602      	movs	r6, #2
 800c34e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c350:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800c354:	f046 0604 	orr.w	r6, r6, #4
 800c358:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c35c:	0756      	lsls	r6, r2, #29
 800c35e:	f100 8089 	bmi.w	800c474 <HAL_UART_IRQHandler+0x280>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c362:	0716      	lsls	r6, r2, #28
 800c364:	d50b      	bpl.n	800c37e <HAL_UART_IRQHandler+0x18a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c366:	f005 0620 	and.w	r6, r5, #32
 800c36a:	4330      	orrs	r0, r6
 800c36c:	d007      	beq.n	800c37e <HAL_UART_IRQHandler+0x18a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c36e:	2008      	movs	r0, #8
 800c370:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c372:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800c376:	f040 0008 	orr.w	r0, r0, #8
 800c37a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c37e:	0516      	lsls	r6, r2, #20
 800c380:	d50a      	bpl.n	800c398 <HAL_UART_IRQHandler+0x1a4>
 800c382:	0168      	lsls	r0, r5, #5
 800c384:	d508      	bpl.n	800c398 <HAL_UART_IRQHandler+0x1a4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c386:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c38a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c38c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800c390:	f040 0020 	orr.w	r0, r0, #32
 800c394:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c398:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800c39c:	2800      	cmp	r0, #0
 800c39e:	f43f af63 	beq.w	800c268 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c3a2:	0696      	lsls	r6, r2, #26
 800c3a4:	d50b      	bpl.n	800c3be <HAL_UART_IRQHandler+0x1ca>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c3a6:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c3aa:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800c3ae:	ea55 0201 	orrs.w	r2, r5, r1
 800c3b2:	d004      	beq.n	800c3be <HAL_UART_IRQHandler+0x1ca>
        if (huart->RxISR != NULL)
 800c3b4:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800c3b6:	b112      	cbz	r2, 800c3be <HAL_UART_IRQHandler+0x1ca>
          huart->RxISR(huart);
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c3bc:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800c3be:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c3c2:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c3c4:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c3c8:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800c3cc:	4315      	orrs	r5, r2
 800c3ce:	f000 80c0 	beq.w	800c552 <HAL_UART_IRQHandler+0x35e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c3d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3da:	e843 2100 	strex	r1, r2, [r3]
 800c3de:	2900      	cmp	r1, #0
 800c3e0:	d1f7      	bne.n	800c3d2 <HAL_UART_IRQHandler+0x1de>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c3e2:	483b      	ldr	r0, [pc, #236]	; (800c4d0 <HAL_UART_IRQHandler+0x2dc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e4:	f103 0208 	add.w	r2, r3, #8
 800c3e8:	e852 2f00 	ldrex	r2, [r2]
 800c3ec:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ee:	f103 0508 	add.w	r5, r3, #8
 800c3f2:	e845 2100 	strex	r1, r2, [r5]
 800c3f6:	2900      	cmp	r1, #0
 800c3f8:	d1f4      	bne.n	800c3e4 <HAL_UART_IRQHandler+0x1f0>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3fa:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800c3fc:	2a01      	cmp	r2, #1
 800c3fe:	d052      	beq.n	800c4a6 <HAL_UART_IRQHandler+0x2b2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c400:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800c402:	2120      	movs	r1, #32
 800c404:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c408:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c40a:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800c40c:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c40e:	064d      	lsls	r5, r1, #25
 800c410:	d562      	bpl.n	800c4d8 <HAL_UART_IRQHandler+0x2e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c412:	f103 0208 	add.w	r2, r3, #8
 800c416:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c41a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c41e:	f103 0008 	add.w	r0, r3, #8
 800c422:	e840 2100 	strex	r1, r2, [r0]
 800c426:	2900      	cmp	r1, #0
 800c428:	d1f3      	bne.n	800c412 <HAL_UART_IRQHandler+0x21e>
          if (huart->hdmarx != NULL)
 800c42a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800c42c:	2800      	cmp	r0, #0
 800c42e:	d053      	beq.n	800c4d8 <HAL_UART_IRQHandler+0x2e4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c430:	4b28      	ldr	r3, [pc, #160]	; (800c4d4 <HAL_UART_IRQHandler+0x2e0>)
 800c432:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c434:	f7fb fe8a 	bl	800814c <HAL_DMA_Abort_IT>
 800c438:	2800      	cmp	r0, #0
 800c43a:	f43f af15 	beq.w	800c268 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c43e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800c440:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c442:	e00e      	b.n	800c462 <HAL_UART_IRQHandler+0x26e>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c444:	0696      	lsls	r6, r2, #26
 800c446:	f57f aeea 	bpl.w	800c21e <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c44a:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c44e:	f001 5c80 	and.w	ip, r1, #268435456	; 0x10000000
 800c452:	ea56 060c 	orrs.w	r6, r6, ip
 800c456:	f43f aee2 	beq.w	800c21e <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800c45a:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	f43f af03 	beq.w	800c268 <HAL_UART_IRQHandler+0x74>
}
 800c462:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c466:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c468:	0756      	lsls	r6, r2, #29
 800c46a:	f57f af7a 	bpl.w	800c362 <HAL_UART_IRQHandler+0x16e>
 800c46e:	07ce      	lsls	r6, r1, #31
 800c470:	f57f af77 	bpl.w	800c362 <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c474:	2604      	movs	r6, #4
 800c476:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c478:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800c47c:	f046 0602 	orr.w	r6, r6, #2
 800c480:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 800c484:	e76d      	b.n	800c362 <HAL_UART_IRQHandler+0x16e>
    if (huart->TxISR != NULL)
 800c486:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800c488:	2b00      	cmp	r3, #0
 800c48a:	f43f aeed 	beq.w	800c268 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800c48e:	4620      	mov	r0, r4
}
 800c490:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800c494:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c496:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800c49a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c49c:	621a      	str	r2, [r3, #32]
}
 800c49e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800c4a2:	f000 bc35 	b.w	800cd10 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4a6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4aa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ae:	e843 2100 	strex	r1, r2, [r3]
 800c4b2:	2900      	cmp	r1, #0
 800c4b4:	d0a4      	beq.n	800c400 <HAL_UART_IRQHandler+0x20c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b6:	e853 2f00 	ldrex	r2, [r3]
 800c4ba:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4be:	e843 2100 	strex	r1, r2, [r3]
 800c4c2:	2900      	cmp	r1, #0
 800c4c4:	d1ef      	bne.n	800c4a6 <HAL_UART_IRQHandler+0x2b2>
 800c4c6:	e79b      	b.n	800c400 <HAL_UART_IRQHandler+0x20c>
 800c4c8:	04000120 	.word	0x04000120
 800c4cc:	10000001 	.word	0x10000001
 800c4d0:	effffffe 	.word	0xeffffffe
 800c4d4:	0800c1dd 	.word	0x0800c1dd
            HAL_UART_ErrorCallback(huart);
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f7ff fe7d 	bl	800c1d8 <HAL_UART_ErrorCallback>
}
 800c4de:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c4e0:	4620      	mov	r0, r4
}
 800c4e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c4e6:	f000 bc17 	b.w	800cd18 <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c4ea:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800c4ee:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800c4f2:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c4f6:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800c4f8:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c4fa:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800c4fc:	2a00      	cmp	r2, #0
 800c4fe:	f43f aeb3 	beq.w	800c268 <HAL_UART_IRQHandler+0x74>
 800c502:	2900      	cmp	r1, #0
 800c504:	f43f aeb0 	beq.w	800c268 <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c508:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c50c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c510:	e843 2000 	strex	r0, r2, [r3]
 800c514:	2800      	cmp	r0, #0
 800c516:	d1f7      	bne.n	800c508 <HAL_UART_IRQHandler+0x314>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c518:	4d11      	ldr	r5, [pc, #68]	; (800c560 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c51a:	f103 0208 	add.w	r2, r3, #8
 800c51e:	e852 2f00 	ldrex	r2, [r2]
 800c522:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c524:	f103 0608 	add.w	r6, r3, #8
 800c528:	e846 2000 	strex	r0, r2, [r6]
 800c52c:	2800      	cmp	r0, #0
 800c52e:	d1f4      	bne.n	800c51a <HAL_UART_IRQHandler+0x326>
        huart->RxState = HAL_UART_STATE_READY;
 800c530:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800c532:	6720      	str	r0, [r4, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 800c534:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c538:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c53a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c53e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c542:	e843 2000 	strex	r0, r2, [r3]
 800c546:	2800      	cmp	r0, #0
 800c548:	d1f7      	bne.n	800c53a <HAL_UART_IRQHandler+0x346>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c54a:	4620      	mov	r0, r4
 800c54c:	f7ff fe50 	bl	800c1f0 <HAL_UARTEx_RxEventCallback>
}
 800c550:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800c552:	4620      	mov	r0, r4
 800c554:	f7ff fe40 	bl	800c1d8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c558:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 800c55c:	bd70      	pop	{r4, r5, r6, pc}
 800c55e:	bf00      	nop
 800c560:	effffffe 	.word	0xeffffffe

0800c564 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c564:	6901      	ldr	r1, [r0, #16]
 800c566:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800c568:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c56a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c56c:	49c0      	ldr	r1, [pc, #768]	; (800c870 <UART_SetConfig+0x30c>)
{
 800c56e:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c570:	6945      	ldr	r5, [r0, #20]
{
 800c572:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c574:	69c0      	ldr	r0, [r0, #28]
{
 800c576:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c578:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c57a:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c57c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c57e:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c580:	4dbc      	ldr	r5, [pc, #752]	; (800c874 <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c582:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c584:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c586:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c588:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c58a:	685a      	ldr	r2, [r3, #4]
 800c58c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800c590:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c594:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c596:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c598:	f000 80e0 	beq.w	800c75c <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800c59c:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c59e:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800c5a0:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c5a2:	4ab5      	ldr	r2, [pc, #724]	; (800c878 <UART_SetConfig+0x314>)
 800c5a4:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c5a6:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c5a8:	4311      	orrs	r1, r2
 800c5aa:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c5ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5ae:	f022 020f 	bic.w	r2, r2, #15
 800c5b2:	432a      	orrs	r2, r5
 800c5b4:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c5b6:	4ab1      	ldr	r2, [pc, #708]	; (800c87c <UART_SetConfig+0x318>)
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d023      	beq.n	800c604 <UART_SetConfig+0xa0>
 800c5bc:	4ab0      	ldr	r2, [pc, #704]	; (800c880 <UART_SetConfig+0x31c>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d076      	beq.n	800c6b0 <UART_SetConfig+0x14c>
 800c5c2:	4ab0      	ldr	r2, [pc, #704]	; (800c884 <UART_SetConfig+0x320>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	f000 818f 	beq.w	800c8e8 <UART_SetConfig+0x384>
 800c5ca:	4aaf      	ldr	r2, [pc, #700]	; (800c888 <UART_SetConfig+0x324>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	f000 81e1 	beq.w	800c994 <UART_SetConfig+0x430>
 800c5d2:	4aae      	ldr	r2, [pc, #696]	; (800c88c <UART_SetConfig+0x328>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	f000 8121 	beq.w	800c81c <UART_SetConfig+0x2b8>
 800c5da:	4aad      	ldr	r2, [pc, #692]	; (800c890 <UART_SetConfig+0x32c>)
 800c5dc:	4293      	cmp	r3, r2
 800c5de:	f000 81e3 	beq.w	800c9a8 <UART_SetConfig+0x444>
 800c5e2:	4aac      	ldr	r2, [pc, #688]	; (800c894 <UART_SetConfig+0x330>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	f000 8234 	beq.w	800ca52 <UART_SetConfig+0x4ee>
 800c5ea:	4aab      	ldr	r2, [pc, #684]	; (800c898 <UART_SetConfig+0x334>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	f000 81e7 	beq.w	800c9c0 <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800c5f2:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800c5f4:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800c5f6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800c5fa:	6723      	str	r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800c5fc:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800c5fe:	6763      	str	r3, [r4, #116]	; 0x74
}
 800c600:	b007      	add	sp, #28
 800c602:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c604:	4ba5      	ldr	r3, [pc, #660]	; (800c89c <UART_SetConfig+0x338>)
 800c606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c608:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c60c:	2b28      	cmp	r3, #40	; 0x28
 800c60e:	d8f0      	bhi.n	800c5f2 <UART_SetConfig+0x8e>
 800c610:	4aa3      	ldr	r2, [pc, #652]	; (800c8a0 <UART_SetConfig+0x33c>)
 800c612:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c614:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c618:	d055      	beq.n	800c6c6 <UART_SetConfig+0x162>
    switch (clocksource)
 800c61a:	2b20      	cmp	r3, #32
 800c61c:	f200 814a 	bhi.w	800c8b4 <UART_SetConfig+0x350>
 800c620:	2b20      	cmp	r3, #32
 800c622:	d8e6      	bhi.n	800c5f2 <UART_SetConfig+0x8e>
 800c624:	a201      	add	r2, pc, #4	; (adr r2, 800c62c <UART_SetConfig+0xc8>)
 800c626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c62a:	bf00      	nop
 800c62c:	0800c86b 	.word	0x0800c86b
 800c630:	0800c865 	.word	0x0800c865
 800c634:	0800c5f3 	.word	0x0800c5f3
 800c638:	0800c5f3 	.word	0x0800c5f3
 800c63c:	0800c855 	.word	0x0800c855
 800c640:	0800c5f3 	.word	0x0800c5f3
 800c644:	0800c5f3 	.word	0x0800c5f3
 800c648:	0800c5f3 	.word	0x0800c5f3
 800c64c:	0800c847 	.word	0x0800c847
 800c650:	0800c5f3 	.word	0x0800c5f3
 800c654:	0800c5f3 	.word	0x0800c5f3
 800c658:	0800c5f3 	.word	0x0800c5f3
 800c65c:	0800c5f3 	.word	0x0800c5f3
 800c660:	0800c5f3 	.word	0x0800c5f3
 800c664:	0800c5f3 	.word	0x0800c5f3
 800c668:	0800c5f3 	.word	0x0800c5f3
 800c66c:	0800c831 	.word	0x0800c831
 800c670:	0800c5f3 	.word	0x0800c5f3
 800c674:	0800c5f3 	.word	0x0800c5f3
 800c678:	0800c5f3 	.word	0x0800c5f3
 800c67c:	0800c5f3 	.word	0x0800c5f3
 800c680:	0800c5f3 	.word	0x0800c5f3
 800c684:	0800c5f3 	.word	0x0800c5f3
 800c688:	0800c5f3 	.word	0x0800c5f3
 800c68c:	0800c5f3 	.word	0x0800c5f3
 800c690:	0800c5f3 	.word	0x0800c5f3
 800c694:	0800c5f3 	.word	0x0800c5f3
 800c698:	0800c5f3 	.word	0x0800c5f3
 800c69c:	0800c5f3 	.word	0x0800c5f3
 800c6a0:	0800c5f3 	.word	0x0800c5f3
 800c6a4:	0800c5f3 	.word	0x0800c5f3
 800c6a8:	0800c5f3 	.word	0x0800c5f3
 800c6ac:	0800c9d5 	.word	0x0800c9d5
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c6b0:	4b7a      	ldr	r3, [pc, #488]	; (800c89c <UART_SetConfig+0x338>)
 800c6b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6b4:	f003 0307 	and.w	r3, r3, #7
 800c6b8:	2b05      	cmp	r3, #5
 800c6ba:	d89a      	bhi.n	800c5f2 <UART_SetConfig+0x8e>
 800c6bc:	4a79      	ldr	r2, [pc, #484]	; (800c8a4 <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c6be:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c6c2:	5cd3      	ldrb	r3, [r2, r3]
 800c6c4:	d1a9      	bne.n	800c61a <UART_SetConfig+0xb6>
    switch (clocksource)
 800c6c6:	2b20      	cmp	r3, #32
 800c6c8:	f200 8145 	bhi.w	800c956 <UART_SetConfig+0x3f2>
 800c6cc:	2b20      	cmp	r3, #32
 800c6ce:	d890      	bhi.n	800c5f2 <UART_SetConfig+0x8e>
 800c6d0:	a201      	add	r2, pc, #4	; (adr r2, 800c6d8 <UART_SetConfig+0x174>)
 800c6d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6d6:	bf00      	nop
 800c6d8:	0800ca3f 	.word	0x0800ca3f
 800c6dc:	0800ca39 	.word	0x0800ca39
 800c6e0:	0800c5f3 	.word	0x0800c5f3
 800c6e4:	0800c5f3 	.word	0x0800c5f3
 800c6e8:	0800ca45 	.word	0x0800ca45
 800c6ec:	0800c5f3 	.word	0x0800c5f3
 800c6f0:	0800c5f3 	.word	0x0800c5f3
 800c6f4:	0800c5f3 	.word	0x0800c5f3
 800c6f8:	0800ca27 	.word	0x0800ca27
 800c6fc:	0800c5f3 	.word	0x0800c5f3
 800c700:	0800c5f3 	.word	0x0800c5f3
 800c704:	0800c5f3 	.word	0x0800c5f3
 800c708:	0800c5f3 	.word	0x0800c5f3
 800c70c:	0800c5f3 	.word	0x0800c5f3
 800c710:	0800c5f3 	.word	0x0800c5f3
 800c714:	0800c5f3 	.word	0x0800c5f3
 800c718:	0800ca13 	.word	0x0800ca13
 800c71c:	0800c5f3 	.word	0x0800c5f3
 800c720:	0800c5f3 	.word	0x0800c5f3
 800c724:	0800c5f3 	.word	0x0800c5f3
 800c728:	0800c5f3 	.word	0x0800c5f3
 800c72c:	0800c5f3 	.word	0x0800c5f3
 800c730:	0800c5f3 	.word	0x0800c5f3
 800c734:	0800c5f3 	.word	0x0800c5f3
 800c738:	0800c5f3 	.word	0x0800c5f3
 800c73c:	0800c5f3 	.word	0x0800c5f3
 800c740:	0800c5f3 	.word	0x0800c5f3
 800c744:	0800c5f3 	.word	0x0800c5f3
 800c748:	0800c5f3 	.word	0x0800c5f3
 800c74c:	0800c5f3 	.word	0x0800c5f3
 800c750:	0800c5f3 	.word	0x0800c5f3
 800c754:	0800c5f3 	.word	0x0800c5f3
 800c758:	0800ca4f 	.word	0x0800ca4f
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c75c:	6898      	ldr	r0, [r3, #8]
 800c75e:	4a46      	ldr	r2, [pc, #280]	; (800c878 <UART_SetConfig+0x314>)
 800c760:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c762:	484e      	ldr	r0, [pc, #312]	; (800c89c <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c764:	430a      	orrs	r2, r1
 800c766:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c76a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c76c:	f022 020f 	bic.w	r2, r2, #15
 800c770:	430a      	orrs	r2, r1
 800c772:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c774:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800c776:	f003 0307 	and.w	r3, r3, #7
 800c77a:	2b05      	cmp	r3, #5
 800c77c:	f63f af39 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c780:	4a49      	ldr	r2, [pc, #292]	; (800c8a8 <UART_SetConfig+0x344>)
 800c782:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800c784:	2b20      	cmp	r3, #32
 800c786:	f200 80b9 	bhi.w	800c8fc <UART_SetConfig+0x398>
 800c78a:	2b01      	cmp	r3, #1
 800c78c:	f67f af31 	bls.w	800c5f2 <UART_SetConfig+0x8e>
 800c790:	3b02      	subs	r3, #2
 800c792:	2b1e      	cmp	r3, #30
 800c794:	f63f af2d 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c798:	a201      	add	r2, pc, #4	; (adr r2, 800c7a0 <UART_SetConfig+0x23c>)
 800c79a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79e:	bf00      	nop
 800c7a0:	0800ca09 	.word	0x0800ca09
 800c7a4:	0800c5f3 	.word	0x0800c5f3
 800c7a8:	0800c9ff 	.word	0x0800c9ff
 800c7ac:	0800c5f3 	.word	0x0800c5f3
 800c7b0:	0800c5f3 	.word	0x0800c5f3
 800c7b4:	0800c5f3 	.word	0x0800c5f3
 800c7b8:	0800c9ed 	.word	0x0800c9ed
 800c7bc:	0800c5f3 	.word	0x0800c5f3
 800c7c0:	0800c5f3 	.word	0x0800c5f3
 800c7c4:	0800c5f3 	.word	0x0800c5f3
 800c7c8:	0800c5f3 	.word	0x0800c5f3
 800c7cc:	0800c5f3 	.word	0x0800c5f3
 800c7d0:	0800c5f3 	.word	0x0800c5f3
 800c7d4:	0800c5f3 	.word	0x0800c5f3
 800c7d8:	0800c9d9 	.word	0x0800c9d9
 800c7dc:	0800c5f3 	.word	0x0800c5f3
 800c7e0:	0800c5f3 	.word	0x0800c5f3
 800c7e4:	0800c5f3 	.word	0x0800c5f3
 800c7e8:	0800c5f3 	.word	0x0800c5f3
 800c7ec:	0800c5f3 	.word	0x0800c5f3
 800c7f0:	0800c5f3 	.word	0x0800c5f3
 800c7f4:	0800c5f3 	.word	0x0800c5f3
 800c7f8:	0800c5f3 	.word	0x0800c5f3
 800c7fc:	0800c5f3 	.word	0x0800c5f3
 800c800:	0800c5f3 	.word	0x0800c5f3
 800c804:	0800c5f3 	.word	0x0800c5f3
 800c808:	0800c5f3 	.word	0x0800c5f3
 800c80c:	0800c5f3 	.word	0x0800c5f3
 800c810:	0800c5f3 	.word	0x0800c5f3
 800c814:	0800c5f3 	.word	0x0800c5f3
 800c818:	0800ca0f 	.word	0x0800ca0f
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c81c:	4b1f      	ldr	r3, [pc, #124]	; (800c89c <UART_SetConfig+0x338>)
 800c81e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c820:	f003 0307 	and.w	r3, r3, #7
 800c824:	2b05      	cmp	r3, #5
 800c826:	f63f aee4 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c82a:	4a20      	ldr	r2, [pc, #128]	; (800c8ac <UART_SetConfig+0x348>)
 800c82c:	5cd3      	ldrb	r3, [r2, r3]
 800c82e:	e6f1      	b.n	800c614 <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c830:	4b1a      	ldr	r3, [pc, #104]	; (800c89c <UART_SetConfig+0x338>)
 800c832:	681a      	ldr	r2, [r3, #0]
 800c834:	0692      	lsls	r2, r2, #26
 800c836:	f140 80c1 	bpl.w	800c9bc <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	481c      	ldr	r0, [pc, #112]	; (800c8b0 <UART_SetConfig+0x34c>)
 800c83e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c842:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800c844:	e03b      	b.n	800c8be <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c846:	a803      	add	r0, sp, #12
 800c848:	f7fe fd54 	bl	800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c84c:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800c84e:	b938      	cbnz	r0, 800c860 <UART_SetConfig+0x2fc>
          pclk = (uint32_t) HSI_VALUE;
 800c850:	2000      	movs	r0, #0
 800c852:	e6cf      	b.n	800c5f4 <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c854:	4668      	mov	r0, sp
 800c856:	f7fe fca1 	bl	800b19c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c85a:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800c85c:	2800      	cmp	r0, #0
 800c85e:	d0f7      	beq.n	800c850 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c860:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c862:	e02c      	b.n	800c8be <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800c864:	f7fd fe04 	bl	800a470 <HAL_RCC_GetPCLK2Freq>
        break;
 800c868:	e7f1      	b.n	800c84e <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800c86a:	f7fd fdb9 	bl	800a3e0 <HAL_RCC_GetPCLK1Freq>
        break;
 800c86e:	e7ee      	b.n	800c84e <UART_SetConfig+0x2ea>
 800c870:	cfff69f3 	.word	0xcfff69f3
 800c874:	58000c00 	.word	0x58000c00
 800c878:	11fff4ff 	.word	0x11fff4ff
 800c87c:	40011000 	.word	0x40011000
 800c880:	40004400 	.word	0x40004400
 800c884:	40004800 	.word	0x40004800
 800c888:	40004c00 	.word	0x40004c00
 800c88c:	40005000 	.word	0x40005000
 800c890:	40011400 	.word	0x40011400
 800c894:	40007800 	.word	0x40007800
 800c898:	40007c00 	.word	0x40007c00
 800c89c:	58024400 	.word	0x58024400
 800c8a0:	0801a644 	.word	0x0801a644
 800c8a4:	0801a670 	.word	0x0801a670
 800c8a8:	0801a678 	.word	0x0801a678
 800c8ac:	0801a670 	.word	0x0801a670
 800c8b0:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800c8b4:	2b40      	cmp	r3, #64	; 0x40
 800c8b6:	f47f ae9c 	bne.w	800c5f2 <UART_SetConfig+0x8e>
 800c8ba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8be:	4b6c      	ldr	r3, [pc, #432]	; (800ca70 <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c8c0:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8c4:	6862      	ldr	r2, [r4, #4]
 800c8c6:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800c8ca:	fbb0 f3f3 	udiv	r3, r0, r3
 800c8ce:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800c8d2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c8d6:	f1a3 0210 	sub.w	r2, r3, #16
 800c8da:	428a      	cmp	r2, r1
 800c8dc:	f63f ae89 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c8e0:	6822      	ldr	r2, [r4, #0]
 800c8e2:	2000      	movs	r0, #0
 800c8e4:	60d3      	str	r3, [r2, #12]
 800c8e6:	e685      	b.n	800c5f4 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c8e8:	4b62      	ldr	r3, [pc, #392]	; (800ca74 <UART_SetConfig+0x510>)
 800c8ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ec:	f003 0307 	and.w	r3, r3, #7
 800c8f0:	2b05      	cmp	r3, #5
 800c8f2:	f63f ae7e 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c8f6:	4a60      	ldr	r2, [pc, #384]	; (800ca78 <UART_SetConfig+0x514>)
 800c8f8:	5cd3      	ldrb	r3, [r2, r3]
 800c8fa:	e68b      	b.n	800c614 <UART_SetConfig+0xb0>
    switch (clocksource)
 800c8fc:	2b40      	cmp	r3, #64	; 0x40
 800c8fe:	f47f ae78 	bne.w	800c5f2 <UART_SetConfig+0x8e>
 800c902:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c906:	4b5a      	ldr	r3, [pc, #360]	; (800ca70 <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c908:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c90a:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c90e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c912:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c916:	4299      	cmp	r1, r3
 800c918:	f63f ae6b 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c91c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800c920:	f63f ae67 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c924:	2300      	movs	r3, #0
 800c926:	4619      	mov	r1, r3
 800c928:	f7f3 fd32 	bl	8000390 <__aeabi_uldivmod>
 800c92c:	462a      	mov	r2, r5
 800c92e:	0209      	lsls	r1, r1, #8
 800c930:	0203      	lsls	r3, r0, #8
 800c932:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800c936:	0868      	lsrs	r0, r5, #1
 800c938:	1818      	adds	r0, r3, r0
 800c93a:	f04f 0300 	mov.w	r3, #0
 800c93e:	f141 0100 	adc.w	r1, r1, #0
 800c942:	f7f3 fd25 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c946:	4a4d      	ldr	r2, [pc, #308]	; (800ca7c <UART_SetConfig+0x518>)
 800c948:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c94c:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c94e:	4291      	cmp	r1, r2
 800c950:	f63f ae4f 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c954:	e7c4      	b.n	800c8e0 <UART_SetConfig+0x37c>
    switch (clocksource)
 800c956:	2b40      	cmp	r3, #64	; 0x40
 800c958:	f47f ae4b 	bne.w	800c5f2 <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c95c:	4b44      	ldr	r3, [pc, #272]	; (800ca70 <UART_SetConfig+0x50c>)
 800c95e:	6862      	ldr	r2, [r4, #4]
 800c960:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800c964:	0853      	lsrs	r3, r2, #1
 800c966:	fbb0 f0f1 	udiv	r0, r0, r1
 800c96a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c96e:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c972:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c976:	f1a0 0210 	sub.w	r2, r0, #16
 800c97a:	429a      	cmp	r2, r3
 800c97c:	f63f ae39 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c980:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c984:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800c988:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c98a:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800c98c:	4303      	orrs	r3, r0
 800c98e:	2000      	movs	r0, #0
 800c990:	60d3      	str	r3, [r2, #12]
 800c992:	e62f      	b.n	800c5f4 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c994:	4b37      	ldr	r3, [pc, #220]	; (800ca74 <UART_SetConfig+0x510>)
 800c996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c998:	f003 0307 	and.w	r3, r3, #7
 800c99c:	2b05      	cmp	r3, #5
 800c99e:	f63f ae28 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c9a2:	4a37      	ldr	r2, [pc, #220]	; (800ca80 <UART_SetConfig+0x51c>)
 800c9a4:	5cd3      	ldrb	r3, [r2, r3]
 800c9a6:	e635      	b.n	800c614 <UART_SetConfig+0xb0>
 800c9a8:	4b32      	ldr	r3, [pc, #200]	; (800ca74 <UART_SetConfig+0x510>)
 800c9aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c9b0:	2b28      	cmp	r3, #40	; 0x28
 800c9b2:	f63f ae1e 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c9b6:	4a33      	ldr	r2, [pc, #204]	; (800ca84 <UART_SetConfig+0x520>)
 800c9b8:	5cd3      	ldrb	r3, [r2, r3]
 800c9ba:	e62b      	b.n	800c614 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800c9bc:	4832      	ldr	r0, [pc, #200]	; (800ca88 <UART_SetConfig+0x524>)
 800c9be:	e77e      	b.n	800c8be <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c9c0:	4b2c      	ldr	r3, [pc, #176]	; (800ca74 <UART_SetConfig+0x510>)
 800c9c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9c4:	f003 0307 	and.w	r3, r3, #7
 800c9c8:	2b05      	cmp	r3, #5
 800c9ca:	f63f ae12 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800c9ce:	4a2f      	ldr	r2, [pc, #188]	; (800ca8c <UART_SetConfig+0x528>)
 800c9d0:	5cd3      	ldrb	r3, [r2, r3]
 800c9d2:	e61f      	b.n	800c614 <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800c9d4:	482e      	ldr	r0, [pc, #184]	; (800ca90 <UART_SetConfig+0x52c>)
 800c9d6:	e772      	b.n	800c8be <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9d8:	4b26      	ldr	r3, [pc, #152]	; (800ca74 <UART_SetConfig+0x510>)
 800c9da:	681a      	ldr	r2, [r3, #0]
 800c9dc:	0690      	lsls	r0, r2, #26
 800c9de:	d542      	bpl.n	800ca66 <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	4829      	ldr	r0, [pc, #164]	; (800ca88 <UART_SetConfig+0x524>)
 800c9e4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c9e8:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800c9ea:	e78c      	b.n	800c906 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c9ec:	a803      	add	r0, sp, #12
 800c9ee:	f7fe fc81 	bl	800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c9f2:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	f43f af2b 	beq.w	800c850 <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c9fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c9fc:	e783      	b.n	800c906 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c9fe:	4668      	mov	r0, sp
 800ca00:	f7fe fbcc 	bl	800b19c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ca04:	9801      	ldr	r0, [sp, #4]
        break;
 800ca06:	e7f5      	b.n	800c9f4 <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ca08:	f7fe fbb6 	bl	800b178 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800ca0c:	e7f2      	b.n	800c9f4 <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800ca0e:	4820      	ldr	r0, [pc, #128]	; (800ca90 <UART_SetConfig+0x52c>)
 800ca10:	e779      	b.n	800c906 <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ca12:	4b18      	ldr	r3, [pc, #96]	; (800ca74 <UART_SetConfig+0x510>)
 800ca14:	681a      	ldr	r2, [r3, #0]
 800ca16:	0691      	lsls	r1, r2, #26
 800ca18:	d527      	bpl.n	800ca6a <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	481a      	ldr	r0, [pc, #104]	; (800ca88 <UART_SetConfig+0x524>)
 800ca1e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ca22:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800ca24:	e79a      	b.n	800c95c <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ca26:	a803      	add	r0, sp, #12
 800ca28:	f7fe fc64 	bl	800b2f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ca2c:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800ca2e:	2800      	cmp	r0, #0
 800ca30:	f43f af0e 	beq.w	800c850 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ca34:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ca36:	e791      	b.n	800c95c <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca38:	f7fd fd1a 	bl	800a470 <HAL_RCC_GetPCLK2Freq>
        break;
 800ca3c:	e7f7      	b.n	800ca2e <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca3e:	f7fd fccf 	bl	800a3e0 <HAL_RCC_GetPCLK1Freq>
        break;
 800ca42:	e7f4      	b.n	800ca2e <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca44:	4668      	mov	r0, sp
 800ca46:	f7fe fba9 	bl	800b19c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ca4a:	9801      	ldr	r0, [sp, #4]
        break;
 800ca4c:	e7ef      	b.n	800ca2e <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800ca4e:	4810      	ldr	r0, [pc, #64]	; (800ca90 <UART_SetConfig+0x52c>)
 800ca50:	e784      	b.n	800c95c <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ca52:	4b08      	ldr	r3, [pc, #32]	; (800ca74 <UART_SetConfig+0x510>)
 800ca54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca56:	f003 0307 	and.w	r3, r3, #7
 800ca5a:	2b05      	cmp	r3, #5
 800ca5c:	f63f adc9 	bhi.w	800c5f2 <UART_SetConfig+0x8e>
 800ca60:	4a0c      	ldr	r2, [pc, #48]	; (800ca94 <UART_SetConfig+0x530>)
 800ca62:	5cd3      	ldrb	r3, [r2, r3]
 800ca64:	e5d6      	b.n	800c614 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800ca66:	4808      	ldr	r0, [pc, #32]	; (800ca88 <UART_SetConfig+0x524>)
 800ca68:	e74d      	b.n	800c906 <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800ca6a:	4807      	ldr	r0, [pc, #28]	; (800ca88 <UART_SetConfig+0x524>)
 800ca6c:	e776      	b.n	800c95c <UART_SetConfig+0x3f8>
 800ca6e:	bf00      	nop
 800ca70:	0801a680 	.word	0x0801a680
 800ca74:	58024400 	.word	0x58024400
 800ca78:	0801a670 	.word	0x0801a670
 800ca7c:	000ffcff 	.word	0x000ffcff
 800ca80:	0801a670 	.word	0x0801a670
 800ca84:	0801a644 	.word	0x0801a644
 800ca88:	03d09000 	.word	0x03d09000
 800ca8c:	0801a670 	.word	0x0801a670
 800ca90:	003d0900 	.word	0x003d0900
 800ca94:	0801a670 	.word	0x0801a670

0800ca98 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ca98:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ca9a:	07da      	lsls	r2, r3, #31
{
 800ca9c:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ca9e:	d506      	bpl.n	800caae <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800caa0:	6801      	ldr	r1, [r0, #0]
 800caa2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800caa4:	684a      	ldr	r2, [r1, #4]
 800caa6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800caaa:	4322      	orrs	r2, r4
 800caac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800caae:	079c      	lsls	r4, r3, #30
 800cab0:	d506      	bpl.n	800cac0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cab2:	6801      	ldr	r1, [r0, #0]
 800cab4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800cab6:	684a      	ldr	r2, [r1, #4]
 800cab8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800cabc:	4322      	orrs	r2, r4
 800cabe:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cac0:	0759      	lsls	r1, r3, #29
 800cac2:	d506      	bpl.n	800cad2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cac4:	6801      	ldr	r1, [r0, #0]
 800cac6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800cac8:	684a      	ldr	r2, [r1, #4]
 800caca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800cace:	4322      	orrs	r2, r4
 800cad0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cad2:	071a      	lsls	r2, r3, #28
 800cad4:	d506      	bpl.n	800cae4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cad6:	6801      	ldr	r1, [r0, #0]
 800cad8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800cada:	684a      	ldr	r2, [r1, #4]
 800cadc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cae0:	4322      	orrs	r2, r4
 800cae2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cae4:	06dc      	lsls	r4, r3, #27
 800cae6:	d506      	bpl.n	800caf6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cae8:	6801      	ldr	r1, [r0, #0]
 800caea:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800caec:	688a      	ldr	r2, [r1, #8]
 800caee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800caf2:	4322      	orrs	r2, r4
 800caf4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800caf6:	0699      	lsls	r1, r3, #26
 800caf8:	d506      	bpl.n	800cb08 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cafa:	6801      	ldr	r1, [r0, #0]
 800cafc:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800cafe:	688a      	ldr	r2, [r1, #8]
 800cb00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cb04:	4322      	orrs	r2, r4
 800cb06:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cb08:	065a      	lsls	r2, r3, #25
 800cb0a:	d50a      	bpl.n	800cb22 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cb0c:	6801      	ldr	r1, [r0, #0]
 800cb0e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800cb10:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cb12:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cb16:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800cb1a:	ea42 0204 	orr.w	r2, r2, r4
 800cb1e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cb20:	d00b      	beq.n	800cb3a <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cb22:	061b      	lsls	r3, r3, #24
 800cb24:	d506      	bpl.n	800cb34 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cb26:	6802      	ldr	r2, [r0, #0]
 800cb28:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800cb2a:	6853      	ldr	r3, [r2, #4]
 800cb2c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800cb30:	430b      	orrs	r3, r1
 800cb32:	6053      	str	r3, [r2, #4]
}
 800cb34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb38:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cb3a:	684a      	ldr	r2, [r1, #4]
 800cb3c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800cb3e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800cb42:	4322      	orrs	r2, r4
 800cb44:	604a      	str	r2, [r1, #4]
 800cb46:	e7ec      	b.n	800cb22 <UART_AdvFeatureConfig+0x8a>

0800cb48 <UART_WaitOnFlagUntilTimeout>:
{
 800cb48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cb50:	4607      	mov	r7, r0
 800cb52:	460e      	mov	r6, r1
 800cb54:	4615      	mov	r5, r2
 800cb56:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb58:	6804      	ldr	r4, [r0, #0]
 800cb5a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800cb5e:	d10a      	bne.n	800cb76 <UART_WaitOnFlagUntilTimeout+0x2e>
 800cb60:	69e3      	ldr	r3, [r4, #28]
 800cb62:	ea36 0303 	bics.w	r3, r6, r3
 800cb66:	bf0c      	ite	eq
 800cb68:	2301      	moveq	r3, #1
 800cb6a:	2300      	movne	r3, #0
 800cb6c:	429d      	cmp	r5, r3
 800cb6e:	d0f7      	beq.n	800cb60 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800cb70:	2000      	movs	r0, #0
}
 800cb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb76:	69e3      	ldr	r3, [r4, #28]
 800cb78:	ea36 0303 	bics.w	r3, r6, r3
 800cb7c:	bf0c      	ite	eq
 800cb7e:	2301      	moveq	r3, #1
 800cb80:	2300      	movne	r3, #0
 800cb82:	42ab      	cmp	r3, r5
 800cb84:	d1f4      	bne.n	800cb70 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb86:	f7f9 f8ab 	bl	8005ce0 <HAL_GetTick>
 800cb8a:	eba0 0009 	sub.w	r0, r0, r9
 800cb8e:	4540      	cmp	r0, r8
 800cb90:	d833      	bhi.n	800cbfa <UART_WaitOnFlagUntilTimeout+0xb2>
 800cb92:	f1b8 0f00 	cmp.w	r8, #0
 800cb96:	d030      	beq.n	800cbfa <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cb98:	683c      	ldr	r4, [r7, #0]
 800cb9a:	6823      	ldr	r3, [r4, #0]
 800cb9c:	4622      	mov	r2, r4
 800cb9e:	0759      	lsls	r1, r3, #29
 800cba0:	d5db      	bpl.n	800cb5a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cba2:	69e3      	ldr	r3, [r4, #28]
 800cba4:	051b      	lsls	r3, r3, #20
 800cba6:	d5d8      	bpl.n	800cb5a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cba8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800cbac:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbae:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cbb2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbb6:	e844 3100 	strex	r1, r3, [r4]
 800cbba:	b139      	cbz	r1, 800cbcc <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbbc:	e852 3f00 	ldrex	r3, [r2]
 800cbc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbc4:	e842 3100 	strex	r1, r3, [r2]
 800cbc8:	2900      	cmp	r1, #0
 800cbca:	d1f7      	bne.n	800cbbc <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbcc:	f102 0308 	add.w	r3, r2, #8
 800cbd0:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbd4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbd8:	f102 0008 	add.w	r0, r2, #8
 800cbdc:	e840 3100 	strex	r1, r3, [r0]
 800cbe0:	2900      	cmp	r1, #0
 800cbe2:	d1f3      	bne.n	800cbcc <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800cbe4:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800cbe6:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800cbe8:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 800cbec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cbf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cbf4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800cbf8:	e7bb      	b.n	800cb72 <UART_WaitOnFlagUntilTimeout+0x2a>
 800cbfa:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbfc:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cc00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc04:	e842 3100 	strex	r1, r3, [r2]
 800cc08:	2900      	cmp	r1, #0
 800cc0a:	d1f7      	bne.n	800cbfc <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc0c:	f102 0308 	add.w	r3, r2, #8
 800cc10:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc14:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc18:	f102 0008 	add.w	r0, r2, #8
 800cc1c:	e840 3100 	strex	r1, r3, [r0]
 800cc20:	2900      	cmp	r1, #0
 800cc22:	d1f3      	bne.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800cc24:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800cc26:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800cc28:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800cc2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cc30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800cc34:	e79d      	b.n	800cb72 <UART_WaitOnFlagUntilTimeout+0x2a>
 800cc36:	bf00      	nop

0800cc38 <HAL_UART_Init>:
  if (huart == NULL)
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d066      	beq.n	800cd0a <HAL_UART_Init+0xd2>
  if (huart->gState == HAL_UART_STATE_RESET)
 800cc3c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800cc40:	b570      	push	{r4, r5, r6, lr}
 800cc42:	4604      	mov	r4, r0
 800cc44:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_RESET)
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d04c      	beq.n	800cce4 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800cc4a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800cc4c:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cc4e:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800cc50:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800cc54:	6813      	ldr	r3, [r2, #0]
 800cc56:	f023 0301 	bic.w	r3, r3, #1
 800cc5a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cc5c:	f7ff fc82 	bl	800c564 <UART_SetConfig>
 800cc60:	2801      	cmp	r0, #1
 800cc62:	d03c      	beq.n	800ccde <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cc64:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d135      	bne.n	800ccd6 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc6a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc6c:	2500      	movs	r5, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc6e:	6859      	ldr	r1, [r3, #4]
 800cc70:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800cc74:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cc76:	6899      	ldr	r1, [r3, #8]
 800cc78:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800cc7c:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800cc7e:	6819      	ldr	r1, [r3, #0]
 800cc80:	f041 0101 	orr.w	r1, r1, #1
 800cc84:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc86:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800cc8a:	f7f9 f829 	bl	8005ce0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc8e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800cc90:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc92:	681a      	ldr	r2, [r3, #0]
 800cc94:	0712      	lsls	r2, r2, #28
 800cc96:	d40e      	bmi.n	800ccb6 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	075b      	lsls	r3, r3, #29
 800cc9c:	d427      	bmi.n	800ccee <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc9e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800cca0:	2220      	movs	r2, #32
  return HAL_OK;
 800cca2:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800cca4:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800cca8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800ccac:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccb0:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800ccb2:	b002      	add	sp, #8
 800ccb4:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccb6:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 800ccba:	4603      	mov	r3, r0
 800ccbc:	462a      	mov	r2, r5
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	9100      	str	r1, [sp, #0]
 800ccc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ccc6:	f7ff ff3f 	bl	800cb48 <UART_WaitOnFlagUntilTimeout>
 800ccca:	b9e0      	cbnz	r0, 800cd06 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cccc:	6823      	ldr	r3, [r4, #0]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	075b      	lsls	r3, r3, #29
 800ccd2:	d40c      	bmi.n	800ccee <HAL_UART_Init+0xb6>
 800ccd4:	e7e3      	b.n	800cc9e <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f7ff fede 	bl	800ca98 <UART_AdvFeatureConfig>
 800ccdc:	e7c5      	b.n	800cc6a <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800ccde:	2001      	movs	r0, #1
}
 800cce0:	b002      	add	sp, #8
 800cce2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800cce4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800cce8:	f7f8 fdb4 	bl	8005854 <HAL_UART_MspInit>
 800ccec:	e7ad      	b.n	800cc4a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccee:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800ccf2:	4633      	mov	r3, r6
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ccfa:	9000      	str	r0, [sp, #0]
 800ccfc:	4620      	mov	r0, r4
 800ccfe:	f7ff ff23 	bl	800cb48 <UART_WaitOnFlagUntilTimeout>
 800cd02:	2800      	cmp	r0, #0
 800cd04:	d0cb      	beq.n	800cc9e <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800cd06:	2003      	movs	r0, #3
 800cd08:	e7d3      	b.n	800ccb2 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800cd0a:	2001      	movs	r0, #1
}
 800cd0c:	4770      	bx	lr
 800cd0e:	bf00      	nop

0800cd10 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cd10:	4770      	bx	lr
 800cd12:	bf00      	nop

0800cd14 <HAL_UARTEx_RxFifoFullCallback>:
 800cd14:	4770      	bx	lr
 800cd16:	bf00      	nop

0800cd18 <HAL_UARTEx_TxFifoEmptyCallback>:
 800cd18:	4770      	bx	lr
 800cd1a:	bf00      	nop

0800cd1c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd1c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800cd20:	2a01      	cmp	r2, #1
 800cd22:	d017      	beq.n	800cd54 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd24:	6802      	ldr	r2, [r0, #0]
 800cd26:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800cd28:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cd2a:	2100      	movs	r1, #0
{
 800cd2c:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800cd2e:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800cd32:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd34:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800cd36:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cd38:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800cd3c:	f024 0401 	bic.w	r4, r4, #1
 800cd40:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cd42:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd44:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800cd46:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800cd48:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800cd4c:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800cd50:	bc30      	pop	{r4, r5}
 800cd52:	4770      	bx	lr
  __HAL_LOCK(huart);
 800cd54:	2002      	movs	r0, #2
}
 800cd56:	4770      	bx	lr

0800cd58 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd58:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800cd5c:	2a01      	cmp	r2, #1
 800cd5e:	d037      	beq.n	800cdd0 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd60:	6802      	ldr	r2, [r0, #0]
 800cd62:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800cd64:	2024      	movs	r0, #36	; 0x24
{
 800cd66:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800cd68:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd6c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd6e:	6810      	ldr	r0, [r2, #0]
 800cd70:	f020 0001 	bic.w	r0, r0, #1
 800cd74:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cd76:	6890      	ldr	r0, [r2, #8]
 800cd78:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800cd7c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cd7e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cd80:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cd82:	b310      	cbz	r0, 800cdca <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cd84:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cd86:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cd88:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cd8c:	4911      	ldr	r1, [pc, #68]	; (800cdd4 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cd8e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800cd92:	4d11      	ldr	r5, [pc, #68]	; (800cdd8 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cd94:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cd98:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800cd9c:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cda0:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800cda2:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cda6:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cda8:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdac:	fbb1 f1f5 	udiv	r1, r1, r5
 800cdb0:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800cdb4:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800cdb6:	2100      	movs	r1, #0
 800cdb8:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cdbc:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800cdbe:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800cdc0:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800cdc4:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800cdc8:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800cdca:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800cdcc:	4608      	mov	r0, r1
 800cdce:	e7ef      	b.n	800cdb0 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800cdd0:	2002      	movs	r0, #2
}
 800cdd2:	4770      	bx	lr
 800cdd4:	0801a6a0 	.word	0x0801a6a0
 800cdd8:	0801a698 	.word	0x0801a698

0800cddc <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800cddc:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800cde0:	2a01      	cmp	r2, #1
 800cde2:	d037      	beq.n	800ce54 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cde4:	6802      	ldr	r2, [r0, #0]
 800cde6:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800cde8:	2024      	movs	r0, #36	; 0x24
{
 800cdea:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800cdec:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cdf0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800cdf2:	6810      	ldr	r0, [r2, #0]
 800cdf4:	f020 0001 	bic.w	r0, r0, #1
 800cdf8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cdfa:	6890      	ldr	r0, [r2, #8]
 800cdfc:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800ce00:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ce02:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ce04:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ce06:	b310      	cbz	r0, 800ce4e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ce08:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ce0a:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce0c:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce10:	4911      	ldr	r1, [pc, #68]	; (800ce58 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ce12:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800ce16:	4d11      	ldr	r5, [pc, #68]	; (800ce5c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce18:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce1c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800ce20:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce24:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800ce26:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce2a:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce2c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce30:	fbb1 f1f5 	udiv	r1, r1, r5
 800ce34:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800ce38:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800ce3a:	2100      	movs	r1, #0
 800ce3c:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce40:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800ce42:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ce44:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800ce48:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800ce4c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800ce4e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ce50:	4608      	mov	r0, r1
 800ce52:	e7ef      	b.n	800ce34 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800ce54:	2002      	movs	r0, #2
}
 800ce56:	4770      	bx	lr
 800ce58:	0801a6a0 	.word	0x0801a6a0
 800ce5c:	0801a698 	.word	0x0801a698

0800ce60 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ce60:	b084      	sub	sp, #16
 800ce62:	4684      	mov	ip, r0
 800ce64:	b500      	push	{lr}
 800ce66:	b083      	sub	sp, #12
 800ce68:	f10d 0e14 	add.w	lr, sp, #20
 800ce6c:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ce70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d13d      	bne.n	800cef2 <USB_CoreInit+0x92>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ce76:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ce78:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800ce7c:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ce7e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800ce82:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ce84:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ce86:	68c2      	ldr	r2, [r0, #12]
 800ce88:	ea03 0302 	and.w	r3, r3, r2
 800ce8c:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ce8e:	68c3      	ldr	r3, [r0, #12]
 800ce90:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ce94:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800ce96:	d078      	beq.n	800cf8a <USB_CoreInit+0x12a>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800ce98:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ce9a:	4a3e      	ldr	r2, [pc, #248]	; (800cf94 <USB_CoreInit+0x134>)
  __IO uint32_t count = 0U;
 800ce9c:	9300      	str	r3, [sp, #0]
 800ce9e:	e003      	b.n	800cea8 <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cea0:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	db3f      	blt.n	800cf28 <USB_CoreInit+0xc8>
    if (++count > 200000U)
 800cea8:	9b00      	ldr	r3, [sp, #0]
 800ceaa:	3301      	adds	r3, #1
 800ceac:	4293      	cmp	r3, r2
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	d9f6      	bls.n	800cea0 <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800ceb2:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800ceb4:	9b08      	ldr	r3, [sp, #32]
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	d116      	bne.n	800cee8 <USB_CoreInit+0x88>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ceba:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800cebe:	4b36      	ldr	r3, [pc, #216]	; (800cf98 <USB_CoreInit+0x138>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800cec0:	b292      	uxth	r2, r2
 800cec2:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800cec6:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800ceca:	4313      	orrs	r3, r2
 800cecc:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ced0:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800ced4:	f043 0306 	orr.w	r3, r3, #6
 800ced8:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800cedc:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800cee0:	f043 0320 	orr.w	r3, r3, #32
 800cee4:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800cee8:	b003      	add	sp, #12
 800ceea:	f85d eb04 	ldr.w	lr, [sp], #4
 800ceee:	b004      	add	sp, #16
 800cef0:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cef2:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800cef4:	2100      	movs	r1, #0
    if (++count > 200000U)
 800cef6:	4a27      	ldr	r2, [pc, #156]	; (800cf94 <USB_CoreInit+0x134>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cefc:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800cefe:	9101      	str	r1, [sp, #4]
 800cf00:	e003      	b.n	800cf0a <USB_CoreInit+0xaa>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cf02:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	db2a      	blt.n	800cf60 <USB_CoreInit+0x100>
    if (++count > 200000U)
 800cf0a:	9b01      	ldr	r3, [sp, #4]
 800cf0c:	3301      	adds	r3, #1
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	9301      	str	r3, [sp, #4]
 800cf12:	d9f6      	bls.n	800cf02 <USB_CoreInit+0xa2>
      return HAL_TIMEOUT;
 800cf14:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800cf16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf18:	b9db      	cbnz	r3, 800cf52 <USB_CoreInit+0xf2>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cf1a:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800cf1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cf22:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800cf26:	e7c5      	b.n	800ceb4 <USB_CoreInit+0x54>

  /* Core Soft Reset */
  count = 0U;
 800cf28:	2300      	movs	r3, #0
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;

  do
  {
    if (++count > 200000U)
 800cf2a:	4a1a      	ldr	r2, [pc, #104]	; (800cf94 <USB_CoreInit+0x134>)
  count = 0U;
 800cf2c:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cf2e:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800cf32:	f043 0301 	orr.w	r3, r3, #1
 800cf36:	f8cc 3010 	str.w	r3, [ip, #16]
 800cf3a:	e004      	b.n	800cf46 <USB_CoreInit+0xe6>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cf3c:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800cf40:	f010 0001 	ands.w	r0, r0, #1
 800cf44:	d0b6      	beq.n	800ceb4 <USB_CoreInit+0x54>
    if (++count > 200000U)
 800cf46:	9b00      	ldr	r3, [sp, #0]
 800cf48:	3301      	adds	r3, #1
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	9300      	str	r3, [sp, #0]
 800cf4e:	d9f5      	bls.n	800cf3c <USB_CoreInit+0xdc>
 800cf50:	e7af      	b.n	800ceb2 <USB_CoreInit+0x52>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cf52:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800cf56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cf5a:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800cf5e:	e7a9      	b.n	800ceb4 <USB_CoreInit+0x54>
  count = 0U;
 800cf60:	2300      	movs	r3, #0
    if (++count > 200000U)
 800cf62:	4a0c      	ldr	r2, [pc, #48]	; (800cf94 <USB_CoreInit+0x134>)
  count = 0U;
 800cf64:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cf66:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800cf6a:	f043 0301 	orr.w	r3, r3, #1
 800cf6e:	f8cc 3010 	str.w	r3, [ip, #16]
 800cf72:	e004      	b.n	800cf7e <USB_CoreInit+0x11e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cf74:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800cf78:	f010 0001 	ands.w	r0, r0, #1
 800cf7c:	d0cb      	beq.n	800cf16 <USB_CoreInit+0xb6>
    if (++count > 200000U)
 800cf7e:	9b01      	ldr	r3, [sp, #4]
 800cf80:	3301      	adds	r3, #1
 800cf82:	4293      	cmp	r3, r2
 800cf84:	9301      	str	r3, [sp, #4]
 800cf86:	d9f5      	bls.n	800cf74 <USB_CoreInit+0x114>
 800cf88:	e7c4      	b.n	800cf14 <USB_CoreInit+0xb4>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cf8a:	68c3      	ldr	r3, [r0, #12]
 800cf8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cf90:	60c3      	str	r3, [r0, #12]
 800cf92:	e781      	b.n	800ce98 <USB_CoreInit+0x38>
 800cf94:	00030d40 	.word	0x00030d40
 800cf98:	03ee0000 	.word	0x03ee0000

0800cf9c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800cf9c:	2a02      	cmp	r2, #2
{
 800cf9e:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 800cfa0:	d00b      	beq.n	800cfba <USB_SetTurnaroundTime+0x1e>
 800cfa2:	f44f 5c10 	mov.w	ip, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cfa6:	68d9      	ldr	r1, [r3, #12]
}
 800cfa8:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cfaa:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800cfae:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cfb0:	68da      	ldr	r2, [r3, #12]
 800cfb2:	ea42 020c 	orr.w	r2, r2, ip
 800cfb6:	60da      	str	r2, [r3, #12]
}
 800cfb8:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cfba:	4a23      	ldr	r2, [pc, #140]	; (800d048 <USB_SetTurnaroundTime+0xac>)
 800cfbc:	4823      	ldr	r0, [pc, #140]	; (800d04c <USB_SetTurnaroundTime+0xb0>)
 800cfbe:	440a      	add	r2, r1
 800cfc0:	4282      	cmp	r2, r0
 800cfc2:	d92c      	bls.n	800d01e <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cfc4:	4a22      	ldr	r2, [pc, #136]	; (800d050 <USB_SetTurnaroundTime+0xb4>)
 800cfc6:	4823      	ldr	r0, [pc, #140]	; (800d054 <USB_SetTurnaroundTime+0xb8>)
 800cfc8:	440a      	add	r2, r1
 800cfca:	4282      	cmp	r2, r0
 800cfcc:	d92a      	bls.n	800d024 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cfce:	4a22      	ldr	r2, [pc, #136]	; (800d058 <USB_SetTurnaroundTime+0xbc>)
 800cfd0:	4822      	ldr	r0, [pc, #136]	; (800d05c <USB_SetTurnaroundTime+0xc0>)
 800cfd2:	440a      	add	r2, r1
 800cfd4:	4282      	cmp	r2, r0
 800cfd6:	d928      	bls.n	800d02a <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cfd8:	4a21      	ldr	r2, [pc, #132]	; (800d060 <USB_SetTurnaroundTime+0xc4>)
 800cfda:	4822      	ldr	r0, [pc, #136]	; (800d064 <USB_SetTurnaroundTime+0xc8>)
 800cfdc:	440a      	add	r2, r1
 800cfde:	4282      	cmp	r2, r0
 800cfe0:	d326      	bcc.n	800d030 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cfe2:	4a21      	ldr	r2, [pc, #132]	; (800d068 <USB_SetTurnaroundTime+0xcc>)
 800cfe4:	4821      	ldr	r0, [pc, #132]	; (800d06c <USB_SetTurnaroundTime+0xd0>)
 800cfe6:	440a      	add	r2, r1
 800cfe8:	4282      	cmp	r2, r0
 800cfea:	d924      	bls.n	800d036 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800cfec:	4a20      	ldr	r2, [pc, #128]	; (800d070 <USB_SetTurnaroundTime+0xd4>)
 800cfee:	4821      	ldr	r0, [pc, #132]	; (800d074 <USB_SetTurnaroundTime+0xd8>)
 800cff0:	440a      	add	r2, r1
 800cff2:	4282      	cmp	r2, r0
 800cff4:	d322      	bcc.n	800d03c <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cff6:	4a20      	ldr	r2, [pc, #128]	; (800d078 <USB_SetTurnaroundTime+0xdc>)
 800cff8:	4820      	ldr	r0, [pc, #128]	; (800d07c <USB_SetTurnaroundTime+0xe0>)
 800cffa:	440a      	add	r2, r1
 800cffc:	4282      	cmp	r2, r0
 800cffe:	d3d0      	bcc.n	800cfa2 <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800d000:	4a1f      	ldr	r2, [pc, #124]	; (800d080 <USB_SetTurnaroundTime+0xe4>)
 800d002:	4820      	ldr	r0, [pc, #128]	; (800d084 <USB_SetTurnaroundTime+0xe8>)
 800d004:	440a      	add	r2, r1
 800d006:	4282      	cmp	r2, r0
 800d008:	d31b      	bcc.n	800d042 <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800d00a:	4a1f      	ldr	r2, [pc, #124]	; (800d088 <USB_SetTurnaroundTime+0xec>)
 800d00c:	481f      	ldr	r0, [pc, #124]	; (800d08c <USB_SetTurnaroundTime+0xf0>)
 800d00e:	440a      	add	r2, r1
 800d010:	4282      	cmp	r2, r0
 800d012:	bf34      	ite	cc
 800d014:	f44f 5ce0 	movcc.w	ip, #7168	; 0x1c00
 800d018:	f44f 5cc0 	movcs.w	ip, #6144	; 0x1800
 800d01c:	e7c3      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d01e:	f44f 5c70 	mov.w	ip, #15360	; 0x3c00
 800d022:	e7c0      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d024:	f44f 5c60 	mov.w	ip, #14336	; 0x3800
 800d028:	e7bd      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d02a:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800d02e:	e7ba      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d030:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 800d034:	e7b7      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d036:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 800d03a:	e7b4      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d03c:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 800d040:	e7b1      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d042:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 800d046:	e7ae      	b.n	800cfa6 <USB_SetTurnaroundTime+0xa>
 800d048:	ff275340 	.word	0xff275340
 800d04c:	000c34ff 	.word	0x000c34ff
 800d050:	ff1b1e40 	.word	0xff1b1e40
 800d054:	000f423f 	.word	0x000f423f
 800d058:	ff0bdc00 	.word	0xff0bdc00
 800d05c:	00124f7f 	.word	0x00124f7f
 800d060:	fef98c80 	.word	0xfef98c80
 800d064:	0013d620 	.word	0x0013d620
 800d068:	fee5b660 	.word	0xfee5b660
 800d06c:	0016e35f 	.word	0x0016e35f
 800d070:	feced300 	.word	0xfeced300
 800d074:	001b7740 	.word	0x001b7740
 800d078:	feb35bc0 	.word	0xfeb35bc0
 800d07c:	002191c0 	.word	0x002191c0
 800d080:	fe91ca00 	.word	0xfe91ca00
 800d084:	00387520 	.word	0x00387520
 800d088:	fe5954e0 	.word	0xfe5954e0
 800d08c:	00419ce0 	.word	0x00419ce0

0800d090 <USB_EnableGlobalInt>:
{
 800d090:	4603      	mov	r3, r0
}
 800d092:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800d094:	689a      	ldr	r2, [r3, #8]
 800d096:	f042 0201 	orr.w	r2, r2, #1
 800d09a:	609a      	str	r2, [r3, #8]
}
 800d09c:	4770      	bx	lr
 800d09e:	bf00      	nop

0800d0a0 <USB_DisableGlobalInt>:
{
 800d0a0:	4603      	mov	r3, r0
}
 800d0a2:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d0a4:	689a      	ldr	r2, [r3, #8]
 800d0a6:	f022 0201 	bic.w	r2, r2, #1
 800d0aa:	609a      	str	r2, [r3, #8]
}
 800d0ac:	4770      	bx	lr
 800d0ae:	bf00      	nop

0800d0b0 <USB_SetCurrentMode>:
{
 800d0b0:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d0b2:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800d0b4:	2901      	cmp	r1, #1
{
 800d0b6:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d0b8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d0bc:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800d0be:	d017      	beq.n	800d0f0 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800d0c0:	b9a1      	cbnz	r1, 800d0ec <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d0c2:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800d0c4:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d0c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d0ca:	60c3      	str	r3, [r0, #12]
 800d0cc:	e001      	b.n	800d0d2 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800d0ce:	2c32      	cmp	r4, #50	; 0x32
 800d0d0:	d00c      	beq.n	800d0ec <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800d0d2:	2001      	movs	r0, #1
      ms++;
 800d0d4:	4404      	add	r4, r0
      HAL_Delay(1U);
 800d0d6:	f7f8 fe09 	bl	8005cec <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800d0da:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800d0dc:	07db      	lsls	r3, r3, #31
 800d0de:	d4f6      	bmi.n	800d0ce <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800d0e0:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800d0e4:	fab0 f080 	clz	r0, r0
 800d0e8:	0940      	lsrs	r0, r0, #5
}
 800d0ea:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800d0ec:	2001      	movs	r0, #1
}
 800d0ee:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d0f0:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800d0f2:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d0f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d0f8:	60c3      	str	r3, [r0, #12]
 800d0fa:	e001      	b.n	800d100 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800d0fc:	2c32      	cmp	r4, #50	; 0x32
 800d0fe:	d0f5      	beq.n	800d0ec <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800d100:	2001      	movs	r0, #1
      ms++;
 800d102:	4404      	add	r4, r0
      HAL_Delay(1U);
 800d104:	f7f8 fdf2 	bl	8005cec <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800d108:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800d10a:	07da      	lsls	r2, r3, #31
 800d10c:	d5f6      	bpl.n	800d0fc <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800d10e:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800d112:	fab0 f080 	clz	r0, r0
 800d116:	0940      	lsrs	r0, r0, #5
 800d118:	e7e7      	b.n	800d0ea <USB_SetCurrentMode+0x3a>
 800d11a:	bf00      	nop

0800d11c <USB_DevInit>:
{
 800d11c:	b084      	sub	sp, #16
 800d11e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d122:	b083      	sub	sp, #12
 800d124:	ac0b      	add	r4, sp, #44	; 0x2c
 800d126:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800d12a:	2300      	movs	r3, #0
 800d12c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800d12e:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800d132:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800d136:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800d13a:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800d13e:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800d142:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800d146:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800d14a:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800d14e:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800d152:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800d156:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800d15a:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800d15e:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800d162:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800d166:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800d16a:	2c00      	cmp	r4, #0
 800d16c:	f040 80a8 	bne.w	800d2c0 <USB_DevInit+0x1a4>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d170:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800d174:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
 800d178:	f043 0302 	orr.w	r3, r3, #2
 800d17c:	f8cc 3004 	str.w	r3, [ip, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d180:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d182:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d186:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d188:	6803      	ldr	r3, [r0, #0]
 800d18a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d18e:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d190:	6803      	ldr	r3, [r0, #0]
 800d192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d196:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800d198:	2300      	movs	r3, #0
 800d19a:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d19e:	f8dc 3000 	ldr.w	r3, [ip]
 800d1a2:	f8cc 3000 	str.w	r3, [ip]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d1a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	f000 80b0 	beq.w	800d30e <USB_DevInit+0x1f2>
  USBx_DEVICE->DCFG |= speed;
 800d1ae:	f8dc 3000 	ldr.w	r3, [ip]
 800d1b2:	f043 0303 	orr.w	r3, r3, #3
 800d1b6:	f8cc 3000 	str.w	r3, [ip]
  __IO uint32_t count = 0U;
 800d1ba:	2300      	movs	r3, #0
    if (++count > 200000U)
 800d1bc:	4a5c      	ldr	r2, [pc, #368]	; (800d330 <USB_DevInit+0x214>)
  __IO uint32_t count = 0U;
 800d1be:	9300      	str	r3, [sp, #0]
 800d1c0:	e003      	b.n	800d1ca <USB_DevInit+0xae>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d1c2:	6903      	ldr	r3, [r0, #16]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	f2c0 8091 	blt.w	800d2ec <USB_DevInit+0x1d0>
    if (++count > 200000U)
 800d1ca:	9b00      	ldr	r3, [sp, #0]
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	9300      	str	r3, [sp, #0]
 800d1d2:	d9f6      	bls.n	800d1c2 <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 800d1d4:	f04f 0e01 	mov.w	lr, #1
  __IO uint32_t count = 0U;
 800d1d8:	2300      	movs	r3, #0
    if (++count > 200000U)
 800d1da:	4a55      	ldr	r2, [pc, #340]	; (800d330 <USB_DevInit+0x214>)
  __IO uint32_t count = 0U;
 800d1dc:	9301      	str	r3, [sp, #4]
 800d1de:	e002      	b.n	800d1e6 <USB_DevInit+0xca>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d1e0:	6903      	ldr	r3, [r0, #16]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	db73      	blt.n	800d2ce <USB_DevInit+0x1b2>
    if (++count > 200000U)
 800d1e6:	9b01      	ldr	r3, [sp, #4]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	9301      	str	r3, [sp, #4]
 800d1ee:	d9f7      	bls.n	800d1e0 <USB_DevInit+0xc4>
    ret = HAL_ERROR;
 800d1f0:	f04f 0e01 	mov.w	lr, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	f8cc 2010 	str.w	r2, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d1fa:	f8cc 2014 	str.w	r2, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d1fe:	f8cc 201c 	str.w	r2, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d202:	b1d1      	cbz	r1, 800d23a <USB_DevInit+0x11e>
 800d204:	f500 6310 	add.w	r3, r0, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d208:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d20c:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800d210:	4616      	mov	r6, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d212:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800d216:	e006      	b.n	800d226 <USB_DevInit+0x10a>
      USBx_INEP(i)->DIEPCTL = 0U;
 800d218:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d21a:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d21c:	611e      	str	r6, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d21e:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d220:	3320      	adds	r3, #32
 800d222:	4291      	cmp	r1, r2
 800d224:	d030      	beq.n	800d288 <USB_DevInit+0x16c>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d226:	681d      	ldr	r5, [r3, #0]
 800d228:	2d00      	cmp	r5, #0
 800d22a:	daf5      	bge.n	800d218 <USB_DevInit+0xfc>
      if (i == 0U)
 800d22c:	b112      	cbz	r2, 800d234 <USB_DevInit+0x118>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d22e:	f8c3 8000 	str.w	r8, [r3]
 800d232:	e7f2      	b.n	800d21a <USB_DevInit+0xfe>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d234:	f8c3 9000 	str.w	r9, [r3]
 800d238:	e7ef      	b.n	800d21a <USB_DevInit+0xfe>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d23a:	f8dc 3010 	ldr.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 800d23e:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d244:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d248:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800d24c:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d24e:	6143      	str	r3, [r0, #20]
  if (cfg.dma_enable == 0U)
 800d250:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d252:	b91b      	cbnz	r3, 800d25c <USB_DevInit+0x140>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d254:	6983      	ldr	r3, [r0, #24]
 800d256:	f043 0310 	orr.w	r3, r3, #16
 800d25a:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d25c:	6982      	ldr	r2, [r0, #24]
 800d25e:	4b35      	ldr	r3, [pc, #212]	; (800d334 <USB_DevInit+0x218>)
 800d260:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800d262:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d264:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 800d266:	b11a      	cbz	r2, 800d270 <USB_DevInit+0x154>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d268:	6983      	ldr	r3, [r0, #24]
 800d26a:	f043 0308 	orr.w	r3, r3, #8
 800d26e:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800d270:	2c01      	cmp	r4, #1
 800d272:	d103      	bne.n	800d27c <USB_DevInit+0x160>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d274:	6982      	ldr	r2, [r0, #24]
 800d276:	4b30      	ldr	r3, [pc, #192]	; (800d338 <USB_DevInit+0x21c>)
 800d278:	4313      	orrs	r3, r2
 800d27a:	6183      	str	r3, [r0, #24]
}
 800d27c:	4670      	mov	r0, lr
 800d27e:	b003      	add	sp, #12
 800d280:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d284:	b004      	add	sp, #16
 800d286:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d288:	2200      	movs	r2, #0
 800d28a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d28e:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d292:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d296:	4616      	mov	r6, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d298:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800d29c:	e006      	b.n	800d2ac <USB_DevInit+0x190>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d29e:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d2a0:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d2a2:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d2a4:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d2a6:	3320      	adds	r3, #32
 800d2a8:	4291      	cmp	r1, r2
 800d2aa:	d0c6      	beq.n	800d23a <USB_DevInit+0x11e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d2ac:	681d      	ldr	r5, [r3, #0]
 800d2ae:	2d00      	cmp	r5, #0
 800d2b0:	daf5      	bge.n	800d29e <USB_DevInit+0x182>
      if (i == 0U)
 800d2b2:	b112      	cbz	r2, 800d2ba <USB_DevInit+0x19e>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d2b4:	f8c3 8000 	str.w	r8, [r3]
 800d2b8:	e7f2      	b.n	800d2a0 <USB_DevInit+0x184>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d2ba:	f8c3 9000 	str.w	r9, [r3]
 800d2be:	e7ef      	b.n	800d2a0 <USB_DevInit+0x184>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d2c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d2c2:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d2c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d2ca:	6383      	str	r3, [r0, #56]	; 0x38
 800d2cc:	e764      	b.n	800d198 <USB_DevInit+0x7c>
  count = 0U;
 800d2ce:	2300      	movs	r3, #0
    if (++count > 200000U)
 800d2d0:	4a17      	ldr	r2, [pc, #92]	; (800d330 <USB_DevInit+0x214>)
  count = 0U;
 800d2d2:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d2d4:	2310      	movs	r3, #16
 800d2d6:	6103      	str	r3, [r0, #16]
 800d2d8:	e002      	b.n	800d2e0 <USB_DevInit+0x1c4>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d2da:	6903      	ldr	r3, [r0, #16]
 800d2dc:	06db      	lsls	r3, r3, #27
 800d2de:	d589      	bpl.n	800d1f4 <USB_DevInit+0xd8>
    if (++count > 200000U)
 800d2e0:	9b01      	ldr	r3, [sp, #4]
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	9301      	str	r3, [sp, #4]
 800d2e8:	d9f7      	bls.n	800d2da <USB_DevInit+0x1be>
 800d2ea:	e781      	b.n	800d1f0 <USB_DevInit+0xd4>
  count = 0U;
 800d2ec:	2300      	movs	r3, #0
    if (++count > 200000U)
 800d2ee:	4a10      	ldr	r2, [pc, #64]	; (800d330 <USB_DevInit+0x214>)
  count = 0U;
 800d2f0:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d2f2:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800d2f6:	6103      	str	r3, [r0, #16]
 800d2f8:	e003      	b.n	800d302 <USB_DevInit+0x1e6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d2fa:	6903      	ldr	r3, [r0, #16]
 800d2fc:	f013 0320 	ands.w	r3, r3, #32
 800d300:	d00c      	beq.n	800d31c <USB_DevInit+0x200>
    if (++count > 200000U)
 800d302:	9b00      	ldr	r3, [sp, #0]
 800d304:	3301      	adds	r3, #1
 800d306:	4293      	cmp	r3, r2
 800d308:	9300      	str	r3, [sp, #0]
 800d30a:	d9f6      	bls.n	800d2fa <USB_DevInit+0x1de>
 800d30c:	e762      	b.n	800d1d4 <USB_DevInit+0xb8>
    if (cfg.speed == USBD_HS_SPEED)
 800d30e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d310:	b933      	cbnz	r3, 800d320 <USB_DevInit+0x204>
  USBx_DEVICE->DCFG |= speed;
 800d312:	f8dc 3000 	ldr.w	r3, [ip]
 800d316:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800d31a:	e74e      	b.n	800d1ba <USB_DevInit+0x9e>
  HAL_StatusTypeDef ret = HAL_OK;
 800d31c:	469e      	mov	lr, r3
 800d31e:	e75b      	b.n	800d1d8 <USB_DevInit+0xbc>
  USBx_DEVICE->DCFG |= speed;
 800d320:	f8dc 3000 	ldr.w	r3, [ip]
 800d324:	f043 0301 	orr.w	r3, r3, #1
 800d328:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800d32c:	e745      	b.n	800d1ba <USB_DevInit+0x9e>
 800d32e:	bf00      	nop
 800d330:	00030d40 	.word	0x00030d40
 800d334:	803c3800 	.word	0x803c3800
 800d338:	40000004 	.word	0x40000004

0800d33c <USB_FlushTxFifo>:
{
 800d33c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800d33e:	2300      	movs	r3, #0
    if (++count > 200000U)
 800d340:	4a11      	ldr	r2, [pc, #68]	; (800d388 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 800d342:	9301      	str	r3, [sp, #4]
 800d344:	e002      	b.n	800d34c <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d346:	6903      	ldr	r3, [r0, #16]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	db07      	blt.n	800d35c <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 800d34c:	9b01      	ldr	r3, [sp, #4]
 800d34e:	3301      	adds	r3, #1
 800d350:	4293      	cmp	r3, r2
 800d352:	9301      	str	r3, [sp, #4]
 800d354:	d9f7      	bls.n	800d346 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 800d356:	2003      	movs	r0, #3
}
 800d358:	b002      	add	sp, #8
 800d35a:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d35c:	0189      	lsls	r1, r1, #6
  count = 0U;
 800d35e:	2300      	movs	r3, #0
    if (++count > 200000U)
 800d360:	4a09      	ldr	r2, [pc, #36]	; (800d388 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d362:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800d366:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d368:	6101      	str	r1, [r0, #16]
 800d36a:	e003      	b.n	800d374 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d36c:	6903      	ldr	r3, [r0, #16]
 800d36e:	f013 0320 	ands.w	r3, r3, #32
 800d372:	d005      	beq.n	800d380 <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 800d374:	9b01      	ldr	r3, [sp, #4]
 800d376:	3301      	adds	r3, #1
 800d378:	4293      	cmp	r3, r2
 800d37a:	9301      	str	r3, [sp, #4]
 800d37c:	d9f6      	bls.n	800d36c <USB_FlushTxFifo+0x30>
 800d37e:	e7ea      	b.n	800d356 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 800d380:	4618      	mov	r0, r3
}
 800d382:	b002      	add	sp, #8
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	00030d40 	.word	0x00030d40

0800d38c <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d38c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800d390:	f013 0006 	ands.w	r0, r3, #6
 800d394:	d004      	beq.n	800d3a0 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800d396:	f013 0f02 	tst.w	r3, #2
 800d39a:	bf14      	ite	ne
 800d39c:	2002      	movne	r0, #2
 800d39e:	200f      	moveq	r0, #15
}
 800d3a0:	4770      	bx	lr
 800d3a2:	bf00      	nop

0800d3a4 <USB_ActivateEndpoint>:
{
 800d3a4:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800d3a6:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d3a8:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800d3aa:	2b01      	cmp	r3, #1
 800d3ac:	d020      	beq.n	800d3f0 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d3ae:	f002 0c0f 	and.w	ip, r2, #15
 800d3b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d3b6:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d3ba:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d3be:	fa03 f30c 	lsl.w	r3, r3, ip
 800d3c2:	4323      	orrs	r3, r4
 800d3c4:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d3c8:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800d3cc:	041b      	lsls	r3, r3, #16
 800d3ce:	d40c      	bmi.n	800d3ea <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d3d0:	688b      	ldr	r3, [r1, #8]
 800d3d2:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 800d3d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d3da:	78c8      	ldrb	r0, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d3dc:	4914      	ldr	r1, [pc, #80]	; (800d430 <USB_ActivateEndpoint+0x8c>)
 800d3de:	4323      	orrs	r3, r4
 800d3e0:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 800d3e4:	4319      	orrs	r1, r3
 800d3e6:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 800d3ea:	2000      	movs	r0, #0
 800d3ec:	bc30      	pop	{r4, r5}
 800d3ee:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d3f0:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800d3f4:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d3f8:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d3fc:	40ab      	lsls	r3, r5
 800d3fe:	69e5      	ldr	r5, [r4, #28]
 800d400:	432b      	orrs	r3, r5
 800d402:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d404:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d408:	041c      	lsls	r4, r3, #16
 800d40a:	d4ee      	bmi.n	800d3ea <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d40c:	688b      	ldr	r3, [r1, #8]
 800d40e:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800d412:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d416:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d418:	4905      	ldr	r1, [pc, #20]	; (800d430 <USB_ActivateEndpoint+0x8c>)
 800d41a:	432b      	orrs	r3, r5
 800d41c:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800d420:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800d424:	4311      	orrs	r1, r2
}
 800d426:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d428:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800d42c:	2000      	movs	r0, #0
 800d42e:	4770      	bx	lr
 800d430:	10008000 	.word	0x10008000

0800d434 <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 800d434:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d436:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800d438:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d43a:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800d43e:	d02a      	beq.n	800d496 <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d440:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800d444:	2a00      	cmp	r2, #0
 800d446:	db19      	blt.n	800d47c <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d448:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d44c:	f003 030f 	and.w	r3, r3, #15
 800d450:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800d454:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d458:	4a23      	ldr	r2, [pc, #140]	; (800d4e8 <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d45a:	ea21 0103 	bic.w	r1, r1, r3
 800d45e:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d462:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800d466:	ea21 0303 	bic.w	r3, r1, r3
 800d46a:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800d46e:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d470:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800d474:	401a      	ands	r2, r3
 800d476:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 800d47a:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d47c:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800d480:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800d484:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d488:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800d48c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800d490:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 800d494:	e7d8      	b.n	800d448 <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d496:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800d49a:	2a00      	cmp	r2, #0
 800d49c:	da0b      	bge.n	800d4b6 <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d49e:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800d4a2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800d4a6:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d4aa:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800d4ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800d4b2:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d4b6:	f003 020f 	and.w	r2, r3, #15
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800d4c0:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d4c2:	4a0a      	ldr	r2, [pc, #40]	; (800d4ec <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d4c4:	ea21 0103 	bic.w	r1, r1, r3
 800d4c8:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d4cc:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800d4d0:	ea21 0303 	bic.w	r3, r1, r3
 800d4d4:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800d4d8:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d4da:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 800d4de:	401a      	ands	r2, r3
 800d4e0:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 800d4e4:	4770      	bx	lr
 800d4e6:	bf00      	nop
 800d4e8:	eff37800 	.word	0xeff37800
 800d4ec:	ec337800 	.word	0xec337800

0800d4f0 <USB_EPStartXfer>:
{
 800d4f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800d4f4:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d4f6:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d051      	beq.n	800d5a2 <USB_EPStartXfer+0xb2>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d4fe:	eb00 1c4c 	add.w	ip, r0, ip, lsl #5
 800d502:	4c84      	ldr	r4, [pc, #528]	; (800d714 <USB_EPStartXfer+0x224>)
 800d504:	f8dc 5b10 	ldr.w	r5, [ip, #2832]	; 0xb10
 800d508:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
 800d50c:	402c      	ands	r4, r5
 800d50e:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d510:	4c81      	ldr	r4, [pc, #516]	; (800d718 <USB_EPStartXfer+0x228>)
 800d512:	691d      	ldr	r5, [r3, #16]
 800d514:	402c      	ands	r4, r5
 800d516:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 800d518:	694c      	ldr	r4, [r1, #20]
 800d51a:	b384      	cbz	r4, 800d57e <USB_EPStartXfer+0x8e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d51c:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800d51e:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d520:	4e7e      	ldr	r6, [pc, #504]	; (800d71c <USB_EPStartXfer+0x22c>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d522:	442c      	add	r4, r5
 800d524:	f104 34ff 	add.w	r4, r4, #4294967295
 800d528:	fbb4 f4f5 	udiv	r4, r4, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d52c:	ea06 4ec4 	and.w	lr, r6, r4, lsl #19
 800d530:	b2a4      	uxth	r4, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d532:	fb05 f404 	mul.w	r4, r5, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d536:	691d      	ldr	r5, [r3, #16]
 800d538:	ea4e 0505 	orr.w	r5, lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d53c:	f3c4 0412 	ubfx	r4, r4, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d540:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d542:	691d      	ldr	r5, [r3, #16]
 800d544:	ea44 0405 	orr.w	r4, r4, r5
 800d548:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800d54a:	d025      	beq.n	800d598 <USB_EPStartXfer+0xa8>
    if (ep->type == EP_TYPE_ISOC)
 800d54c:	78cb      	ldrb	r3, [r1, #3]
 800d54e:	2b01      	cmp	r3, #1
 800d550:	d10c      	bne.n	800d56c <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d552:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800d556:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d55a:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800d55e:	bf0c      	ite	eq
 800d560:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d564:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800d568:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d56c:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800d570:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d574:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
}
 800d578:	2000      	movs	r0, #0
 800d57a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d57e:	688c      	ldr	r4, [r1, #8]
    if (dma == 1U)
 800d580:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d582:	691d      	ldr	r5, [r3, #16]
 800d584:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800d588:	ea44 0405 	orr.w	r4, r4, r5
 800d58c:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d58e:	691c      	ldr	r4, [r3, #16]
 800d590:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800d594:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800d596:	d1d9      	bne.n	800d54c <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 800d598:	68ca      	ldr	r2, [r1, #12]
 800d59a:	2a00      	cmp	r2, #0
 800d59c:	d0d6      	beq.n	800d54c <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d59e:	615a      	str	r2, [r3, #20]
 800d5a0:	e7d4      	b.n	800d54c <USB_EPStartXfer+0x5c>
    if (ep->xfer_len == 0U)
 800d5a2:	694d      	ldr	r5, [r1, #20]
 800d5a4:	2d00      	cmp	r5, #0
 800d5a6:	d03d      	beq.n	800d624 <USB_EPStartXfer+0x134>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5a8:	eb00 144c 	add.w	r4, r0, ip, lsl #5
 800d5ac:	4e59      	ldr	r6, [pc, #356]	; (800d714 <USB_EPStartXfer+0x224>)
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d5ae:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5b2:	f8d4 8910 	ldr.w	r8, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d5b6:	4f58      	ldr	r7, [pc, #352]	; (800d718 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5b8:	ea08 0606 	and.w	r6, r8, r6
 800d5bc:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d5c0:	eb05 060e 	add.w	r6, r5, lr
 800d5c4:	3e01      	subs	r6, #1
 800d5c6:	fbb6 fefe 	udiv	lr, r6, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d5ca:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 800d5ce:	4037      	ands	r7, r6
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d5d0:	4e52      	ldr	r6, [pc, #328]	; (800d71c <USB_EPStartXfer+0x22c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d5d2:	f8c4 7910 	str.w	r7, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d5d6:	ea06 46ce 	and.w	r6, r6, lr, lsl #19
 800d5da:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 800d5de:	433e      	orrs	r6, r7
 800d5e0:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d5e4:	f3c5 0612 	ubfx	r6, r5, #0, #19
 800d5e8:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 800d5ec:	433e      	orrs	r6, r7
 800d5ee:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5f2:	f504 6610 	add.w	r6, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800d5f6:	f891 e003 	ldrb.w	lr, [r1, #3]
 800d5fa:	f1be 0f01 	cmp.w	lr, #1
 800d5fe:	d057      	beq.n	800d6b0 <USB_EPStartXfer+0x1c0>
    if (dma == 1U)
 800d600:	2a01      	cmp	r2, #1
 800d602:	d072      	beq.n	800d6ea <USB_EPStartXfer+0x1fa>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d604:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d608:	f00c 0c0f 	and.w	ip, ip, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d60c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d610:	fa03 f30c 	lsl.w	r3, r3, ip
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d614:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d618:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800d61c:	4313      	orrs	r3, r2
 800d61e:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
  return HAL_OK;
 800d622:	e7a9      	b.n	800d578 <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d624:	eb00 134c 	add.w	r3, r0, ip, lsl #5
 800d628:	4e3b      	ldr	r6, [pc, #236]	; (800d718 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d62a:	4c3a      	ldr	r4, [pc, #232]	; (800d714 <USB_EPStartXfer+0x224>)
    if (dma == 1U)
 800d62c:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d62e:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 800d632:	ea06 0607 	and.w	r6, r6, r7
 800d636:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d63a:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 800d63e:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800d642:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d646:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 800d64a:	ea04 0406 	and.w	r4, r4, r6
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d64e:	f503 6610 	add.w	r6, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d652:	f8c3 4910 	str.w	r4, [r3, #2320]	; 0x910
      if (ep->type == EP_TYPE_ISOC)
 800d656:	f891 e003 	ldrb.w	lr, [r1, #3]
    if (dma == 1U)
 800d65a:	d03a      	beq.n	800d6d2 <USB_EPStartXfer+0x1e2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d65c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800d660:	f1be 0f01 	cmp.w	lr, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d664:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800d668:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800d66c:	d184      	bne.n	800d578 <USB_EPStartXfer+0x88>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d66e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800d672:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d676:	6833      	ldr	r3, [r6, #0]
 800d678:	bf0c      	ite	eq
 800d67a:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d67e:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800d682:	6033      	str	r3, [r6, #0]
  if (dma == 0U)
 800d684:	2a00      	cmp	r2, #0
 800d686:	f47f af77 	bne.w	800d578 <USB_EPStartXfer+0x88>
    count32b = ((uint32_t)len + 3U) / 4U;
 800d68a:	b2ad      	uxth	r5, r5
 800d68c:	3503      	adds	r5, #3
    for (i = 0U; i < count32b; i++)
 800d68e:	08ad      	lsrs	r5, r5, #2
 800d690:	f43f af72 	beq.w	800d578 <USB_EPStartXfer+0x88>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d694:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d696:	eb00 3c0c 	add.w	ip, r0, ip, lsl #12
 800d69a:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 800d69e:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 800d6a2:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800d6a6:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d6a8:	f8cc 2000 	str.w	r2, [ip]
    for (i = 0U; i < count32b; i++)
 800d6ac:	d1f9      	bne.n	800d6a2 <USB_EPStartXfer+0x1b2>
 800d6ae:	e763      	b.n	800d578 <USB_EPStartXfer+0x88>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d6b0:	6933      	ldr	r3, [r6, #16]
    if (dma == 1U)
 800d6b2:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d6b4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d6b8:	6133      	str	r3, [r6, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d6ba:	6933      	ldr	r3, [r6, #16]
 800d6bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d6c0:	6133      	str	r3, [r6, #16]
    if (dma == 1U)
 800d6c2:	d017      	beq.n	800d6f4 <USB_EPStartXfer+0x204>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d6c4:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800d6c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d6cc:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800d6d0:	e7cd      	b.n	800d66e <USB_EPStartXfer+0x17e>
      if ((uint32_t)ep->dma_addr != 0U)
 800d6d2:	690b      	ldr	r3, [r1, #16]
 800d6d4:	b963      	cbnz	r3, 800d6f0 <USB_EPStartXfer+0x200>
      if (ep->type == EP_TYPE_ISOC)
 800d6d6:	f1be 0f01 	cmp.w	lr, #1
 800d6da:	d00e      	beq.n	800d6fa <USB_EPStartXfer+0x20a>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d6dc:	6833      	ldr	r3, [r6, #0]
}
 800d6de:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d6e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d6e4:	6033      	str	r3, [r6, #0]
}
 800d6e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800d6ea:	690b      	ldr	r3, [r1, #16]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d0f5      	beq.n	800d6dc <USB_EPStartXfer+0x1ec>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d6f0:	6173      	str	r3, [r6, #20]
 800d6f2:	e7f0      	b.n	800d6d6 <USB_EPStartXfer+0x1e6>
      if ((uint32_t)ep->dma_addr != 0U)
 800d6f4:	690b      	ldr	r3, [r1, #16]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d1fa      	bne.n	800d6f0 <USB_EPStartXfer+0x200>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d6fa:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800d6fe:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d702:	6833      	ldr	r3, [r6, #0]
 800d704:	bf0c      	ite	eq
 800d706:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d70a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800d70e:	6033      	str	r3, [r6, #0]
 800d710:	e7e4      	b.n	800d6dc <USB_EPStartXfer+0x1ec>
 800d712:	bf00      	nop
 800d714:	fff80000 	.word	0xfff80000
 800d718:	e007ffff 	.word	0xe007ffff
 800d71c:	1ff80000 	.word	0x1ff80000

0800d720 <USB_EP0StartXfer>:
{
 800d720:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 800d722:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d724:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800d726:	2c01      	cmp	r4, #1
 800d728:	d026      	beq.n	800d778 <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d72a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800d72e:	4c57      	ldr	r4, [pc, #348]	; (800d88c <USB_EP0StartXfer+0x16c>)
 800d730:	f8d0 5b10 	ldr.w	r5, [r0, #2832]	; 0xb10
 800d734:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800d738:	402c      	ands	r4, r5
 800d73a:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d73c:	4c54      	ldr	r4, [pc, #336]	; (800d890 <USB_EP0StartXfer+0x170>)
 800d73e:	691d      	ldr	r5, [r3, #16]
 800d740:	402c      	ands	r4, r5
 800d742:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 800d744:	694c      	ldr	r4, [r1, #20]
 800d746:	b9a4      	cbnz	r4, 800d772 <USB_EP0StartXfer+0x52>
      if (ep->xfer_len > ep->maxpacket)
 800d748:	688c      	ldr	r4, [r1, #8]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d74a:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d74c:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800d750:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d752:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800d756:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d758:	691d      	ldr	r5, [r3, #16]
 800d75a:	ea44 0405 	orr.w	r4, r4, r5
 800d75e:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800d760:	d049      	beq.n	800d7f6 <USB_EP0StartXfer+0xd6>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d762:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d766:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d76a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800d76e:	2000      	movs	r0, #0
 800d770:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ep->xfer_len = ep->maxpacket;
 800d772:	688c      	ldr	r4, [r1, #8]
 800d774:	614c      	str	r4, [r1, #20]
 800d776:	e7e8      	b.n	800d74a <USB_EP0StartXfer+0x2a>
    if (ep->xfer_len == 0U)
 800d778:	694c      	ldr	r4, [r1, #20]
 800d77a:	2c00      	cmp	r4, #0
 800d77c:	d040      	beq.n	800d800 <USB_EP0StartXfer+0xe0>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d77e:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 800d782:	4f42      	ldr	r7, [pc, #264]	; (800d88c <USB_EP0StartXfer+0x16c>)
      if (ep->xfer_len > ep->maxpacket)
 800d784:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d788:	f8d5 c910 	ldr.w	ip, [r5, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d78c:	4e40      	ldr	r6, [pc, #256]	; (800d890 <USB_EP0StartXfer+0x170>)
      if (ep->xfer_len > ep->maxpacket)
 800d78e:	4574      	cmp	r4, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d790:	ea0c 0707 	and.w	r7, ip, r7
 800d794:	f505 6c10 	add.w	ip, r5, #2304	; 0x900
 800d798:	f8c5 7910 	str.w	r7, [r5, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d79c:	f8d5 7910 	ldr.w	r7, [r5, #2320]	; 0x910
 800d7a0:	ea06 0607 	and.w	r6, r6, r7
 800d7a4:	f8c5 6910 	str.w	r6, [r5, #2320]	; 0x910
      if (ep->xfer_len > ep->maxpacket)
 800d7a8:	d958      	bls.n	800d85c <USB_EP0StartXfer+0x13c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d7aa:	f8dc 4010 	ldr.w	r4, [ip, #16]
    if (dma == 1U)
 800d7ae:	2a01      	cmp	r2, #1
        ep->xfer_len = ep->maxpacket;
 800d7b0:	f8c1 e014 	str.w	lr, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d7b4:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800d7b8:	f8cc 4010 	str.w	r4, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d7bc:	f3ce 0412 	ubfx	r4, lr, #0, #19
 800d7c0:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800d7c4:	ea44 0406 	orr.w	r4, r4, r6
 800d7c8:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800d7cc:	d03a      	beq.n	800d844 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d7ce:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800d7d2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800d7d6:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800d7da:	f1be 0f00 	cmp.w	lr, #0
 800d7de:	d0c6      	beq.n	800d76e <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d7e0:	f003 010f 	and.w	r1, r3, #15
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800d7ea:	408b      	lsls	r3, r1
 800d7ec:	4313      	orrs	r3, r2
 800d7ee:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800d7f2:	2000      	movs	r0, #0
 800d7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800d7f6:	68ca      	ldr	r2, [r1, #12]
 800d7f8:	2a00      	cmp	r2, #0
 800d7fa:	d0b2      	beq.n	800d762 <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d7fc:	615a      	str	r2, [r3, #20]
 800d7fe:	e7b0      	b.n	800d762 <USB_EP0StartXfer+0x42>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d800:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800d804:	4b22      	ldr	r3, [pc, #136]	; (800d890 <USB_EP0StartXfer+0x170>)
    if (dma == 1U)
 800d806:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d808:	f8d0 4910 	ldr.w	r4, [r0, #2320]	; 0x910
 800d80c:	f500 6c10 	add.w	ip, r0, #2304	; 0x900
 800d810:	ea03 0304 	and.w	r3, r3, r4
 800d814:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d818:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800d81c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d820:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d824:	4b19      	ldr	r3, [pc, #100]	; (800d88c <USB_EP0StartXfer+0x16c>)
 800d826:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800d82a:	ea03 0304 	and.w	r3, r3, r4
 800d82e:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
 800d832:	d007      	beq.n	800d844 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d834:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d838:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d83c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800d840:	2000      	movs	r0, #0
 800d842:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800d844:	690b      	ldr	r3, [r1, #16]
 800d846:	b10b      	cbz	r3, 800d84c <USB_EP0StartXfer+0x12c>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d848:	f8cc 3014 	str.w	r3, [ip, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d84c:	f8dc 3000 	ldr.w	r3, [ip]
}
 800d850:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d852:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d856:	f8cc 3000 	str.w	r3, [ip]
}
 800d85a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d85c:	f8dc 6010 	ldr.w	r6, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d860:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800d864:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d866:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800d86a:	f8cc 6010 	str.w	r6, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d86e:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800d872:	ea44 0406 	orr.w	r4, r4, r6
 800d876:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800d87a:	d0e3      	beq.n	800d844 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d87c:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800d880:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800d884:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800d888:	e7aa      	b.n	800d7e0 <USB_EP0StartXfer+0xc0>
 800d88a:	bf00      	nop
 800d88c:	fff80000 	.word	0xfff80000
 800d890:	e007ffff 	.word	0xe007ffff

0800d894 <USB_WritePacket>:
{
 800d894:	b410      	push	{r4}
 800d896:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800d89a:	b964      	cbnz	r4, 800d8b6 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800d89c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800d89e:	089b      	lsrs	r3, r3, #2
 800d8a0:	d009      	beq.n	800d8b6 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d8a2:	3201      	adds	r2, #1
 800d8a4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d8a8:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800d8ac:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800d8b0:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d8b2:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800d8b4:	d1fa      	bne.n	800d8ac <USB_WritePacket+0x18>
}
 800d8b6:	2000      	movs	r0, #0
 800d8b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop

0800d8c0 <USB_ReadPacket>:
  for (i = 0U; i < count32b; i++)
 800d8c0:	ea5f 0c92 	movs.w	ip, r2, lsr #2
{
 800d8c4:	b570      	push	{r4, r5, r6, lr}
 800d8c6:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 800d8c8:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 800d8cc:	d01c      	beq.n	800d908 <USB_ReadPacket+0x48>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d8ce:	f500 5e80 	add.w	lr, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800d8d2:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d8d8:	f8de 4000 	ldr.w	r4, [lr]
  for (i = 0U; i < count32b; i++)
 800d8dc:	459c      	cmp	ip, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d8de:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800d8e2:	d1f8      	bne.n	800d8d6 <USB_ReadPacket+0x16>
    pDest++;
 800d8e4:	eb01 008c 	add.w	r0, r1, ip, lsl #2
  if (remaining_bytes != 0U)
 800d8e8:	b16e      	cbz	r6, 800d906 <USB_ReadPacket+0x46>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d8ea:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
      remaining_bytes--;
 800d8ee:	1e73      	subs	r3, r6, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d8f0:	682a      	ldr	r2, [r5, #0]
      remaining_bytes--;
 800d8f2:	b29b      	uxth	r3, r3
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d8f4:	7002      	strb	r2, [r0, #0]
    } while (remaining_bytes != 0U);
 800d8f6:	b12b      	cbz	r3, 800d904 <USB_ReadPacket+0x44>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d8f8:	0a11      	lsrs	r1, r2, #8
    } while (remaining_bytes != 0U);
 800d8fa:	2b01      	cmp	r3, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d8fc:	7041      	strb	r1, [r0, #1]
    } while (remaining_bytes != 0U);
 800d8fe:	d001      	beq.n	800d904 <USB_ReadPacket+0x44>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d900:	0c12      	lsrs	r2, r2, #16
 800d902:	7082      	strb	r2, [r0, #2]
      pDest++;
 800d904:	4430      	add	r0, r6
}
 800d906:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 800d908:	4608      	mov	r0, r1
 800d90a:	e7ed      	b.n	800d8e8 <USB_ReadPacket+0x28>

0800d90c <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800d90c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d90e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800d910:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d912:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800d916:	d00c      	beq.n	800d932 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d918:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800d91c:	b10b      	cbz	r3, 800d922 <USB_EPSetStall+0x16>
 800d91e:	2a00      	cmp	r2, #0
 800d920:	da14      	bge.n	800d94c <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d922:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d926:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d92a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800d92e:	2000      	movs	r0, #0
 800d930:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d932:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800d936:	2a00      	cmp	r2, #0
 800d938:	db00      	blt.n	800d93c <USB_EPSetStall+0x30>
 800d93a:	b973      	cbnz	r3, 800d95a <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d93c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d940:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d944:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800d948:	2000      	movs	r0, #0
 800d94a:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d94c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d950:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d954:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800d958:	e7e3      	b.n	800d922 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d95a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d95e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d962:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d966:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d96a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d96e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800d972:	e7e9      	b.n	800d948 <USB_EPSetStall+0x3c>

0800d974 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800d974:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d976:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800d978:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d97a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800d97e:	d013      	beq.n	800d9a8 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d980:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d984:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d988:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d98c:	78cb      	ldrb	r3, [r1, #3]
 800d98e:	3b02      	subs	r3, #2
 800d990:	2b01      	cmp	r3, #1
 800d992:	d901      	bls.n	800d998 <USB_EPClearStall+0x24>
}
 800d994:	2000      	movs	r0, #0
 800d996:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d998:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d99c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d9a0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800d9a4:	2000      	movs	r0, #0
 800d9a6:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d9a8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d9ac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d9b0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d9b4:	78cb      	ldrb	r3, [r1, #3]
 800d9b6:	3b02      	subs	r3, #2
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d8eb      	bhi.n	800d994 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d9bc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d9c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d9c4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800d9c8:	2000      	movs	r0, #0
 800d9ca:	4770      	bx	lr

0800d9cc <USB_SetDevAddress>:
{
 800d9cc:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d9ce:	0109      	lsls	r1, r1, #4
}
 800d9d0:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d9d2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d9d6:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d9da:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800d9de:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d9e2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800d9e6:	4311      	orrs	r1, r2
 800d9e8:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop

0800d9f0 <USB_DevConnect>:
{
 800d9f0:	4603      	mov	r3, r0
}
 800d9f2:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d9f4:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d9f8:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d9fc:	f022 0203 	bic.w	r2, r2, #3
 800da00:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800da04:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800da08:	f023 0302 	bic.w	r3, r3, #2
 800da0c:	604b      	str	r3, [r1, #4]
}
 800da0e:	4770      	bx	lr

0800da10 <USB_DevDisconnect>:
{
 800da10:	4603      	mov	r3, r0
}
 800da12:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800da14:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800da18:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800da1c:	f022 0203 	bic.w	r2, r2, #3
 800da20:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800da24:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800da28:	f043 0302 	orr.w	r3, r3, #2
 800da2c:	604b      	str	r3, [r1, #4]
}
 800da2e:	4770      	bx	lr

0800da30 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800da30:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800da32:	6980      	ldr	r0, [r0, #24]
}
 800da34:	4010      	ands	r0, r2
 800da36:	4770      	bx	lr

0800da38 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800da38:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800da3c:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800da40:	4018      	ands	r0, r3
}
 800da42:	0c00      	lsrs	r0, r0, #16
 800da44:	4770      	bx	lr
 800da46:	bf00      	nop

0800da48 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800da48:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800da4c:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800da50:	4018      	ands	r0, r3
}
 800da52:	b280      	uxth	r0, r0
 800da54:	4770      	bx	lr
 800da56:	bf00      	nop

0800da58 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800da58:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800da5c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800da60:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800da64:	6940      	ldr	r0, [r0, #20]
}
 800da66:	4010      	ands	r0, r2
 800da68:	4770      	bx	lr
 800da6a:	bf00      	nop

0800da6c <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800da6c:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800da70:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800da74:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800da78:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800da7c:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800da80:	40cb      	lsrs	r3, r1
 800da82:	01db      	lsls	r3, r3, #7
 800da84:	b2db      	uxtb	r3, r3
 800da86:	4313      	orrs	r3, r2
}
 800da88:	4018      	ands	r0, r3
 800da8a:	4770      	bx	lr

0800da8c <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800da8c:	6940      	ldr	r0, [r0, #20]
}
 800da8e:	f000 0001 	and.w	r0, r0, #1
 800da92:	4770      	bx	lr

0800da94 <USB_ActivateSetup>:
{
 800da94:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800da96:	4a09      	ldr	r2, [pc, #36]	; (800dabc <USB_ActivateSetup+0x28>)
}
 800da98:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800da9a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800da9e:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800daa0:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800daa4:	4022      	ands	r2, r4
}
 800daa6:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800daaa:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800daae:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800dab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dab6:	604b      	str	r3, [r1, #4]
}
 800dab8:	4770      	bx	lr
 800daba:	bf00      	nop
 800dabc:	fffff800 	.word	0xfffff800

0800dac0 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800dac0:	4b14      	ldr	r3, [pc, #80]	; (800db14 <USB_EP0_OutStart+0x54>)
{
 800dac2:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800dac4:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800dac6:	429c      	cmp	r4, r3
 800dac8:	d81a      	bhi.n	800db00 <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800daca:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800dace:	2300      	movs	r3, #0
  if (dma == 1U)
 800dad0:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800dad2:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800dad4:	6903      	ldr	r3, [r0, #16]
 800dad6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dada:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800dadc:	6903      	ldr	r3, [r0, #16]
 800dade:	f043 0318 	orr.w	r3, r3, #24
 800dae2:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800dae4:	6903      	ldr	r3, [r0, #16]
 800dae6:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800daea:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800daec:	d104      	bne.n	800daf8 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800daee:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800daf0:	6803      	ldr	r3, [r0, #0]
 800daf2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800daf6:	6003      	str	r3, [r0, #0]
}
 800daf8:	2000      	movs	r0, #0
 800dafa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dafe:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800db00:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800db04:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800db08:	2b00      	cmp	r3, #0
 800db0a:	dae0      	bge.n	800dace <USB_EP0_OutStart+0xe>
}
 800db0c:	2000      	movs	r0, #0
 800db0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db12:	4770      	bx	lr
 800db14:	4f54300a 	.word	0x4f54300a

0800db18 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800db18:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800db1a:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800db1e:	b194      	cbz	r4, 800db46 <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800db20:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800db24:	b16b      	cbz	r3, 800db42 <USBD_CDC_EP0_RxReady+0x2a>
 800db26:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800db2a:	28ff      	cmp	r0, #255	; 0xff
 800db2c:	d009      	beq.n	800db42 <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800db2e:	689b      	ldr	r3, [r3, #8]
 800db30:	4621      	mov	r1, r4
 800db32:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800db36:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800db38:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800db3a:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800db3c:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800db40:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800db42:	2000      	movs	r0, #0
}
 800db44:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800db46:	2003      	movs	r0, #3
}
 800db48:	bd10      	pop	{r4, pc}
 800db4a:	bf00      	nop

0800db4c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800db4c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800db4e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800db50:	4801      	ldr	r0, [pc, #4]	; (800db58 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800db52:	801a      	strh	r2, [r3, #0]
}
 800db54:	4770      	bx	lr
 800db56:	bf00      	nop
 800db58:	24000358 	.word	0x24000358

0800db5c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800db5c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800db5e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800db60:	4801      	ldr	r0, [pc, #4]	; (800db68 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800db62:	801a      	strh	r2, [r3, #0]
}
 800db64:	4770      	bx	lr
 800db66:	bf00      	nop
 800db68:	2400039c 	.word	0x2400039c

0800db6c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800db6c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800db6e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800db70:	4801      	ldr	r0, [pc, #4]	; (800db78 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800db72:	801a      	strh	r2, [r3, #0]
}
 800db74:	4770      	bx	lr
 800db76:	bf00      	nop
 800db78:	240003ec 	.word	0x240003ec

0800db7c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800db7c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800db7e:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800db80:	4801      	ldr	r0, [pc, #4]	; (800db88 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800db82:	801a      	strh	r2, [r3, #0]
}
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop
 800db88:	240003e0 	.word	0x240003e0

0800db8c <USBD_CDC_DataOut>:
{
 800db8c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800db8e:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800db92:	b17d      	cbz	r5, 800dbb4 <USBD_CDC_DataOut+0x28>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800db94:	4604      	mov	r4, r0
 800db96:	f001 f91f 	bl	800edd8 <USBD_LL_GetRxDataSize>
 800db9a:	4602      	mov	r2, r0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800db9c:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800dba0:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800dba4:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800dba8:	68db      	ldr	r3, [r3, #12]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800dbaa:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800dbae:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800dbb0:	2000      	movs	r0, #0
}
 800dbb2:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800dbb4:	2003      	movs	r0, #3
}
 800dbb6:	bd38      	pop	{r3, r4, r5, pc}

0800dbb8 <USBD_CDC_DataIn>:
{
 800dbb8:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassData == NULL)
 800dbba:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
 800dbbe:	b36d      	cbz	r5, 800dc1c <USBD_CDC_DataIn+0x64>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800dbc0:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 800dbc4:	4684      	mov	ip, r0
 800dbc6:	460a      	mov	r2, r1
 800dbc8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800dbcc:	f8de 3018 	ldr.w	r3, [lr, #24]
 800dbd0:	b96b      	cbnz	r3, 800dbee <USBD_CDC_DataIn+0x36>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800dbd2:	f8dc 32c0 	ldr.w	r3, [ip, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800dbd6:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800dbd8:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800dbda:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800dbde:	b1db      	cbz	r3, 800dc18 <USBD_CDC_DataIn+0x60>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800dbe0:	f505 7104 	add.w	r1, r5, #528	; 0x210
 800dbe4:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 800dbe8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800dbea:	4620      	mov	r0, r4
}
 800dbec:	bd70      	pop	{r4, r5, r6, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800dbee:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 800dbf2:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800dbf6:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 800dbfa:	6c64      	ldr	r4, [r4, #68]	; 0x44
 800dbfc:	fbb3 f6f4 	udiv	r6, r3, r4
 800dc00:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800dc04:	2c00      	cmp	r4, #0
 800dc06:	d1e4      	bne.n	800dbd2 <USBD_CDC_DataIn+0x1a>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800dc08:	4623      	mov	r3, r4
 800dc0a:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800dc0c:	f8ce 4018 	str.w	r4, [lr, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800dc10:	f001 f8c6 	bl	800eda0 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800dc14:	4620      	mov	r0, r4
}
 800dc16:	bd70      	pop	{r4, r5, r6, pc}
  return (uint8_t)USBD_OK;
 800dc18:	4618      	mov	r0, r3
}
 800dc1a:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 800dc1c:	2003      	movs	r0, #3
}
 800dc1e:	bd70      	pop	{r4, r5, r6, pc}

0800dc20 <USBD_CDC_Setup>:
{
 800dc20:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t ifalt = 0U;
 800dc22:	2300      	movs	r3, #0
{
 800dc24:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dc26:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800dc2a:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800dc2e:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800dc32:	2d00      	cmp	r5, #0
 800dc34:	d067      	beq.n	800dd06 <USBD_CDC_Setup+0xe6>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc36:	f891 c000 	ldrb.w	ip, [r1]
 800dc3a:	4606      	mov	r6, r0
 800dc3c:	460c      	mov	r4, r1
 800dc3e:	f01c 0760 	ands.w	r7, ip, #96	; 0x60
 800dc42:	d01e      	beq.n	800dc82 <USBD_CDC_Setup+0x62>
 800dc44:	2f20      	cmp	r7, #32
 800dc46:	d007      	beq.n	800dc58 <USBD_CDC_Setup+0x38>
          USBD_CtlError(pdev, req);
 800dc48:	4621      	mov	r1, r4
 800dc4a:	4630      	mov	r0, r6
          ret = USBD_FAIL;
 800dc4c:	2703      	movs	r7, #3
          USBD_CtlError(pdev, req);
 800dc4e:	f000 fd45 	bl	800e6dc <USBD_CtlError>
}
 800dc52:	4638      	mov	r0, r7
 800dc54:	b003      	add	sp, #12
 800dc56:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength != 0U)
 800dc58:	88ca      	ldrh	r2, [r1, #6]
 800dc5a:	b38a      	cbz	r2, 800dcc0 <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800dc5c:	f01c 0f80 	tst.w	ip, #128	; 0x80
 800dc60:	d055      	beq.n	800dd0e <USBD_CDC_Setup+0xee>
  USBD_StatusTypeDef ret = USBD_OK;
 800dc62:	461f      	mov	r7, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800dc64:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800dc68:	4629      	mov	r1, r5
 800dc6a:	7860      	ldrb	r0, [r4, #1]
 800dc6c:	689b      	ldr	r3, [r3, #8]
 800dc6e:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800dc70:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800dc72:	4629      	mov	r1, r5
 800dc74:	4630      	mov	r0, r6
 800dc76:	2a07      	cmp	r2, #7
 800dc78:	bf28      	it	cs
 800dc7a:	2207      	movcs	r2, #7
 800dc7c:	f000 fd64 	bl	800e748 <USBD_CtlSendData>
 800dc80:	e7e7      	b.n	800dc52 <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800dc82:	784b      	ldrb	r3, [r1, #1]
 800dc84:	2b0b      	cmp	r3, #11
 800dc86:	d8df      	bhi.n	800dc48 <USBD_CDC_Setup+0x28>
 800dc88:	a201      	add	r2, pc, #4	; (adr r2, 800dc90 <USBD_CDC_Setup+0x70>)
 800dc8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc8e:	bf00      	nop
 800dc90:	0800dcf1 	.word	0x0800dcf1
 800dc94:	0800dc53 	.word	0x0800dc53
 800dc98:	0800dc49 	.word	0x0800dc49
 800dc9c:	0800dc49 	.word	0x0800dc49
 800dca0:	0800dc49 	.word	0x0800dc49
 800dca4:	0800dc49 	.word	0x0800dc49
 800dca8:	0800dc49 	.word	0x0800dc49
 800dcac:	0800dc49 	.word	0x0800dc49
 800dcb0:	0800dc49 	.word	0x0800dc49
 800dcb4:	0800dc49 	.word	0x0800dc49
 800dcb8:	0800dcdd 	.word	0x0800dcdd
 800dcbc:	0800dcd3 	.word	0x0800dcd3
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800dcc0:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800dcc4:	4617      	mov	r7, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800dcc6:	7848      	ldrb	r0, [r1, #1]
 800dcc8:	689b      	ldr	r3, [r3, #8]
 800dcca:	4798      	blx	r3
}
 800dccc:	4638      	mov	r0, r7
 800dcce:	b003      	add	sp, #12
 800dcd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800dcd2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dcd6:	2b03      	cmp	r3, #3
 800dcd8:	d0bb      	beq.n	800dc52 <USBD_CDC_Setup+0x32>
 800dcda:	e7b5      	b.n	800dc48 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcdc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dce0:	2b03      	cmp	r3, #3
 800dce2:	d1b1      	bne.n	800dc48 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800dce4:	2201      	movs	r2, #1
 800dce6:	f10d 0105 	add.w	r1, sp, #5
 800dcea:	f000 fd2d 	bl	800e748 <USBD_CtlSendData>
 800dcee:	e7b0      	b.n	800dc52 <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcf0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800dcf4:	2a03      	cmp	r2, #3
 800dcf6:	d1a7      	bne.n	800dc48 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dcf8:	2202      	movs	r2, #2
 800dcfa:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800dcfe:	461f      	mov	r7, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dd00:	f000 fd22 	bl	800e748 <USBD_CtlSendData>
 800dd04:	e7a5      	b.n	800dc52 <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800dd06:	2703      	movs	r7, #3
}
 800dd08:	4638      	mov	r0, r7
 800dd0a:	b003      	add	sp, #12
 800dd0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hcdc->CmdOpCode = req->bRequest;
 800dd0e:	7849      	ldrb	r1, [r1, #1]
  USBD_StatusTypeDef ret = USBD_OK;
 800dd10:	461f      	mov	r7, r3
          hcdc->CmdLength = (uint8_t)req->wLength;
 800dd12:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
          hcdc->CmdOpCode = req->bRequest;
 800dd16:	f885 1200 	strb.w	r1, [r5, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800dd1a:	4629      	mov	r1, r5
 800dd1c:	f000 fd2c 	bl	800e778 <USBD_CtlPrepareRx>
 800dd20:	e797      	b.n	800dc52 <USBD_CDC_Setup+0x32>
 800dd22:	bf00      	nop

0800dd24 <USBD_CDC_DeInit>:
{
 800dd24:	b538      	push	{r3, r4, r5, lr}
 800dd26:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800dd28:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800dd2a:	2181      	movs	r1, #129	; 0x81
 800dd2c:	f000 ffec 	bl	800ed08 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800dd30:	2101      	movs	r1, #1
 800dd32:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800dd34:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800dd36:	f000 ffe7 	bl	800ed08 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800dd3a:	2182      	movs	r1, #130	; 0x82
 800dd3c:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800dd3e:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800dd42:	f000 ffe1 	bl	800ed08 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800dd46:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800dd4a:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800dd4c:	b14b      	cbz	r3, 800dd62 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800dd4e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800dd52:	685b      	ldr	r3, [r3, #4]
 800dd54:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800dd56:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800dd5a:	f001 f845 	bl	800ede8 <USBD_static_free>
    pdev->pClassData = NULL;
 800dd5e:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800dd62:	2000      	movs	r0, #0
 800dd64:	bd38      	pop	{r3, r4, r5, pc}
 800dd66:	bf00      	nop

0800dd68 <USBD_CDC_Init>:
{
 800dd68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd6c:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800dd6e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800dd72:	f001 f835 	bl	800ede0 <USBD_static_malloc>
  if (hcdc == NULL)
 800dd76:	4605      	mov	r5, r0
 800dd78:	2800      	cmp	r0, #0
 800dd7a:	d04c      	beq.n	800de16 <USBD_CDC_Init+0xae>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd7c:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = (void *)hcdc;
 800dd7e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd82:	b393      	cbz	r3, 800ddea <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dd84:	2340      	movs	r3, #64	; 0x40
 800dd86:	2202      	movs	r2, #2
 800dd88:	2181      	movs	r1, #129	; 0x81
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	f000 ffaa 	bl	800ece4 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dd90:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dd92:	2340      	movs	r3, #64	; 0x40
 800dd94:	4631      	mov	r1, r6
 800dd96:	2202      	movs	r2, #2
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dd98:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	f000 ffa2 	bl	800ece4 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dda0:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dda2:	2203      	movs	r2, #3
 800dda4:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dda6:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ddaa:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ddac:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ddb0:	2308      	movs	r3, #8
 800ddb2:	f000 ff97 	bl	800ece4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ddb6:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ddba:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800ddbe:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ddc0:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	4798      	blx	r3
  hcdc->TxState = 0U;
 800ddc8:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800ddcc:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ddd0:	7c26      	ldrb	r6, [r4, #16]
 800ddd2:	b9ae      	cbnz	r6, 800de00 <USBD_CDC_Init+0x98>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ddd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddd8:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800dddc:	4641      	mov	r1, r8
 800ddde:	4620      	mov	r0, r4
 800dde0:	f000 ffec 	bl	800edbc <USBD_LL_PrepareReceive>
}
 800dde4:	4630      	mov	r0, r6
 800dde6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ddea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddee:	2202      	movs	r2, #2
 800ddf0:	2181      	movs	r1, #129	; 0x81
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f000 ff76 	bl	800ece4 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ddf8:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ddfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddfe:	e7c9      	b.n	800dd94 <USBD_CDC_Init+0x2c>
  return (uint8_t)USBD_OK;
 800de00:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800de02:	2340      	movs	r3, #64	; 0x40
 800de04:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800de08:	4641      	mov	r1, r8
 800de0a:	4620      	mov	r0, r4
 800de0c:	f000 ffd6 	bl	800edbc <USBD_LL_PrepareReceive>
}
 800de10:	4630      	mov	r0, r6
 800de12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800de16:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800de18:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800de1c:	4630      	mov	r0, r6
 800de1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de22:	bf00      	nop

0800de24 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800de24:	4603      	mov	r3, r0
  if (fops == NULL)
 800de26:	b119      	cbz	r1, 800de30 <USBD_CDC_RegisterInterface+0xc>
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;

  return (uint8_t)USBD_OK;
 800de28:	2000      	movs	r0, #0
  pdev->pUserData = fops;
 800de2a:	f8c3 12c0 	str.w	r1, [r3, #704]	; 0x2c0
  return (uint8_t)USBD_OK;
 800de2e:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800de30:	2003      	movs	r0, #3
}
 800de32:	4770      	bx	lr

0800de34 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de34:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800de38:	b12b      	cbz	r3, 800de46 <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800de3a:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800de3c:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800de40:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800de44:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800de46:	2003      	movs	r0, #3
}
 800de48:	4770      	bx	lr
 800de4a:	bf00      	nop

0800de4c <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de4c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800de50:	b11b      	cbz	r3, 800de5a <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800de52:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800de54:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800de58:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800de5a:	2003      	movs	r0, #3
}
 800de5c:	4770      	bx	lr
 800de5e:	bf00      	nop

0800de60 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de60:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800de64:	b192      	cbz	r2, 800de8c <USBD_CDC_TransmitPacket+0x2c>
{
 800de66:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800de68:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800de6c:	b10c      	cbz	r4, 800de72 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800de6e:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800de70:	bd10      	pop	{r4, pc}
    hcdc->TxState = 1U;
 800de72:	2301      	movs	r3, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800de74:	2181      	movs	r1, #129	; 0x81
    hcdc->TxState = 1U;
 800de76:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800de7a:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800de7e:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800de82:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800de84:	f000 ff8c 	bl	800eda0 <USBD_LL_Transmit>
    ret = USBD_OK;
 800de88:	4620      	mov	r0, r4
}
 800de8a:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800de8c:	2003      	movs	r0, #3
}
 800de8e:	4770      	bx	lr

0800de90 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de90:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800de94:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800de96:	b19a      	cbz	r2, 800dec0 <USBD_CDC_ReceivePacket+0x30>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de98:	7c04      	ldrb	r4, [r0, #16]
 800de9a:	b144      	cbz	r4, 800deae <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800de9c:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800de9e:	2340      	movs	r3, #64	; 0x40
 800dea0:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800dea4:	2101      	movs	r1, #1
 800dea6:	f000 ff89 	bl	800edbc <USBD_LL_PrepareReceive>
}
 800deaa:	4620      	mov	r0, r4
 800deac:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800deae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800deb2:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800deb6:	2101      	movs	r1, #1
 800deb8:	f000 ff80 	bl	800edbc <USBD_LL_PrepareReceive>
}
 800debc:	4620      	mov	r0, r4
 800debe:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800dec0:	2403      	movs	r4, #3
}
 800dec2:	4620      	mov	r0, r4
 800dec4:	bd10      	pop	{r4, pc}
 800dec6:	bf00      	nop

0800dec8 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800dec8:	b178      	cbz	r0, 800deea <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800deca:	2300      	movs	r3, #0
 800decc:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ded0:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800ded4:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ded8:	b109      	cbz	r1, 800dede <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800deda:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dede:	2301      	movs	r3, #1
  pdev->id = id;
 800dee0:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dee2:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800dee6:	f000 beaf 	b.w	800ec48 <USBD_LL_Init>

  return ret;
}
 800deea:	2003      	movs	r0, #3
 800deec:	4770      	bx	lr
 800deee:	bf00      	nop

0800def0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800def0:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800def2:	2400      	movs	r4, #0
{
 800def4:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800def6:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800defa:	b181      	cbz	r1, 800df1e <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800defc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800defe:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800df00:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800df04:	b143      	cbz	r3, 800df18 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800df06:	f10d 0006 	add.w	r0, sp, #6
 800df0a:	4798      	blx	r3
 800df0c:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800df0e:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800df10:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800df14:	b003      	add	sp, #12
 800df16:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800df18:	4618      	mov	r0, r3
}
 800df1a:	b003      	add	sp, #12
 800df1c:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800df1e:	2003      	movs	r0, #3
}
 800df20:	b003      	add	sp, #12
 800df22:	bd30      	pop	{r4, r5, pc}

0800df24 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800df24:	f000 bed0 	b.w	800ecc8 <USBD_LL_Start>

0800df28 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800df28:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800df2c:	b10b      	cbz	r3, 800df32 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	4718      	bx	r3
  }

  return ret;
}
 800df32:	2003      	movs	r0, #3
 800df34:	4770      	bx	lr
 800df36:	bf00      	nop

0800df38 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800df38:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800df3a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800df3e:	b10b      	cbz	r3, 800df44 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800df40:	685b      	ldr	r3, [r3, #4]
 800df42:	4798      	blx	r3
  }

  return USBD_OK;
}
 800df44:	2000      	movs	r0, #0
 800df46:	bd08      	pop	{r3, pc}

0800df48 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800df48:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800df4a:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800df4e:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800df50:	4628      	mov	r0, r5
 800df52:	f000 fbb7 	bl	800e6c4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;
 800df56:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 800df5a:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800df5e:	2201      	movs	r2, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800df60:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
 800df64:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800df68:	f8c4 2294 	str.w	r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800df6c:	4293      	cmp	r3, r2
 800df6e:	d009      	beq.n	800df84 <USBD_LL_SetupStage+0x3c>
 800df70:	2b02      	cmp	r3, #2
 800df72:	d013      	beq.n	800df9c <USBD_LL_SetupStage+0x54>
 800df74:	b163      	cbz	r3, 800df90 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800df76:	4620      	mov	r0, r4
 800df78:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800df7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800df80:	f000 bed0 	b.w	800ed24 <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800df84:	4629      	mov	r1, r5
 800df86:	4620      	mov	r0, r4
}
 800df88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800df8c:	f000 bac6 	b.w	800e51c <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800df90:	4629      	mov	r1, r5
 800df92:	4620      	mov	r0, r4
}
 800df94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800df98:	f000 b92a 	b.w	800e1f0 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800df9c:	4629      	mov	r1, r5
 800df9e:	4620      	mov	r0, r4
}
 800dfa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dfa4:	f000 baf2 	b.w	800e58c <USBD_StdEPReq>

0800dfa8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dfa8:	b570      	push	{r4, r5, r6, lr}
 800dfaa:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800dfac:	b929      	cbnz	r1, 800dfba <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dfae:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800dfb2:	2b03      	cmp	r3, #3
 800dfb4:	d00d      	beq.n	800dfd2 <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800dfb6:	2000      	movs	r0, #0
 800dfb8:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfba:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dfbe:	2b03      	cmp	r3, #3
 800dfc0:	d1f9      	bne.n	800dfb6 <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800dfc2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800dfc6:	699b      	ldr	r3, [r3, #24]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d0f4      	beq.n	800dfb6 <USBD_LL_DataOutStage+0xe>
}
 800dfcc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800dfd0:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800dfd2:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800dfd6:	42ab      	cmp	r3, r5
 800dfd8:	d808      	bhi.n	800dfec <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfda:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dfde:	2b03      	cmp	r3, #3
 800dfe0:	d00f      	beq.n	800e002 <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800dfe2:	4620      	mov	r0, r4
 800dfe4:	f000 fbe0 	bl	800e7a8 <USBD_CtlSendStatus>
}
 800dfe8:	2000      	movs	r0, #0
 800dfea:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800dfec:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dfee:	4611      	mov	r1, r2
 800dff0:	462a      	mov	r2, r5
 800dff2:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800dff4:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dff8:	bf28      	it	cs
 800dffa:	461a      	movcs	r2, r3
 800dffc:	f000 fbca 	bl	800e794 <USBD_CtlContinueRx>
 800e000:	e7d9      	b.n	800dfb6 <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800e002:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800e006:	691b      	ldr	r3, [r3, #16]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d0ea      	beq.n	800dfe2 <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800e00c:	4798      	blx	r3
 800e00e:	e7e8      	b.n	800dfe2 <USBD_LL_DataOutStage+0x3a>

0800e010 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e010:	b570      	push	{r4, r5, r6, lr}
 800e012:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e014:	b949      	cbnz	r1, 800e02a <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e016:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800e01a:	2b02      	cmp	r3, #2
 800e01c:	d011      	beq.n	800e042 <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e01e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800e022:	2b01      	cmp	r3, #1
 800e024:	d022      	beq.n	800e06c <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800e026:	2000      	movs	r0, #0
 800e028:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e02a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e02e:	2b03      	cmp	r3, #3
 800e030:	d1f9      	bne.n	800e026 <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800e032:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800e036:	695b      	ldr	r3, [r3, #20]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d0f4      	beq.n	800e026 <USBD_LL_DataInStage+0x16>
}
 800e03c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e040:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800e042:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800e046:	460d      	mov	r5, r1
 800e048:	42b3      	cmp	r3, r6
 800e04a:	d814      	bhi.n	800e076 <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800e04c:	d020      	beq.n	800e090 <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e04e:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800e052:	2b03      	cmp	r3, #3
 800e054:	d02f      	beq.n	800e0b6 <USBD_LL_DataInStage+0xa6>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e056:	2180      	movs	r1, #128	; 0x80
 800e058:	4620      	mov	r0, r4
 800e05a:	f000 fe63 	bl	800ed24 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e05e:	4620      	mov	r0, r4
 800e060:	f000 fbae 	bl	800e7c0 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800e064:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800e068:	2b01      	cmp	r3, #1
 800e06a:	d1dc      	bne.n	800e026 <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800e06c:	2300      	movs	r3, #0
}
 800e06e:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800e070:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800e074:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800e076:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e078:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800e07a:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e07c:	461a      	mov	r2, r3
 800e07e:	f000 fb71 	bl	800e764 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e082:	462b      	mov	r3, r5
 800e084:	462a      	mov	r2, r5
 800e086:	4629      	mov	r1, r5
 800e088:	4620      	mov	r0, r4
 800e08a:	f000 fe97 	bl	800edbc <USBD_LL_PrepareReceive>
 800e08e:	e7c6      	b.n	800e01e <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800e090:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800e092:	4293      	cmp	r3, r2
 800e094:	d8db      	bhi.n	800e04e <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800e096:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800e09a:	429a      	cmp	r2, r3
 800e09c:	d2d7      	bcs.n	800e04e <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e09e:	460a      	mov	r2, r1
 800e0a0:	f000 fb60 	bl	800e764 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e0a4:	462b      	mov	r3, r5
 800e0a6:	462a      	mov	r2, r5
 800e0a8:	4629      	mov	r1, r5
 800e0aa:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 800e0ac:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e0b0:	f000 fe84 	bl	800edbc <USBD_LL_PrepareReceive>
 800e0b4:	e7b3      	b.n	800e01e <USBD_LL_DataInStage+0xe>
            if (pdev->pClass->EP0_TxSent != NULL)
 800e0b6:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d0ca      	beq.n	800e056 <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	4798      	blx	r3
 800e0c4:	e7c7      	b.n	800e056 <USBD_LL_DataInStage+0x46>
 800e0c6:	bf00      	nop

0800e0c8 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800e0c8:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e0ca:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800e0cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e0d0:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800e0d4:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800e0d6:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800e0da:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800e0de:	b1eb      	cbz	r3, 800e11c <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800e0e0:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800e0e4:	b570      	push	{r4, r5, r6, lr}
 800e0e6:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800e0e8:	b112      	cbz	r2, 800e0f0 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800e0ea:	685b      	ldr	r3, [r3, #4]
 800e0ec:	b103      	cbz	r3, 800e0f0 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e0ee:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e0f0:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e0f2:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e0f4:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e0f6:	4620      	mov	r0, r4
 800e0f8:	462b      	mov	r3, r5
 800e0fa:	4611      	mov	r1, r2
 800e0fc:	f000 fdf2 	bl	800ece4 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e100:	462b      	mov	r3, r5
 800e102:	2200      	movs	r2, #0
 800e104:	2180      	movs	r1, #128	; 0x80
 800e106:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e108:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e10c:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e110:	f000 fde8 	bl	800ece4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800e114:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e116:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e118:	6225      	str	r5, [r4, #32]
}
 800e11a:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800e11c:	2003      	movs	r0, #3
}
 800e11e:	4770      	bx	lr

0800e120 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e120:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800e122:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800e124:	7419      	strb	r1, [r3, #16]
}
 800e126:	4770      	bx	lr

0800e128 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e128:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e12a:	2104      	movs	r1, #4

  return USBD_OK;
}
 800e12c:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800e12e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800e132:	b2d2      	uxtb	r2, r2
 800e134:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e138:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800e13c:	4770      	bx	lr
 800e13e:	bf00      	nop

0800e140 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e140:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e144:	2b04      	cmp	r3, #4
 800e146:	d104      	bne.n	800e152 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e148:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800e14c:	b2db      	uxtb	r3, r3
 800e14e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800e152:	2000      	movs	r0, #0
 800e154:	4770      	bx	lr
 800e156:	bf00      	nop

0800e158 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800e158:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800e15c:	b15a      	cbz	r2, 800e176 <USBD_LL_SOF+0x1e>
{
 800e15e:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e160:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e164:	2b03      	cmp	r3, #3
 800e166:	d001      	beq.n	800e16c <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800e168:	2000      	movs	r0, #0
}
 800e16a:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800e16c:	69d3      	ldr	r3, [r2, #28]
 800e16e:	b123      	cbz	r3, 800e17a <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800e170:	4798      	blx	r3
  return USBD_OK;
 800e172:	2000      	movs	r0, #0
}
 800e174:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800e176:	2003      	movs	r0, #3
}
 800e178:	4770      	bx	lr
  return USBD_OK;
 800e17a:	4618      	mov	r0, r3
}
 800e17c:	bd08      	pop	{r3, pc}
 800e17e:	bf00      	nop

0800e180 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800e180:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800e184:	b15a      	cbz	r2, 800e19e <USBD_LL_IsoINIncomplete+0x1e>
{
 800e186:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e188:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e18c:	2b03      	cmp	r3, #3
 800e18e:	d001      	beq.n	800e194 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800e190:	2000      	movs	r0, #0
}
 800e192:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800e194:	6a13      	ldr	r3, [r2, #32]
 800e196:	b123      	cbz	r3, 800e1a2 <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800e198:	4798      	blx	r3
  return USBD_OK;
 800e19a:	2000      	movs	r0, #0
}
 800e19c:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800e19e:	2003      	movs	r0, #3
}
 800e1a0:	4770      	bx	lr
  return USBD_OK;
 800e1a2:	4618      	mov	r0, r3
}
 800e1a4:	bd08      	pop	{r3, pc}
 800e1a6:	bf00      	nop

0800e1a8 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800e1a8:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800e1ac:	b15a      	cbz	r2, 800e1c6 <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800e1ae:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1b0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e1b4:	2b03      	cmp	r3, #3
 800e1b6:	d001      	beq.n	800e1bc <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800e1b8:	2000      	movs	r0, #0
}
 800e1ba:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800e1bc:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800e1be:	b123      	cbz	r3, 800e1ca <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800e1c0:	4798      	blx	r3
  return USBD_OK;
 800e1c2:	2000      	movs	r0, #0
}
 800e1c4:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800e1c6:	2003      	movs	r0, #3
}
 800e1c8:	4770      	bx	lr
  return USBD_OK;
 800e1ca:	4618      	mov	r0, r3
}
 800e1cc:	bd08      	pop	{r3, pc}
 800e1ce:	bf00      	nop

0800e1d0 <USBD_LL_DevConnected>:
 800e1d0:	2000      	movs	r0, #0
 800e1d2:	4770      	bx	lr

0800e1d4 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e1d4:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800e1d6:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e1da:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800e1de:	b12a      	cbz	r2, 800e1ec <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e1e0:	6852      	ldr	r2, [r2, #4]
 800e1e2:	7901      	ldrb	r1, [r0, #4]
{
 800e1e4:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e1e6:	4790      	blx	r2
  }

  return USBD_OK;
}
 800e1e8:	2000      	movs	r0, #0
 800e1ea:	bd08      	pop	{r3, pc}
 800e1ec:	2000      	movs	r0, #0
 800e1ee:	4770      	bx	lr

0800e1f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1f0:	b570      	push	{r4, r5, r6, lr}
 800e1f2:	780c      	ldrb	r4, [r1, #0]
 800e1f4:	b082      	sub	sp, #8
 800e1f6:	460e      	mov	r6, r1
 800e1f8:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1fa:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800e1fe:	2c20      	cmp	r4, #32
 800e200:	d00e      	beq.n	800e220 <USBD_StdDevReq+0x30>
 800e202:	2c40      	cmp	r4, #64	; 0x40
 800e204:	d00c      	beq.n	800e220 <USBD_StdDevReq+0x30>
 800e206:	b1a4      	cbz	r4, 800e232 <USBD_StdDevReq+0x42>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e208:	2180      	movs	r1, #128	; 0x80
 800e20a:	4628      	mov	r0, r5
 800e20c:	f000 fd8a 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e210:	2100      	movs	r1, #0
 800e212:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800e214:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800e216:	f000 fd85 	bl	800ed24 <USBD_LL_StallEP>
}
 800e21a:	4620      	mov	r0, r4
 800e21c:	b002      	add	sp, #8
 800e21e:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e220:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800e224:	4631      	mov	r1, r6
 800e226:	4628      	mov	r0, r5
 800e228:	689b      	ldr	r3, [r3, #8]
}
 800e22a:	b002      	add	sp, #8
 800e22c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e230:	4718      	bx	r3
      switch (req->bRequest)
 800e232:	784b      	ldrb	r3, [r1, #1]
 800e234:	2b09      	cmp	r3, #9
 800e236:	d8e7      	bhi.n	800e208 <USBD_StdDevReq+0x18>
 800e238:	a201      	add	r2, pc, #4	; (adr r2, 800e240 <USBD_StdDevReq+0x50>)
 800e23a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e23e:	bf00      	nop
 800e240:	0800e2a1 	.word	0x0800e2a1
 800e244:	0800e2cf 	.word	0x0800e2cf
 800e248:	0800e209 	.word	0x0800e209
 800e24c:	0800e2ed 	.word	0x0800e2ed
 800e250:	0800e209 	.word	0x0800e209
 800e254:	0800e2f5 	.word	0x0800e2f5
 800e258:	0800e32d 	.word	0x0800e32d
 800e25c:	0800e209 	.word	0x0800e209
 800e260:	0800e349 	.word	0x0800e349
 800e264:	0800e269 	.word	0x0800e269
  cfgidx = (uint8_t)(req->wValue);
 800e268:	7889      	ldrb	r1, [r1, #2]
 800e26a:	4eab      	ldr	r6, [pc, #684]	; (800e518 <USBD_StdDevReq+0x328>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e26c:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800e26e:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e270:	f200 8140 	bhi.w	800e4f4 <USBD_StdDevReq+0x304>
  switch (pdev->dev_state)
 800e274:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e278:	2b02      	cmp	r3, #2
 800e27a:	b2da      	uxtb	r2, r3
 800e27c:	f000 8129 	beq.w	800e4d2 <USBD_StdDevReq+0x2e2>
 800e280:	2a03      	cmp	r2, #3
 800e282:	f000 8105 	beq.w	800e490 <USBD_StdDevReq+0x2a0>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e286:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800e288:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e28a:	f000 fd4b 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e28e:	2100      	movs	r1, #0
 800e290:	4628      	mov	r0, r5
 800e292:	f000 fd47 	bl	800ed24 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e296:	7831      	ldrb	r1, [r6, #0]
 800e298:	4628      	mov	r0, r5
 800e29a:	f7ff fe4d 	bl	800df38 <USBD_ClrClassConfig>
      break;
 800e29e:	e7bc      	b.n	800e21a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800e2a0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800e2a4:	3a01      	subs	r2, #1
 800e2a6:	2a02      	cmp	r2, #2
 800e2a8:	d866      	bhi.n	800e378 <USBD_StdDevReq+0x188>
      if (req->wLength != 0x2U)
 800e2aa:	88ca      	ldrh	r2, [r1, #6]
 800e2ac:	2a02      	cmp	r2, #2
 800e2ae:	d163      	bne.n	800e378 <USBD_StdDevReq+0x188>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e2b0:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800e2b2:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e2b6:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800e2b8:	b10a      	cbz	r2, 800e2be <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e2ba:	2203      	movs	r2, #3
 800e2bc:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e2be:	2202      	movs	r2, #2
 800e2c0:	f105 010c 	add.w	r1, r5, #12
 800e2c4:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800e2c6:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e2c8:	f000 fa3e 	bl	800e748 <USBD_CtlSendData>
      break;
 800e2cc:	e7a5      	b.n	800e21a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800e2ce:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e2d2:	3b01      	subs	r3, #1
 800e2d4:	2b02      	cmp	r3, #2
 800e2d6:	d84f      	bhi.n	800e378 <USBD_StdDevReq+0x188>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e2d8:	884b      	ldrh	r3, [r1, #2]
 800e2da:	2b01      	cmp	r3, #1
 800e2dc:	d19d      	bne.n	800e21a <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800e2de:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 800e2e0:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 800e2e2:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e2e6:	f000 fa5f 	bl	800e7a8 <USBD_CtlSendStatus>
 800e2ea:	e796      	b.n	800e21a <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e2ec:	884b      	ldrh	r3, [r1, #2]
 800e2ee:	2b01      	cmp	r3, #1
 800e2f0:	d193      	bne.n	800e21a <USBD_StdDevReq+0x2a>
 800e2f2:	e7f5      	b.n	800e2e0 <USBD_StdDevReq+0xf0>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e2f4:	888b      	ldrh	r3, [r1, #4]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d13e      	bne.n	800e378 <USBD_StdDevReq+0x188>
 800e2fa:	88cb      	ldrh	r3, [r1, #6]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d13b      	bne.n	800e378 <USBD_StdDevReq+0x188>
 800e300:	884e      	ldrh	r6, [r1, #2]
 800e302:	2e7f      	cmp	r6, #127	; 0x7f
 800e304:	d838      	bhi.n	800e378 <USBD_StdDevReq+0x188>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e306:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e30a:	2b03      	cmp	r3, #3
 800e30c:	d034      	beq.n	800e378 <USBD_StdDevReq+0x188>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e30e:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800e310:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e314:	f000 fd36 	bl	800ed84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e318:	4628      	mov	r0, r5
 800e31a:	f000 fa45 	bl	800e7a8 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800e31e:	2e00      	cmp	r6, #0
 800e320:	f040 80d3 	bne.w	800e4ca <USBD_StdDevReq+0x2da>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e324:	2301      	movs	r3, #1
 800e326:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800e32a:	e776      	b.n	800e21a <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 800e32c:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 800e32e:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800e330:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800e334:	0a13      	lsrs	r3, r2, #8
 800e336:	3b01      	subs	r3, #1
 800e338:	2b06      	cmp	r3, #6
 800e33a:	d81d      	bhi.n	800e378 <USBD_StdDevReq+0x188>
 800e33c:	e8df f003 	tbb	[pc, r3]
 800e340:	1c624d5a 	.word	0x1c624d5a
 800e344:	431c      	.short	0x431c
 800e346:	27          	.byte	0x27
 800e347:	00          	.byte	0x00
  if (req->wLength != 1U)
 800e348:	88ca      	ldrh	r2, [r1, #6]
 800e34a:	2a01      	cmp	r2, #1
 800e34c:	d114      	bne.n	800e378 <USBD_StdDevReq+0x188>
    switch (pdev->dev_state)
 800e34e:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800e352:	2902      	cmp	r1, #2
 800e354:	b2cb      	uxtb	r3, r1
 800e356:	f200 8094 	bhi.w	800e482 <USBD_StdDevReq+0x292>
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f43f af54 	beq.w	800e208 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800e360:	4601      	mov	r1, r0
 800e362:	2300      	movs	r3, #0
 800e364:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e368:	f000 f9ee 	bl	800e748 <USBD_CtlSendData>
        break;
 800e36c:	e755      	b.n	800e21a <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e36e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e372:	685b      	ldr	r3, [r3, #4]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d15c      	bne.n	800e432 <USBD_StdDevReq+0x242>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e378:	2180      	movs	r1, #128	; 0x80
 800e37a:	4628      	mov	r0, r5
 800e37c:	f000 fcd2 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e380:	2100      	movs	r1, #0
 800e382:	4628      	mov	r0, r5
 800e384:	f000 fcce 	bl	800ed24 <USBD_LL_StallEP>
}
 800e388:	4620      	mov	r0, r4
 800e38a:	b002      	add	sp, #8
 800e38c:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e38e:	7c03      	ldrb	r3, [r0, #16]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d1f1      	bne.n	800e378 <USBD_StdDevReq+0x188>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e394:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800e398:	f10d 0006 	add.w	r0, sp, #6
 800e39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e39e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e3a0:	2307      	movs	r3, #7
 800e3a2:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800e3a4:	88f2      	ldrh	r2, [r6, #6]
 800e3a6:	2a00      	cmp	r2, #0
 800e3a8:	d067      	beq.n	800e47a <USBD_StdDevReq+0x28a>
    if (len != 0U)
 800e3aa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d0e2      	beq.n	800e378 <USBD_StdDevReq+0x188>
      len = MIN(len, req->wLength);
 800e3b2:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e3b4:	4601      	mov	r1, r0
 800e3b6:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800e3b8:	bf28      	it	cs
 800e3ba:	461a      	movcs	r2, r3
 800e3bc:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e3c0:	f000 f9c2 	bl	800e748 <USBD_CtlSendData>
 800e3c4:	e729      	b.n	800e21a <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e3c6:	7c03      	ldrb	r3, [r0, #16]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d1d5      	bne.n	800e378 <USBD_StdDevReq+0x188>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e3cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800e3d0:	f10d 0006 	add.w	r0, sp, #6
 800e3d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3d6:	4798      	blx	r3
  if (err != 0U)
 800e3d8:	e7e4      	b.n	800e3a4 <USBD_StdDevReq+0x1b4>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e3da:	7c03      	ldrb	r3, [r0, #16]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	f040 8092 	bne.w	800e506 <USBD_StdDevReq+0x316>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e3e2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800e3e6:	f10d 0006 	add.w	r0, sp, #6
 800e3ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3ec:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e3ee:	2302      	movs	r3, #2
 800e3f0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800e3f2:	e7d7      	b.n	800e3a4 <USBD_StdDevReq+0x1b4>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e3f4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e3f8:	f10d 0106 	add.w	r1, sp, #6
 800e3fc:	7c00      	ldrb	r0, [r0, #16]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	4798      	blx	r3
  if (err != 0U)
 800e402:	e7cf      	b.n	800e3a4 <USBD_StdDevReq+0x1b4>
      switch ((uint8_t)(req->wValue))
 800e404:	b2d2      	uxtb	r2, r2
 800e406:	2a05      	cmp	r2, #5
 800e408:	d8b6      	bhi.n	800e378 <USBD_StdDevReq+0x188>
 800e40a:	a301      	add	r3, pc, #4	; (adr r3, 800e410 <USBD_StdDevReq+0x220>)
 800e40c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800e410:	0800e36f 	.word	0x0800e36f
 800e414:	0800e461 	.word	0x0800e461
 800e418:	0800e455 	.word	0x0800e455
 800e41c:	0800e449 	.word	0x0800e449
 800e420:	0800e43d 	.word	0x0800e43d
 800e424:	0800e429 	.word	0x0800e429
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e428:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e42c:	699b      	ldr	r3, [r3, #24]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d0a2      	beq.n	800e378 <USBD_StdDevReq+0x188>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e432:	f10d 0106 	add.w	r1, sp, #6
 800e436:	7c28      	ldrb	r0, [r5, #16]
 800e438:	4798      	blx	r3
  if (err != 0U)
 800e43a:	e7b3      	b.n	800e3a4 <USBD_StdDevReq+0x1b4>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e43c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e440:	695b      	ldr	r3, [r3, #20]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d1f5      	bne.n	800e432 <USBD_StdDevReq+0x242>
 800e446:	e797      	b.n	800e378 <USBD_StdDevReq+0x188>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e448:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e44c:	691b      	ldr	r3, [r3, #16]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d1ef      	bne.n	800e432 <USBD_StdDevReq+0x242>
 800e452:	e791      	b.n	800e378 <USBD_StdDevReq+0x188>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e454:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e458:	68db      	ldr	r3, [r3, #12]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d1e9      	bne.n	800e432 <USBD_StdDevReq+0x242>
 800e45e:	e78b      	b.n	800e378 <USBD_StdDevReq+0x188>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e460:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800e464:	689b      	ldr	r3, [r3, #8]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d1e3      	bne.n	800e432 <USBD_StdDevReq+0x242>
 800e46a:	e785      	b.n	800e378 <USBD_StdDevReq+0x188>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e46c:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800e46e:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800e470:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e472:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e476:	f7ff fd5f 	bl	800df38 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e47a:	4628      	mov	r0, r5
 800e47c:	f000 f994 	bl	800e7a8 <USBD_CtlSendStatus>
 800e480:	e6cb      	b.n	800e21a <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 800e482:	2b03      	cmp	r3, #3
 800e484:	f47f aec0 	bne.w	800e208 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e488:	1d01      	adds	r1, r0, #4
 800e48a:	f000 f95d 	bl	800e748 <USBD_CtlSendData>
        break;
 800e48e:	e6c4      	b.n	800e21a <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800e490:	2900      	cmp	r1, #0
 800e492:	d0eb      	beq.n	800e46c <USBD_StdDevReq+0x27c>
      else if (cfgidx != pdev->dev_config)
 800e494:	6841      	ldr	r1, [r0, #4]
 800e496:	2901      	cmp	r1, #1
 800e498:	d0ef      	beq.n	800e47a <USBD_StdDevReq+0x28a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e49a:	b2c9      	uxtb	r1, r1
 800e49c:	f7ff fd4c 	bl	800df38 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e4a0:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e4a2:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800e4a4:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e4a6:	f7ff fd3f 	bl	800df28 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800e4aa:	4606      	mov	r6, r0
 800e4ac:	2800      	cmp	r0, #0
 800e4ae:	d0e4      	beq.n	800e47a <USBD_StdDevReq+0x28a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4b0:	2180      	movs	r1, #128	; 0x80
 800e4b2:	4628      	mov	r0, r5
 800e4b4:	f000 fc36 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e4b8:	2100      	movs	r1, #0
 800e4ba:	4628      	mov	r0, r5
 800e4bc:	4634      	mov	r4, r6
 800e4be:	f000 fc31 	bl	800ed24 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e4c2:	7929      	ldrb	r1, [r5, #4]
 800e4c4:	4628      	mov	r0, r5
 800e4c6:	f7ff fd37 	bl	800df38 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e4ca:	2302      	movs	r3, #2
 800e4cc:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800e4d0:	e6a3      	b.n	800e21a <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800e4d2:	2900      	cmp	r1, #0
 800e4d4:	d0d1      	beq.n	800e47a <USBD_StdDevReq+0x28a>
        pdev->dev_config = cfgidx;
 800e4d6:	2101      	movs	r1, #1
 800e4d8:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e4da:	f7ff fd25 	bl	800df28 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800e4de:	4604      	mov	r4, r0
 800e4e0:	2800      	cmp	r0, #0
 800e4e2:	f47f af49 	bne.w	800e378 <USBD_StdDevReq+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800e4e6:	4628      	mov	r0, r5
 800e4e8:	f000 f95e 	bl	800e7a8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e4ec:	2303      	movs	r3, #3
 800e4ee:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800e4f2:	e692      	b.n	800e21a <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4f4:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800e4f6:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4f8:	f000 fc14 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e4fc:	2100      	movs	r1, #0
 800e4fe:	4628      	mov	r0, r5
 800e500:	f000 fc10 	bl	800ed24 <USBD_LL_StallEP>
    return USBD_FAIL;
 800e504:	e689      	b.n	800e21a <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e506:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800e50a:	f10d 0006 	add.w	r0, sp, #6
 800e50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e510:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e512:	2302      	movs	r3, #2
 800e514:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800e516:	e745      	b.n	800e3a4 <USBD_StdDevReq+0x1b4>
 800e518:	2400ca5c 	.word	0x2400ca5c

0800e51c <USBD_StdItfReq>:
{
 800e51c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e51e:	780b      	ldrb	r3, [r1, #0]
{
 800e520:	460d      	mov	r5, r1
 800e522:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e524:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800e528:	2a40      	cmp	r2, #64	; 0x40
 800e52a:	d00b      	beq.n	800e544 <USBD_StdItfReq+0x28>
 800e52c:	065b      	lsls	r3, r3, #25
 800e52e:	d509      	bpl.n	800e544 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800e530:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e532:	2180      	movs	r1, #128	; 0x80
 800e534:	f000 fbf6 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e538:	4620      	mov	r0, r4
 800e53a:	4629      	mov	r1, r5
 800e53c:	f000 fbf2 	bl	800ed24 <USBD_LL_StallEP>
}
 800e540:	4628      	mov	r0, r5
 800e542:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800e544:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800e548:	3b01      	subs	r3, #1
 800e54a:	2b02      	cmp	r3, #2
 800e54c:	d812      	bhi.n	800e574 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e54e:	792b      	ldrb	r3, [r5, #4]
 800e550:	2b01      	cmp	r3, #1
 800e552:	d80f      	bhi.n	800e574 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e554:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800e558:	4629      	mov	r1, r5
 800e55a:	4620      	mov	r0, r4
 800e55c:	689b      	ldr	r3, [r3, #8]
 800e55e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e560:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e562:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e564:	2b00      	cmp	r3, #0
 800e566:	d1eb      	bne.n	800e540 <USBD_StdItfReq+0x24>
 800e568:	2800      	cmp	r0, #0
 800e56a:	d1e9      	bne.n	800e540 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800e56c:	4620      	mov	r0, r4
 800e56e:	f000 f91b 	bl	800e7a8 <USBD_CtlSendStatus>
 800e572:	e7e5      	b.n	800e540 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e574:	2180      	movs	r1, #128	; 0x80
 800e576:	4620      	mov	r0, r4
 800e578:	f000 fbd4 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e57c:	2100      	movs	r1, #0
 800e57e:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800e580:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800e582:	f000 fbcf 	bl	800ed24 <USBD_LL_StallEP>
}
 800e586:	4628      	mov	r0, r5
 800e588:	bd38      	pop	{r3, r4, r5, pc}
 800e58a:	bf00      	nop

0800e58c <USBD_StdEPReq>:
{
 800e58c:	b570      	push	{r4, r5, r6, lr}
 800e58e:	780b      	ldrb	r3, [r1, #0]
 800e590:	460d      	mov	r5, r1
 800e592:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e594:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e598:	2b20      	cmp	r3, #32
 800e59a:	d01b      	beq.n	800e5d4 <USBD_StdEPReq+0x48>
 800e59c:	2b40      	cmp	r3, #64	; 0x40
 800e59e:	d019      	beq.n	800e5d4 <USBD_StdEPReq+0x48>
 800e5a0:	b303      	cbz	r3, 800e5e4 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e5a2:	2180      	movs	r1, #128	; 0x80
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	f000 fbbd 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e5aa:	2100      	movs	r1, #0
 800e5ac:	4620      	mov	r0, r4
 800e5ae:	f000 fbb9 	bl	800ed24 <USBD_LL_StallEP>
}
 800e5b2:	2000      	movs	r0, #0
 800e5b4:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800e5b6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e5ba:	2b02      	cmp	r3, #2
 800e5bc:	b2da      	uxtb	r2, r3
 800e5be:	d04e      	beq.n	800e65e <USBD_StdEPReq+0xd2>
 800e5c0:	2a03      	cmp	r2, #3
 800e5c2:	d1ee      	bne.n	800e5a2 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e5c4:	886b      	ldrh	r3, [r5, #2]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d1f3      	bne.n	800e5b2 <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800e5ca:	064e      	lsls	r6, r1, #25
 800e5cc:	d172      	bne.n	800e6b4 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800e5ce:	4620      	mov	r0, r4
 800e5d0:	f000 f8ea 	bl	800e7a8 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e5d4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800e5d8:	4629      	mov	r1, r5
 800e5da:	4620      	mov	r0, r4
 800e5dc:	689b      	ldr	r3, [r3, #8]
}
 800e5de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e5e2:	4718      	bx	r3
      switch (req->bRequest)
 800e5e4:	786b      	ldrb	r3, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 800e5e6:	888a      	ldrh	r2, [r1, #4]
 800e5e8:	2b01      	cmp	r3, #1
 800e5ea:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800e5ec:	d0e3      	beq.n	800e5b6 <USBD_StdEPReq+0x2a>
 800e5ee:	2b03      	cmp	r3, #3
 800e5f0:	d024      	beq.n	800e63c <USBD_StdEPReq+0xb0>
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d1d5      	bne.n	800e5a2 <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800e5f6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e5fa:	2b02      	cmp	r3, #2
 800e5fc:	b2d8      	uxtb	r0, r3
 800e5fe:	d037      	beq.n	800e670 <USBD_StdEPReq+0xe4>
 800e600:	2803      	cmp	r0, #3
 800e602:	d1ce      	bne.n	800e5a2 <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e604:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800e608:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e60a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e60e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800e612:	d43e      	bmi.n	800e692 <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e614:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d0c2      	beq.n	800e5a2 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e61c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e620:	2514      	movs	r5, #20
 800e622:	fb05 4503 	mla	r5, r5, r3, r4
 800e626:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d13c      	bne.n	800e6a8 <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800e62e:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e630:	2202      	movs	r2, #2
 800e632:	4629      	mov	r1, r5
 800e634:	4620      	mov	r0, r4
 800e636:	f000 f887 	bl	800e748 <USBD_CtlSendData>
              break;
 800e63a:	e7ba      	b.n	800e5b2 <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800e63c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e640:	2b02      	cmp	r3, #2
 800e642:	b2da      	uxtb	r2, r3
 800e644:	d00b      	beq.n	800e65e <USBD_StdEPReq+0xd2>
 800e646:	2a03      	cmp	r2, #3
 800e648:	d1ab      	bne.n	800e5a2 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e64a:	886b      	ldrh	r3, [r5, #2]
 800e64c:	b91b      	cbnz	r3, 800e656 <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e64e:	064a      	lsls	r2, r1, #25
 800e650:	d001      	beq.n	800e656 <USBD_StdEPReq+0xca>
 800e652:	88eb      	ldrh	r3, [r5, #6]
 800e654:	b39b      	cbz	r3, 800e6be <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800e656:	4620      	mov	r0, r4
 800e658:	f000 f8a6 	bl	800e7a8 <USBD_CtlSendStatus>
              break;
 800e65c:	e7a9      	b.n	800e5b2 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e65e:	064b      	lsls	r3, r1, #25
 800e660:	d09f      	beq.n	800e5a2 <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e662:	f000 fb5f 	bl	800ed24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e666:	2180      	movs	r1, #128	; 0x80
 800e668:	4620      	mov	r0, r4
 800e66a:	f000 fb5b 	bl	800ed24 <USBD_LL_StallEP>
 800e66e:	e7a0      	b.n	800e5b2 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e670:	0648      	lsls	r0, r1, #25
 800e672:	d196      	bne.n	800e5a2 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e674:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800e676:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e67a:	f04f 0202 	mov.w	r2, #2
 800e67e:	4620      	mov	r0, r4
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e680:	bf4c      	ite	mi
 800e682:	f104 0114 	addmi.w	r1, r4, #20
 800e686:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800e68a:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e68c:	f000 f85c 	bl	800e748 <USBD_CtlSendData>
              break;
 800e690:	e78f      	b.n	800e5b2 <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e692:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800e694:	2b00      	cmp	r3, #0
 800e696:	d084      	beq.n	800e5a2 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e698:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800e69c:	1c5d      	adds	r5, r3, #1
 800e69e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800e6a2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800e6a6:	e7c0      	b.n	800e62a <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e6a8:	4620      	mov	r0, r4
 800e6aa:	f000 fb57 	bl	800ed5c <USBD_LL_IsStallEP>
 800e6ae:	b120      	cbz	r0, 800e6ba <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800e6b0:	2301      	movs	r3, #1
 800e6b2:	e7bc      	b.n	800e62e <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e6b4:	f000 fb44 	bl	800ed40 <USBD_LL_ClearStallEP>
 800e6b8:	e789      	b.n	800e5ce <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800e6ba:	6028      	str	r0, [r5, #0]
 800e6bc:	e7b8      	b.n	800e630 <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e6be:	f000 fb31 	bl	800ed24 <USBD_LL_StallEP>
 800e6c2:	e7c8      	b.n	800e656 <USBD_StdEPReq+0xca>

0800e6c4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800e6c4:	780b      	ldrb	r3, [r1, #0]
 800e6c6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800e6c8:	784b      	ldrb	r3, [r1, #1]
 800e6ca:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800e6cc:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 800e6ce:	8043      	strh	r3, [r0, #2]
 800e6d0:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 800e6d2:	8083      	strh	r3, [r0, #4]
 800e6d4:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 800e6d6:	80c3      	strh	r3, [r0, #6]
}
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop

0800e6dc <USBD_CtlError>:
{
 800e6dc:	b510      	push	{r4, lr}
 800e6de:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e6e0:	2180      	movs	r1, #128	; 0x80
 800e6e2:	f000 fb1f 	bl	800ed24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e6e6:	2100      	movs	r1, #0
 800e6e8:	4620      	mov	r0, r4
}
 800e6ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800e6ee:	f000 bb19 	b.w	800ed24 <USBD_LL_StallEP>
 800e6f2:	bf00      	nop

0800e6f4 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800e6f4:	b318      	cbz	r0, 800e73e <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800e6f6:	7803      	ldrb	r3, [r0, #0]
{
 800e6f8:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 800e6fa:	b30b      	cbz	r3, 800e740 <USBD_GetString+0x4c>
 800e6fc:	4604      	mov	r4, r0
 800e6fe:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 800e702:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 800e706:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800e70a:	b2db      	uxtb	r3, r3
 800e70c:	2d00      	cmp	r5, #0
 800e70e:	d1f8      	bne.n	800e702 <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e710:	3301      	adds	r3, #1
 800e712:	005b      	lsls	r3, r3, #1
 800e714:	b2dc      	uxtb	r4, r3
 800e716:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e718:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 800e71a:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e71c:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800e71e:	7804      	ldrb	r4, [r0, #0]
 800e720:	b15c      	cbz	r4, 800e73a <USBD_GetString+0x46>
  idx++;
 800e722:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800e724:	2500      	movs	r5, #0
    idx++;
 800e726:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800e728:	54cc      	strb	r4, [r1, r3]
    idx++;
 800e72a:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800e72c:	b2d2      	uxtb	r2, r2
    idx++;
 800e72e:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800e730:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800e732:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800e736:	2c00      	cmp	r4, #0
 800e738:	d1f5      	bne.n	800e726 <USBD_GetString+0x32>
}
 800e73a:	bc30      	pop	{r4, r5}
 800e73c:	4770      	bx	lr
 800e73e:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800e740:	2402      	movs	r4, #2
 800e742:	4623      	mov	r3, r4
 800e744:	e7e7      	b.n	800e716 <USBD_GetString+0x22>
 800e746:	bf00      	nop

0800e748 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e748:	b510      	push	{r4, lr}
 800e74a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e74c:	2402      	movs	r4, #2
{
 800e74e:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e750:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e752:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800e756:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e75a:	f000 fb21 	bl	800eda0 <USBD_LL_Transmit>

  return USBD_OK;
}
 800e75e:	2000      	movs	r0, #0
 800e760:	bd10      	pop	{r4, pc}
 800e762:	bf00      	nop

0800e764 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e764:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e766:	2100      	movs	r1, #0
{
 800e768:	b508      	push	{r3, lr}
 800e76a:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e76c:	4662      	mov	r2, ip
 800e76e:	f000 fb17 	bl	800eda0 <USBD_LL_Transmit>

  return USBD_OK;
}
 800e772:	2000      	movs	r0, #0
 800e774:	bd08      	pop	{r3, pc}
 800e776:	bf00      	nop

0800e778 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e778:	b510      	push	{r4, lr}
 800e77a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e77c:	2403      	movs	r4, #3
{
 800e77e:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e780:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e782:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800e786:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e78a:	f000 fb17 	bl	800edbc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800e78e:	2000      	movs	r0, #0
 800e790:	bd10      	pop	{r4, pc}
 800e792:	bf00      	nop

0800e794 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e794:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e796:	2100      	movs	r1, #0
{
 800e798:	b508      	push	{r3, lr}
 800e79a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e79c:	4662      	mov	r2, ip
 800e79e:	f000 fb0d 	bl	800edbc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800e7a2:	2000      	movs	r0, #0
 800e7a4:	bd08      	pop	{r3, pc}
 800e7a6:	bf00      	nop

0800e7a8 <USBD_CtlSendStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e7a8:	2300      	movs	r3, #0
{
 800e7aa:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e7ac:	2404      	movs	r4, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e7ae:	461a      	mov	r2, r3
 800e7b0:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e7b2:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e7b6:	f000 faf3 	bl	800eda0 <USBD_LL_Transmit>

  return USBD_OK;
}
 800e7ba:	2000      	movs	r0, #0
 800e7bc:	bd10      	pop	{r4, pc}
 800e7be:	bf00      	nop

0800e7c0 <USBD_CtlReceiveStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7c0:	2300      	movs	r3, #0
{
 800e7c2:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e7c4:	2405      	movs	r4, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7c6:	461a      	mov	r2, r3
 800e7c8:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e7ca:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7ce:	f000 faf5 	bl	800edbc <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800e7d2:	2000      	movs	r0, #0
 800e7d4:	bd10      	pop	{r4, pc}
 800e7d6:	bf00      	nop

0800e7d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e7d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e7da:	2200      	movs	r2, #0
 800e7dc:	4919      	ldr	r1, [pc, #100]	; (800e844 <MX_USB_DEVICE_Init+0x6c>)
 800e7de:	481a      	ldr	r0, [pc, #104]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e7e0:	f7ff fb72 	bl	800dec8 <USBD_Init>
 800e7e4:	b988      	cbnz	r0, 800e80a <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e7e6:	4919      	ldr	r1, [pc, #100]	; (800e84c <MX_USB_DEVICE_Init+0x74>)
 800e7e8:	4817      	ldr	r0, [pc, #92]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e7ea:	f7ff fb81 	bl	800def0 <USBD_RegisterClass>
 800e7ee:	b9a0      	cbnz	r0, 800e81a <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e7f0:	4917      	ldr	r1, [pc, #92]	; (800e850 <MX_USB_DEVICE_Init+0x78>)
 800e7f2:	4815      	ldr	r0, [pc, #84]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e7f4:	f7ff fb16 	bl	800de24 <USBD_CDC_RegisterInterface>
 800e7f8:	b9b8      	cbnz	r0, 800e82a <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e7fa:	4813      	ldr	r0, [pc, #76]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e7fc:	f7ff fb92 	bl	800df24 <USBD_Start>
 800e800:	b9d0      	cbnz	r0, 800e838 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e802:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800e806:	f7fb b831 	b.w	800986c <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800e80a:	f7f6 f83b 	bl	8004884 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e80e:	490f      	ldr	r1, [pc, #60]	; (800e84c <MX_USB_DEVICE_Init+0x74>)
 800e810:	480d      	ldr	r0, [pc, #52]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e812:	f7ff fb6d 	bl	800def0 <USBD_RegisterClass>
 800e816:	2800      	cmp	r0, #0
 800e818:	d0ea      	beq.n	800e7f0 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800e81a:	f7f6 f833 	bl	8004884 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e81e:	490c      	ldr	r1, [pc, #48]	; (800e850 <MX_USB_DEVICE_Init+0x78>)
 800e820:	4809      	ldr	r0, [pc, #36]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e822:	f7ff faff 	bl	800de24 <USBD_CDC_RegisterInterface>
 800e826:	2800      	cmp	r0, #0
 800e828:	d0e7      	beq.n	800e7fa <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800e82a:	f7f6 f82b 	bl	8004884 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e82e:	4806      	ldr	r0, [pc, #24]	; (800e848 <MX_USB_DEVICE_Init+0x70>)
 800e830:	f7ff fb78 	bl	800df24 <USBD_Start>
 800e834:	2800      	cmp	r0, #0
 800e836:	d0e4      	beq.n	800e802 <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800e838:	f7f6 f824 	bl	8004884 <Error_Handler>
}
 800e83c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800e840:	f7fb b814 	b.w	800986c <HAL_PWREx_EnableUSBVoltageDetector>
 800e844:	2400044c 	.word	0x2400044c
 800e848:	2400ca60 	.word	0x2400ca60
 800e84c:	24000320 	.word	0x24000320
 800e850:	24000430 	.word	0x24000430

0800e854 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800e854:	2000      	movs	r0, #0
 800e856:	4770      	bx	lr

0800e858 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800e858:	2000      	movs	r0, #0
 800e85a:	4770      	bx	lr

0800e85c <CDC_Receive_FS>:
{
 800e85c:	b570      	push	{r4, r5, r6, lr}
 800e85e:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e860:	4e08      	ldr	r6, [pc, #32]	; (800e884 <CDC_Receive_FS+0x28>)
{
 800e862:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e864:	4630      	mov	r0, r6
 800e866:	4621      	mov	r1, r4
 800e868:	f7ff faf0 	bl	800de4c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800e86c:	4630      	mov	r0, r6
 800e86e:	f7ff fb0f 	bl	800de90 <USBD_CDC_ReceivePacket>
 800e872:	682a      	ldr	r2, [r5, #0]
 800e874:	4b04      	ldr	r3, [pc, #16]	; (800e888 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800e876:	4621      	mov	r1, r4
 800e878:	4804      	ldr	r0, [pc, #16]	; (800e88c <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800e87a:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800e87c:	f001 fc0e 	bl	801009c <memcpy>
}
 800e880:	2000      	movs	r0, #0
 800e882:	bd70      	pop	{r4, r5, r6, pc}
 800e884:	2400ca60 	.word	0x2400ca60
 800e888:	2400736c 	.word	0x2400736c
 800e88c:	24007374 	.word	0x24007374

0800e890 <CDC_Init_FS>:
{
 800e890:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e892:	4c06      	ldr	r4, [pc, #24]	; (800e8ac <CDC_Init_FS+0x1c>)
 800e894:	2200      	movs	r2, #0
 800e896:	4906      	ldr	r1, [pc, #24]	; (800e8b0 <CDC_Init_FS+0x20>)
 800e898:	4620      	mov	r0, r4
 800e89a:	f7ff facb 	bl	800de34 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e89e:	4905      	ldr	r1, [pc, #20]	; (800e8b4 <CDC_Init_FS+0x24>)
 800e8a0:	4620      	mov	r0, r4
 800e8a2:	f7ff fad3 	bl	800de4c <USBD_CDC_SetRxBuffer>
}
 800e8a6:	2000      	movs	r0, #0
 800e8a8:	bd10      	pop	{r4, pc}
 800e8aa:	bf00      	nop
 800e8ac:	2400ca60 	.word	0x2400ca60
 800e8b0:	2400d530 	.word	0x2400d530
 800e8b4:	2400cd30 	.word	0x2400cd30

0800e8b8 <CDC_Control_FS>:
  switch(cmd)
 800e8b8:	2820      	cmp	r0, #32
 800e8ba:	d00a      	beq.n	800e8d2 <CDC_Control_FS+0x1a>
 800e8bc:	2821      	cmp	r0, #33	; 0x21
 800e8be:	d106      	bne.n	800e8ce <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800e8c0:	4b09      	ldr	r3, [pc, #36]	; (800e8e8 <CDC_Control_FS+0x30>)
 800e8c2:	6818      	ldr	r0, [r3, #0]
 800e8c4:	889a      	ldrh	r2, [r3, #4]
 800e8c6:	799b      	ldrb	r3, [r3, #6]
 800e8c8:	6008      	str	r0, [r1, #0]
 800e8ca:	808a      	strh	r2, [r1, #4]
 800e8cc:	718b      	strb	r3, [r1, #6]
}
 800e8ce:	2000      	movs	r0, #0
 800e8d0:	4770      	bx	lr
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800e8d2:	4b05      	ldr	r3, [pc, #20]	; (800e8e8 <CDC_Control_FS+0x30>)
 800e8d4:	6808      	ldr	r0, [r1, #0]
 800e8d6:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 800e8da:	798a      	ldrb	r2, [r1, #6]
 800e8dc:	6018      	str	r0, [r3, #0]
}
 800e8de:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800e8e0:	f8a3 c004 	strh.w	ip, [r3, #4]
 800e8e4:	719a      	strb	r2, [r3, #6]
}
 800e8e6:	4770      	bx	lr
 800e8e8:	24000444 	.word	0x24000444

0800e8ec <CDC_Transmit_FS>:
{
 800e8ec:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e8ee:	4c09      	ldr	r4, [pc, #36]	; (800e914 <CDC_Transmit_FS+0x28>)
 800e8f0:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800e8f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e8f8:	b10b      	cbz	r3, 800e8fe <CDC_Transmit_FS+0x12>
}
 800e8fa:	2001      	movs	r0, #1
 800e8fc:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e8fe:	460a      	mov	r2, r1
 800e900:	4601      	mov	r1, r0
 800e902:	4620      	mov	r0, r4
 800e904:	f7ff fa96 	bl	800de34 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e908:	4620      	mov	r0, r4
}
 800e90a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e90e:	f7ff baa7 	b.w	800de60 <USBD_CDC_TransmitPacket>
 800e912:	bf00      	nop
 800e914:	2400ca60 	.word	0x2400ca60

0800e918 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e918:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800e91a:	4801      	ldr	r0, [pc, #4]	; (800e920 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800e91c:	800b      	strh	r3, [r1, #0]
}
 800e91e:	4770      	bx	lr
 800e920:	24000468 	.word	0x24000468

0800e924 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e924:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800e926:	4801      	ldr	r0, [pc, #4]	; (800e92c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800e928:	800b      	strh	r3, [r1, #0]
}
 800e92a:	4770      	bx	lr
 800e92c:	2400047c 	.word	0x2400047c

0800e930 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e930:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e932:	4c04      	ldr	r4, [pc, #16]	; (800e944 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800e934:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e936:	4804      	ldr	r0, [pc, #16]	; (800e948 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800e938:	4621      	mov	r1, r4
 800e93a:	f7ff fedb 	bl	800e6f4 <USBD_GetString>
  return USBD_StrDesc;
}
 800e93e:	4620      	mov	r0, r4
 800e940:	bd10      	pop	{r4, pc}
 800e942:	bf00      	nop
 800e944:	2400dd30 	.word	0x2400dd30
 800e948:	0801a6a8 	.word	0x0801a6a8

0800e94c <USBD_FS_ProductStrDescriptor>:
{
 800e94c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e94e:	4c04      	ldr	r4, [pc, #16]	; (800e960 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800e950:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e952:	4804      	ldr	r0, [pc, #16]	; (800e964 <USBD_FS_ProductStrDescriptor+0x18>)
 800e954:	4621      	mov	r1, r4
 800e956:	f7ff fecd 	bl	800e6f4 <USBD_GetString>
}
 800e95a:	4620      	mov	r0, r4
 800e95c:	bd10      	pop	{r4, pc}
 800e95e:	bf00      	nop
 800e960:	2400dd30 	.word	0x2400dd30
 800e964:	0801a6bc 	.word	0x0801a6bc

0800e968 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e968:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e96a:	4c04      	ldr	r4, [pc, #16]	; (800e97c <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800e96c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e96e:	4804      	ldr	r0, [pc, #16]	; (800e980 <USBD_FS_ConfigStrDescriptor+0x18>)
 800e970:	4621      	mov	r1, r4
 800e972:	f7ff febf 	bl	800e6f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800e976:	4620      	mov	r0, r4
 800e978:	bd10      	pop	{r4, pc}
 800e97a:	bf00      	nop
 800e97c:	2400dd30 	.word	0x2400dd30
 800e980:	0801a6d4 	.word	0x0801a6d4

0800e984 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e984:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e986:	4c04      	ldr	r4, [pc, #16]	; (800e998 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800e988:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e98a:	4804      	ldr	r0, [pc, #16]	; (800e99c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800e98c:	4621      	mov	r1, r4
 800e98e:	f7ff feb1 	bl	800e6f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800e992:	4620      	mov	r0, r4
 800e994:	bd10      	pop	{r4, pc}
 800e996:	bf00      	nop
 800e998:	2400dd30 	.word	0x2400dd30
 800e99c:	0801a6e0 	.word	0x0801a6e0

0800e9a0 <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e9a0:	4a46      	ldr	r2, [pc, #280]	; (800eabc <USBD_FS_SerialStrDescriptor+0x11c>)
  *length = USB_SIZ_STRING_SERIAL;
 800e9a2:	f04f 0c1a 	mov.w	ip, #26
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e9a6:	f8d2 0800 	ldr.w	r0, [r2, #2048]	; 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 800e9aa:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
  *length = USB_SIZ_STRING_SERIAL;
 800e9ae:	f8a1 c000 	strh.w	ip, [r1]

  if (deviceserial0 != 0)
 800e9b2:	18c3      	adds	r3, r0, r3
 800e9b4:	d101      	bne.n	800e9ba <USBD_FS_SerialStrDescriptor+0x1a>
}
 800e9b6:	4842      	ldr	r0, [pc, #264]	; (800eac0 <USBD_FS_SerialStrDescriptor+0x120>)
 800e9b8:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800e9ba:	0f18      	lsrs	r0, r3, #28
 800e9bc:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e9c0:	f8d2 1804 	ldr.w	r1, [r2, #2052]	; 0x804
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800e9c4:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9c8:	4a3d      	ldr	r2, [pc, #244]	; (800eac0 <USBD_FS_SerialStrDescriptor+0x120>)
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e9ca:	bf2c      	ite	cs
 800e9cc:	3037      	addcs	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9ce:	3030      	addcc	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800e9d0:	f882 c003 	strb.w	ip, [r2, #3]
 800e9d4:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9d8:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800e9da:	f3c3 6003 	ubfx	r0, r3, #24, #4
    pbuf[2 * idx + 1] = 0;
 800e9de:	f882 c005 	strb.w	ip, [r2, #5]
 800e9e2:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800e9e6:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800e9e8:	f882 c007 	strb.w	ip, [r2, #7]
 800e9ec:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e9f0:	bf8c      	ite	hi
 800e9f2:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9f4:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800e9f6:	f882 c009 	strb.w	ip, [r2, #9]
 800e9fa:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9fe:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800ea00:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800ea04:	f882 c00b 	strb.w	ip, [r2, #11]
 800ea08:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800ea0c:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800ea0e:	f882 c00d 	strb.w	ip, [r2, #13]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea12:	bf8c      	ite	hi
 800ea14:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea16:	3030      	addls	r0, #48	; 0x30
 800ea18:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800ea1a:	f3c3 4003 	ubfx	r0, r3, #16, #4
 800ea1e:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea20:	bf8c      	ite	hi
 800ea22:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea24:	3030      	addls	r0, #48	; 0x30
 800ea26:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800ea28:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800ea2c:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea2e:	bf8c      	ite	hi
 800ea30:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea32:	3030      	addls	r0, #48	; 0x30
 800ea34:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800ea36:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800ea3a:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea3c:	bf8c      	ite	hi
 800ea3e:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea40:	3030      	addls	r0, #48	; 0x30
 800ea42:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800ea44:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800ea48:	f003 030f 	and.w	r3, r3, #15
 800ea4c:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea4e:	bf8c      	ite	hi
 800ea50:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea52:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800ea54:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea56:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800ea58:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea5c:	bf94      	ite	ls
 800ea5e:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea60:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800ea62:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800ea66:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea68:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800ea6a:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800ea6e:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea72:	bf2c      	ite	cs
 800ea74:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea76:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800ea78:	7450      	strb	r0, [r2, #17]
 800ea7a:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea7c:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800ea7e:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800ea82:	74d0      	strb	r0, [r2, #19]
 800ea84:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800ea86:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800ea88:	7550      	strb	r0, [r2, #21]
 800ea8a:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea8e:	bf8c      	ite	hi
 800ea90:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea92:	3330      	addls	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800ea94:	75d0      	strb	r0, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800ea96:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800ea98:	f3c1 5303 	ubfx	r3, r1, #20, #4
}
 800ea9c:	4808      	ldr	r0, [pc, #32]	; (800eac0 <USBD_FS_SerialStrDescriptor+0x120>)
    if (((value >> 28)) < 0xA)
 800ea9e:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800eaa0:	bf8c      	ite	hi
 800eaa2:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800eaa4:	3330      	addls	r3, #48	; 0x30
 800eaa6:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800eaa8:	f3c1 4303 	ubfx	r3, r1, #16, #4
 800eaac:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800eaae:	bf94      	ite	ls
 800eab0:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800eab2:	3337      	addhi	r3, #55	; 0x37
 800eab4:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800eab6:	2300      	movs	r3, #0
 800eab8:	7653      	strb	r3, [r2, #25]
}
 800eaba:	4770      	bx	lr
 800eabc:	1ff1e000 	.word	0x1ff1e000
 800eac0:	24000480 	.word	0x24000480
 800eac4:	00000000 	.word	0x00000000

0800eac8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800eac8:	b510      	push	{r4, lr}
 800eaca:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eacc:	2100      	movs	r1, #0
{
 800eace:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ead0:	22bc      	movs	r2, #188	; 0xbc
 800ead2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ead4:	9106      	str	r1, [sp, #24]
 800ead6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800eada:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800eade:	f001 faeb 	bl	80100b8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800eae2:	4b25      	ldr	r3, [pc, #148]	; (800eb78 <HAL_PCD_MspInit+0xb0>)
 800eae4:	6822      	ldr	r2, [r4, #0]
 800eae6:	429a      	cmp	r2, r3
 800eae8:	d001      	beq.n	800eaee <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800eaea:	b036      	add	sp, #216	; 0xd8
 800eaec:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800eaee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800eaf2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800eaf6:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800eaf8:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800eafa:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800eafc:	f7fb fdf4 	bl	800a6e8 <HAL_RCCEx_PeriphCLKConfig>
 800eb00:	bb90      	cbnz	r0, 800eb68 <HAL_PCD_MspInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eb02:	4c1e      	ldr	r4, [pc, #120]	; (800eb7c <HAL_PCD_MspInit+0xb4>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800eb04:	f7fa feb2 	bl	800986c <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800eb08:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eb0a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eb0c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eb10:	481b      	ldr	r0, [pc, #108]	; (800eb80 <HAL_PCD_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eb12:	f043 0301 	orr.w	r3, r3, #1
 800eb16:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800eb1a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800eb1e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800eb20:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eb22:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800eb26:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800eb70 <HAL_PCD_MspInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800eb2a:	9300      	str	r3, [sp, #0]
 800eb2c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb34:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eb38:	f7f9 ff22 	bl	8008980 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eb3c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eb40:	2200      	movs	r2, #0
 800eb42:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eb44:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eb48:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eb4a:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800eb4e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800eb52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800eb56:	9301      	str	r3, [sp, #4]
 800eb58:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eb5a:	f7f8 fa2d 	bl	8006fb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eb5e:	2065      	movs	r0, #101	; 0x65
 800eb60:	f7f8 fa68 	bl	8007034 <HAL_NVIC_EnableIRQ>
}
 800eb64:	b036      	add	sp, #216	; 0xd8
 800eb66:	bd10      	pop	{r4, pc}
      Error_Handler();
 800eb68:	f7f5 fe8c 	bl	8004884 <Error_Handler>
 800eb6c:	e7c9      	b.n	800eb02 <HAL_PCD_MspInit+0x3a>
 800eb6e:	bf00      	nop
 800eb70:	00001800 	.word	0x00001800
 800eb74:	00000002 	.word	0x00000002
 800eb78:	40080000 	.word	0x40080000
 800eb7c:	58024400 	.word	0x58024400
 800eb80:	58020000 	.word	0x58020000

0800eb84 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800eb84:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800eb88:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800eb8c:	f7ff b9dc 	b.w	800df48 <USBD_LL_SetupStage>

0800eb90 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eb90:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800eb94:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800eb98:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800eb9c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800eba0:	f7ff ba02 	b.w	800dfa8 <USBD_LL_DataOutStage>

0800eba4 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eba4:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800eba8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800ebac:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ebb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ebb2:	f7ff ba2d 	b.w	800e010 <USBD_LL_DataInStage>
 800ebb6:	bf00      	nop

0800ebb8 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ebb8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ebbc:	f7ff bacc 	b.w	800e158 <USBD_LL_SOF>

0800ebc0 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ebc0:	68c1      	ldr	r1, [r0, #12]
{
 800ebc2:	b510      	push	{r4, lr}
 800ebc4:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ebc6:	b111      	cbz	r1, 800ebce <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ebc8:	2902      	cmp	r1, #2
 800ebca:	d10a      	bne.n	800ebe2 <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800ebcc:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ebce:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800ebd2:	f7ff faa5 	bl	800e120 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ebd6:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800ebda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ebde:	f7ff ba73 	b.w	800e0c8 <USBD_LL_Reset>
    Error_Handler();
 800ebe2:	f7f5 fe4f 	bl	8004884 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ebe6:	2101      	movs	r1, #1
 800ebe8:	e7f1      	b.n	800ebce <HAL_PCD_ResetCallback+0xe>
 800ebea:	bf00      	nop

0800ebec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebec:	b510      	push	{r4, lr}
 800ebee:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ebf0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ebf4:	f7ff fa98 	bl	800e128 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ebf8:	6822      	ldr	r2, [r4, #0]
 800ebfa:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800ebfe:	f043 0301 	orr.w	r3, r3, #1
 800ec02:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ec06:	6a23      	ldr	r3, [r4, #32]
 800ec08:	b123      	cbz	r3, 800ec14 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec0a:	4a03      	ldr	r2, [pc, #12]	; (800ec18 <HAL_PCD_SuspendCallback+0x2c>)
 800ec0c:	6913      	ldr	r3, [r2, #16]
 800ec0e:	f043 0306 	orr.w	r3, r3, #6
 800ec12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ec14:	bd10      	pop	{r4, pc}
 800ec16:	bf00      	nop
 800ec18:	e000ed00 	.word	0xe000ed00

0800ec1c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ec1c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ec20:	f7ff ba8e 	b.w	800e140 <USBD_LL_Resume>

0800ec24 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ec24:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ec28:	f7ff babe 	b.w	800e1a8 <USBD_LL_IsoOUTIncomplete>

0800ec2c <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ec2c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ec30:	f7ff baa6 	b.w	800e180 <USBD_LL_IsoINIncomplete>

0800ec34 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ec34:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ec38:	f7ff baca 	b.w	800e1d0 <USBD_LL_DevConnected>

0800ec3c <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ec3c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800ec40:	f7ff bac8 	b.w	800e1d4 <USBD_LL_DevDisconnected>
 800ec44:	0000      	movs	r0, r0
	...

0800ec48 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ec48:	7802      	ldrb	r2, [r0, #0]
 800ec4a:	b10a      	cbz	r2, 800ec50 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800ec4c:	2000      	movs	r0, #0
 800ec4e:	4770      	bx	lr
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ec50:	ed9f 7b17 	vldr	d7, [pc, #92]	; 800ecb0 <USBD_LL_Init+0x68>
  hpcd_USB_OTG_FS.pData = pdev;
 800ec54:	4b1a      	ldr	r3, [pc, #104]	; (800ecc0 <USBD_LL_Init+0x78>)
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ec56:	491b      	ldr	r1, [pc, #108]	; (800ecc4 <USBD_LL_Init+0x7c>)
{
 800ec58:	b510      	push	{r4, lr}
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ec5a:	ed83 7b06 	vstr	d7, [r3, #24]
 800ec5e:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800ecb8 <USBD_LL_Init+0x70>
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800ec62:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ec64:	6019      	str	r1, [r3, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ec66:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.pData = pdev;
 800ec68:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800ec6c:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ec70:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800ec72:	605c      	str	r4, [r3, #4]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ec74:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ec76:	ed83 7b08 	vstr	d7, [r3, #32]
 800ec7a:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ec7e:	e9c3 1203 	strd	r1, r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ec82:	f7fa f841 	bl	8008d08 <HAL_PCD_Init>
 800ec86:	b978      	cbnz	r0, 800eca8 <USBD_LL_Init+0x60>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ec88:	2180      	movs	r1, #128	; 0x80
 800ec8a:	480d      	ldr	r0, [pc, #52]	; (800ecc0 <USBD_LL_Init+0x78>)
 800ec8c:	f7fa fdaa 	bl	80097e4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ec90:	2240      	movs	r2, #64	; 0x40
 800ec92:	2100      	movs	r1, #0
 800ec94:	480a      	ldr	r0, [pc, #40]	; (800ecc0 <USBD_LL_Init+0x78>)
 800ec96:	f7fa fd7b 	bl	8009790 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ec9a:	2280      	movs	r2, #128	; 0x80
 800ec9c:	2101      	movs	r1, #1
 800ec9e:	4808      	ldr	r0, [pc, #32]	; (800ecc0 <USBD_LL_Init+0x78>)
 800eca0:	f7fa fd76 	bl	8009790 <HAL_PCDEx_SetTxFiFo>
}
 800eca4:	2000      	movs	r0, #0
 800eca6:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800eca8:	f7f5 fdec 	bl	8004884 <Error_Handler>
 800ecac:	e7ec      	b.n	800ec88 <USBD_LL_Init+0x40>
 800ecae:	bf00      	nop
 800ecb0:	00000002 	.word	0x00000002
	...
 800ecc0:	2400df30 	.word	0x2400df30
 800ecc4:	40080000 	.word	0x40080000

0800ecc8 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800ecc8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800eccc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800ecce:	f7fa f8b1 	bl	8008e34 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800ecd2:	2803      	cmp	r0, #3
 800ecd4:	d802      	bhi.n	800ecdc <USBD_LL_Start+0x14>
 800ecd6:	4b02      	ldr	r3, [pc, #8]	; (800ece0 <USBD_LL_Start+0x18>)
 800ecd8:	5c18      	ldrb	r0, [r3, r0]
}
 800ecda:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800ecdc:	2003      	movs	r0, #3
}
 800ecde:	bd08      	pop	{r3, pc}
 800ece0:	0801a6f0 	.word	0x0801a6f0

0800ece4 <USBD_LL_OpenEP>:
{
 800ece4:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ece6:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ecea:	461a      	mov	r2, r3
 800ecec:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ecee:	4663      	mov	r3, ip
 800ecf0:	f7fa fc00 	bl	80094f4 <HAL_PCD_EP_Open>
  switch (hal_status)
 800ecf4:	2803      	cmp	r0, #3
 800ecf6:	d802      	bhi.n	800ecfe <USBD_LL_OpenEP+0x1a>
 800ecf8:	4b02      	ldr	r3, [pc, #8]	; (800ed04 <USBD_LL_OpenEP+0x20>)
 800ecfa:	5c18      	ldrb	r0, [r3, r0]
}
 800ecfc:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ecfe:	2003      	movs	r0, #3
}
 800ed00:	bd08      	pop	{r3, pc}
 800ed02:	bf00      	nop
 800ed04:	0801a6f0 	.word	0x0801a6f0

0800ed08 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed08:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ed0c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed0e:	f7fa fc2f 	bl	8009570 <HAL_PCD_EP_Close>
  switch (hal_status)
 800ed12:	2803      	cmp	r0, #3
 800ed14:	d802      	bhi.n	800ed1c <USBD_LL_CloseEP+0x14>
 800ed16:	4b02      	ldr	r3, [pc, #8]	; (800ed20 <USBD_LL_CloseEP+0x18>)
 800ed18:	5c18      	ldrb	r0, [r3, r0]
}
 800ed1a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed1c:	2003      	movs	r0, #3
}
 800ed1e:	bd08      	pop	{r3, pc}
 800ed20:	0801a6f0 	.word	0x0801a6f0

0800ed24 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ed24:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ed28:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ed2a:	f7fa fcb1 	bl	8009690 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800ed2e:	2803      	cmp	r0, #3
 800ed30:	d802      	bhi.n	800ed38 <USBD_LL_StallEP+0x14>
 800ed32:	4b02      	ldr	r3, [pc, #8]	; (800ed3c <USBD_LL_StallEP+0x18>)
 800ed34:	5c18      	ldrb	r0, [r3, r0]
}
 800ed36:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ed38:	2003      	movs	r0, #3
}
 800ed3a:	bd08      	pop	{r3, pc}
 800ed3c:	0801a6f0 	.word	0x0801a6f0

0800ed40 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ed40:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ed44:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ed46:	f7fa fce7 	bl	8009718 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800ed4a:	2803      	cmp	r0, #3
 800ed4c:	d802      	bhi.n	800ed54 <USBD_LL_ClearStallEP+0x14>
 800ed4e:	4b02      	ldr	r3, [pc, #8]	; (800ed58 <USBD_LL_ClearStallEP+0x18>)
 800ed50:	5c18      	ldrb	r0, [r3, r0]
}
 800ed52:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ed54:	2003      	movs	r0, #3
}
 800ed56:	bd08      	pop	{r3, pc}
 800ed58:	0801a6f0 	.word	0x0801a6f0

0800ed5c <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800ed5c:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ed5e:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800ed62:	d406      	bmi.n	800ed72 <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ed64:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800ed68:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800ed6c:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800ed70:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ed72:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800ed76:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800ed7a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800ed7e:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800ed82:	4770      	bx	lr

0800ed84 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ed84:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ed88:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ed8a:	f7fa fb9d 	bl	80094c8 <HAL_PCD_SetAddress>
  switch (hal_status)
 800ed8e:	2803      	cmp	r0, #3
 800ed90:	d802      	bhi.n	800ed98 <USBD_LL_SetUSBAddress+0x14>
 800ed92:	4b02      	ldr	r3, [pc, #8]	; (800ed9c <USBD_LL_SetUSBAddress+0x18>)
 800ed94:	5c18      	ldrb	r0, [r3, r0]
}
 800ed96:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ed98:	2003      	movs	r0, #3
}
 800ed9a:	bd08      	pop	{r3, pc}
 800ed9c:	0801a6f0 	.word	0x0801a6f0

0800eda0 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800eda0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800eda4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800eda6:	f7fa fc4b 	bl	8009640 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800edaa:	2803      	cmp	r0, #3
 800edac:	d802      	bhi.n	800edb4 <USBD_LL_Transmit+0x14>
 800edae:	4b02      	ldr	r3, [pc, #8]	; (800edb8 <USBD_LL_Transmit+0x18>)
 800edb0:	5c18      	ldrb	r0, [r3, r0]
}
 800edb2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800edb4:	2003      	movs	r0, #3
}
 800edb6:	bd08      	pop	{r3, pc}
 800edb8:	0801a6f0 	.word	0x0801a6f0

0800edbc <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800edbc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800edc0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800edc2:	f7fa fc0b 	bl	80095dc <HAL_PCD_EP_Receive>
  switch (hal_status)
 800edc6:	2803      	cmp	r0, #3
 800edc8:	d802      	bhi.n	800edd0 <USBD_LL_PrepareReceive+0x14>
 800edca:	4b02      	ldr	r3, [pc, #8]	; (800edd4 <USBD_LL_PrepareReceive+0x18>)
 800edcc:	5c18      	ldrb	r0, [r3, r0]
}
 800edce:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800edd0:	2003      	movs	r0, #3
}
 800edd2:	bd08      	pop	{r3, pc}
 800edd4:	0801a6f0 	.word	0x0801a6f0

0800edd8 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800edd8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800eddc:	f7fa bc26 	b.w	800962c <HAL_PCD_EP_GetRxCount>

0800ede0 <USBD_static_malloc>:
}
 800ede0:	4800      	ldr	r0, [pc, #0]	; (800ede4 <USBD_static_malloc+0x4>)
 800ede2:	4770      	bx	lr
 800ede4:	2400e338 	.word	0x2400e338

0800ede8 <USBD_static_free>:
}
 800ede8:	4770      	bx	lr
 800edea:	bf00      	nop

0800edec <arm_cfft_radix8by2_f32>:
 800edec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edf0:	4607      	mov	r7, r0
 800edf2:	4608      	mov	r0, r1
 800edf4:	ed2d 8b06 	vpush	{d8-d10}
 800edf8:	f8b7 c000 	ldrh.w	ip, [r7]
 800edfc:	687a      	ldr	r2, [r7, #4]
 800edfe:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800ee02:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800ee06:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ee0a:	f000 80ac 	beq.w	800ef66 <arm_cfft_radix8by2_f32+0x17a>
 800ee0e:	008c      	lsls	r4, r1, #2
 800ee10:	f100 0310 	add.w	r3, r0, #16
 800ee14:	3210      	adds	r2, #16
 800ee16:	f108 0610 	add.w	r6, r8, #16
 800ee1a:	3410      	adds	r4, #16
 800ee1c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800ee20:	1905      	adds	r5, r0, r4
 800ee22:	4444      	add	r4, r8
 800ee24:	ed16 7a04 	vldr	s14, [r6, #-16]
 800ee28:	3310      	adds	r3, #16
 800ee2a:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800ee2e:	3510      	adds	r5, #16
 800ee30:	ed56 0a03 	vldr	s1, [r6, #-12]
 800ee34:	3210      	adds	r2, #16
 800ee36:	ee74 9a87 	vadd.f32	s19, s9, s14
 800ee3a:	ed56 7a02 	vldr	s15, [r6, #-8]
 800ee3e:	ed56 2a01 	vldr	s5, [r6, #-4]
 800ee42:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800ee46:	ed54 5a04 	vldr	s11, [r4, #-16]
 800ee4a:	3610      	adds	r6, #16
 800ee4c:	ed14 5a03 	vldr	s10, [r4, #-12]
 800ee50:	3410      	adds	r4, #16
 800ee52:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800ee56:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800ee5a:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800ee5e:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800ee62:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800ee66:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800ee6a:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800ee6e:	ee33 8a83 	vadd.f32	s16, s7, s6
 800ee72:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800ee76:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800ee7a:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800ee7e:	ee34 0a06 	vadd.f32	s0, s8, s12
 800ee82:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800ee86:	ee77 aa20 	vadd.f32	s21, s14, s1
 800ee8a:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800ee8e:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800ee92:	ee72 9a22 	vadd.f32	s19, s4, s5
 800ee96:	ee71 8a05 	vadd.f32	s17, s2, s10
 800ee9a:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800ee9e:	ee37 7a60 	vsub.f32	s14, s14, s1
 800eea2:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800eea6:	ee35 5a41 	vsub.f32	s10, s10, s2
 800eeaa:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800eeae:	ee36 6a44 	vsub.f32	s12, s12, s8
 800eeb2:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800eeb6:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800eeba:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800eebe:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800eec2:	ee72 7a62 	vsub.f32	s15, s4, s5
 800eec6:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800eeca:	ee73 2a63 	vsub.f32	s5, s6, s7
 800eece:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800eed2:	4563      	cmp	r3, ip
 800eed4:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800eed8:	ee24 3a84 	vmul.f32	s6, s9, s8
 800eedc:	ee27 2a26 	vmul.f32	s4, s14, s13
 800eee0:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800eee4:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800eee8:	ee27 7a04 	vmul.f32	s14, s14, s8
 800eeec:	ee65 5a84 	vmul.f32	s11, s11, s8
 800eef0:	ee65 6a26 	vmul.f32	s13, s10, s13
 800eef4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800eef8:	ee37 7a64 	vsub.f32	s14, s14, s9
 800eefc:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800ef00:	ee33 4a02 	vadd.f32	s8, s6, s4
 800ef04:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800ef08:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800ef0c:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800ef10:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800ef14:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800ef18:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800ef1c:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800ef20:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800ef24:	ee27 4a87 	vmul.f32	s8, s15, s14
 800ef28:	ee61 5a87 	vmul.f32	s11, s3, s14
 800ef2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ef30:	ee22 5a87 	vmul.f32	s10, s5, s14
 800ef34:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ef38:	ee26 6a26 	vmul.f32	s12, s12, s13
 800ef3c:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800ef40:	ee74 4a84 	vadd.f32	s9, s9, s8
 800ef44:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ef48:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ef4c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ef50:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800ef54:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800ef58:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800ef5c:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800ef60:	f47f af60 	bne.w	800ee24 <arm_cfft_radix8by2_f32+0x38>
 800ef64:	687a      	ldr	r2, [r7, #4]
 800ef66:	b28c      	uxth	r4, r1
 800ef68:	2302      	movs	r3, #2
 800ef6a:	4621      	mov	r1, r4
 800ef6c:	f000 fda6 	bl	800fabc <arm_radix8_butterfly_f32>
 800ef70:	4621      	mov	r1, r4
 800ef72:	687a      	ldr	r2, [r7, #4]
 800ef74:	4640      	mov	r0, r8
 800ef76:	2302      	movs	r3, #2
 800ef78:	ecbd 8b06 	vpop	{d8-d10}
 800ef7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef80:	f000 bd9c 	b.w	800fabc <arm_radix8_butterfly_f32>

0800ef84 <arm_cfft_radix8by4_f32>:
 800ef84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef88:	ed2d 8b04 	vpush	{d8-d9}
 800ef8c:	8804      	ldrh	r4, [r0, #0]
 800ef8e:	b08d      	sub	sp, #52	; 0x34
 800ef90:	6842      	ldr	r2, [r0, #4]
 800ef92:	460d      	mov	r5, r1
 800ef94:	0864      	lsrs	r4, r4, #1
 800ef96:	edd1 7a00 	vldr	s15, [r1]
 800ef9a:	edd1 5a01 	vldr	s11, [r1, #4]
 800ef9e:	00a3      	lsls	r3, r4, #2
 800efa0:	18ce      	adds	r6, r1, r3
 800efa2:	18f7      	adds	r7, r6, r3
 800efa4:	ed96 7a00 	vldr	s14, [r6]
 800efa8:	ed96 4a01 	vldr	s8, [r6, #4]
 800efac:	ed97 6a00 	vldr	s12, [r7]
 800efb0:	edd7 4a01 	vldr	s9, [r7, #4]
 800efb4:	ee77 6a86 	vadd.f32	s13, s15, s12
 800efb8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800efbc:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800efc0:	ee77 2a26 	vadd.f32	s5, s14, s13
 800efc4:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800efc8:	ee74 3a27 	vadd.f32	s7, s8, s15
 800efcc:	ee76 4a44 	vsub.f32	s9, s12, s8
 800efd0:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800efd4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800efd8:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800efdc:	ee37 7a25 	vadd.f32	s14, s14, s11
 800efe0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800efe4:	0860      	lsrs	r0, r4, #1
 800efe6:	f102 0408 	add.w	r4, r2, #8
 800efea:	9405      	str	r4, [sp, #20]
 800efec:	f102 0410 	add.w	r4, r2, #16
 800eff0:	9009      	str	r0, [sp, #36]	; 0x24
 800eff2:	f1a0 0902 	sub.w	r9, r0, #2
 800eff6:	9403      	str	r4, [sp, #12]
 800eff8:	18fc      	adds	r4, r7, r3
 800effa:	f102 0018 	add.w	r0, r2, #24
 800effe:	ed94 5a00 	vldr	s10, [r4]
 800f002:	ed94 3a01 	vldr	s6, [r4, #4]
 800f006:	ee72 2a85 	vadd.f32	s5, s5, s10
 800f00a:	9004      	str	r0, [sp, #16]
 800f00c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800f010:	4620      	mov	r0, r4
 800f012:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800f016:	9408      	str	r4, [sp, #32]
 800f018:	ee12 ca90 	vmov	ip, s5
 800f01c:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800f020:	ee77 7a83 	vadd.f32	s15, s15, s6
 800f024:	f845 cb08 	str.w	ip, [r5], #8
 800f028:	ee13 ca90 	vmov	ip, s7
 800f02c:	ed96 2a01 	vldr	s4, [r6, #4]
 800f030:	ee74 4a05 	vadd.f32	s9, s8, s10
 800f034:	edd4 2a01 	vldr	s5, [r4, #4]
 800f038:	ee37 7a45 	vsub.f32	s14, s14, s10
 800f03c:	ee36 6a02 	vadd.f32	s12, s12, s4
 800f040:	9500      	str	r5, [sp, #0]
 800f042:	460d      	mov	r5, r1
 800f044:	ee36 6a22 	vadd.f32	s12, s12, s5
 800f048:	ed81 6a01 	vstr	s12, [r1, #4]
 800f04c:	4631      	mov	r1, r6
 800f04e:	f841 cb08 	str.w	ip, [r1], #8
 800f052:	ee16 ca90 	vmov	ip, s13
 800f056:	9106      	str	r1, [sp, #24]
 800f058:	4639      	mov	r1, r7
 800f05a:	edc6 4a01 	vstr	s9, [r6, #4]
 800f05e:	f841 cb08 	str.w	ip, [r1], #8
 800f062:	9102      	str	r1, [sp, #8]
 800f064:	ee17 1a90 	vmov	r1, s15
 800f068:	edc7 5a01 	vstr	s11, [r7, #4]
 800f06c:	f840 1b08 	str.w	r1, [r0], #8
 800f070:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800f074:	9001      	str	r0, [sp, #4]
 800f076:	ed84 7a01 	vstr	s14, [r4, #4]
 800f07a:	9107      	str	r1, [sp, #28]
 800f07c:	f000 8135 	beq.w	800f2ea <arm_cfft_radix8by4_f32+0x366>
 800f080:	3b0c      	subs	r3, #12
 800f082:	f102 0920 	add.w	r9, r2, #32
 800f086:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800f08a:	4622      	mov	r2, r4
 800f08c:	468b      	mov	fp, r1
 800f08e:	f105 0e10 	add.w	lr, r5, #16
 800f092:	4423      	add	r3, r4
 800f094:	f1a6 0c0c 	sub.w	ip, r6, #12
 800f098:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800f09c:	f106 0010 	add.w	r0, r6, #16
 800f0a0:	f1a7 010c 	sub.w	r1, r7, #12
 800f0a4:	f107 0510 	add.w	r5, r7, #16
 800f0a8:	3c0c      	subs	r4, #12
 800f0aa:	3210      	adds	r2, #16
 800f0ac:	ed15 7a02 	vldr	s14, [r5, #-8]
 800f0b0:	f1bb 0b01 	subs.w	fp, fp, #1
 800f0b4:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800f0b8:	f1ac 0c08 	sub.w	ip, ip, #8
 800f0bc:	ed50 6a02 	vldr	s13, [r0, #-8]
 800f0c0:	f10e 0e08 	add.w	lr, lr, #8
 800f0c4:	ee77 1a87 	vadd.f32	s3, s15, s14
 800f0c8:	ed52 4a02 	vldr	s9, [r2, #-8]
 800f0cc:	ed55 5a01 	vldr	s11, [r5, #-4]
 800f0d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f0d4:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800f0d8:	f10a 0a08 	add.w	sl, sl, #8
 800f0dc:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800f0e0:	ed10 3a01 	vldr	s6, [r0, #-4]
 800f0e4:	ee37 4a25 	vadd.f32	s8, s14, s11
 800f0e8:	ed52 3a01 	vldr	s7, [r2, #-4]
 800f0ec:	ee37 7a65 	vsub.f32	s14, s14, s11
 800f0f0:	f100 0008 	add.w	r0, r0, #8
 800f0f4:	ee36 6a24 	vadd.f32	s12, s12, s9
 800f0f8:	f1a1 0108 	sub.w	r1, r1, #8
 800f0fc:	ee73 2a27 	vadd.f32	s5, s6, s15
 800f100:	f109 0910 	add.w	r9, r9, #16
 800f104:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800f108:	f105 0508 	add.w	r5, r5, #8
 800f10c:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800f110:	ee37 5a66 	vsub.f32	s10, s14, s13
 800f114:	ed50 5a03 	vldr	s11, [r0, #-12]
 800f118:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800f11c:	ed12 6a01 	vldr	s12, [r2, #-4]
 800f120:	ee36 7a87 	vadd.f32	s14, s13, s14
 800f124:	ee74 5a25 	vadd.f32	s11, s8, s11
 800f128:	f1a4 0408 	sub.w	r4, r4, #8
 800f12c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800f130:	f108 0818 	add.w	r8, r8, #24
 800f134:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800f138:	f102 0208 	add.w	r2, r2, #8
 800f13c:	ee75 5a86 	vadd.f32	s11, s11, s12
 800f140:	f1a3 0308 	sub.w	r3, r3, #8
 800f144:	ee34 6a63 	vsub.f32	s12, s8, s7
 800f148:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800f14c:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800f150:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f154:	ed94 4a04 	vldr	s8, [r4, #16]
 800f158:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800f15c:	ed9c 3a04 	vldr	s6, [ip, #16]
 800f160:	ee37 7a64 	vsub.f32	s14, s14, s9
 800f164:	edd1 7a04 	vldr	s15, [r1, #16]
 800f168:	ee73 6a04 	vadd.f32	s13, s6, s8
 800f16c:	ed93 8a04 	vldr	s16, [r3, #16]
 800f170:	edd4 5a03 	vldr	s11, [r4, #12]
 800f174:	ee33 3a44 	vsub.f32	s6, s6, s8
 800f178:	ed9c 2a03 	vldr	s4, [ip, #12]
 800f17c:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800f180:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800f184:	ed91 1a03 	vldr	s2, [r1, #12]
 800f188:	ee32 4a25 	vadd.f32	s8, s4, s11
 800f18c:	edd3 2a03 	vldr	s5, [r3, #12]
 800f190:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f194:	ee70 0a88 	vadd.f32	s1, s1, s16
 800f198:	ee73 4a41 	vsub.f32	s9, s6, s2
 800f19c:	ee32 2a65 	vsub.f32	s4, s4, s11
 800f1a0:	edcc 0a04 	vstr	s1, [ip, #16]
 800f1a4:	ee74 0a41 	vsub.f32	s1, s8, s2
 800f1a8:	edd1 6a03 	vldr	s13, [r1, #12]
 800f1ac:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800f1b0:	ed93 9a03 	vldr	s18, [r3, #12]
 800f1b4:	ee78 5a82 	vadd.f32	s11, s17, s4
 800f1b8:	ee34 4a26 	vadd.f32	s8, s8, s13
 800f1bc:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800f1c0:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800f1c4:	ee34 4a09 	vadd.f32	s8, s8, s18
 800f1c8:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800f1cc:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800f1d0:	ed8c 4a03 	vstr	s8, [ip, #12]
 800f1d4:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800f1d8:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800f1dc:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800f1e0:	ee60 2a01 	vmul.f32	s5, s0, s2
 800f1e4:	ee64 6a81 	vmul.f32	s13, s9, s2
 800f1e8:	ee20 8a04 	vmul.f32	s16, s0, s8
 800f1ec:	ee64 4a84 	vmul.f32	s9, s9, s8
 800f1f0:	ee25 0a01 	vmul.f32	s0, s10, s2
 800f1f4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800f1f8:	ee25 4a84 	vmul.f32	s8, s11, s8
 800f1fc:	ee65 5a81 	vmul.f32	s11, s11, s2
 800f200:	ee35 5a62 	vsub.f32	s10, s10, s5
 800f204:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800f208:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800f20c:	ee38 1a00 	vadd.f32	s2, s16, s0
 800f210:	ed00 5a03 	vstr	s10, [r0, #-12]
 800f214:	ed00 1a04 	vstr	s2, [r0, #-16]
 800f218:	ed81 4a04 	vstr	s8, [r1, #16]
 800f21c:	edc1 5a03 	vstr	s11, [r1, #12]
 800f220:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800f224:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800f228:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800f22c:	ee66 2a25 	vmul.f32	s5, s12, s11
 800f230:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800f234:	ee21 4a85 	vmul.f32	s8, s3, s10
 800f238:	ee60 7a85 	vmul.f32	s15, s1, s10
 800f23c:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800f240:	ee26 6a05 	vmul.f32	s12, s12, s10
 800f244:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800f248:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800f24c:	ee34 5a22 	vadd.f32	s10, s8, s5
 800f250:	ee36 6a61 	vsub.f32	s12, s12, s3
 800f254:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800f258:	ed05 5a04 	vstr	s10, [r5, #-16]
 800f25c:	ed05 6a03 	vstr	s12, [r5, #-12]
 800f260:	edc4 5a04 	vstr	s11, [r4, #16]
 800f264:	edc4 6a03 	vstr	s13, [r4, #12]
 800f268:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800f26c:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800f270:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800f274:	ee67 5a27 	vmul.f32	s11, s14, s15
 800f278:	ee63 6a27 	vmul.f32	s13, s6, s15
 800f27c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800f280:	ee27 7a22 	vmul.f32	s14, s14, s5
 800f284:	ee62 7a27 	vmul.f32	s15, s4, s15
 800f288:	ee23 3a22 	vmul.f32	s6, s6, s5
 800f28c:	ee22 2a22 	vmul.f32	s4, s4, s5
 800f290:	ee36 6a25 	vadd.f32	s12, s12, s11
 800f294:	ee37 7a63 	vsub.f32	s14, s14, s7
 800f298:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800f29c:	ee77 7a83 	vadd.f32	s15, s15, s6
 800f2a0:	ed02 6a04 	vstr	s12, [r2, #-16]
 800f2a4:	ed02 7a03 	vstr	s14, [r2, #-12]
 800f2a8:	ed83 2a04 	vstr	s4, [r3, #16]
 800f2ac:	edc3 7a03 	vstr	s15, [r3, #12]
 800f2b0:	f47f aefc 	bne.w	800f0ac <arm_cfft_radix8by4_f32+0x128>
 800f2b4:	9907      	ldr	r1, [sp, #28]
 800f2b6:	9803      	ldr	r0, [sp, #12]
 800f2b8:	00cb      	lsls	r3, r1, #3
 800f2ba:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800f2be:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800f2c2:	9103      	str	r1, [sp, #12]
 800f2c4:	9900      	ldr	r1, [sp, #0]
 800f2c6:	4419      	add	r1, r3
 800f2c8:	9100      	str	r1, [sp, #0]
 800f2ca:	9905      	ldr	r1, [sp, #20]
 800f2cc:	4419      	add	r1, r3
 800f2ce:	9105      	str	r1, [sp, #20]
 800f2d0:	9906      	ldr	r1, [sp, #24]
 800f2d2:	4419      	add	r1, r3
 800f2d4:	9106      	str	r1, [sp, #24]
 800f2d6:	9902      	ldr	r1, [sp, #8]
 800f2d8:	4419      	add	r1, r3
 800f2da:	9102      	str	r1, [sp, #8]
 800f2dc:	9901      	ldr	r1, [sp, #4]
 800f2de:	4419      	add	r1, r3
 800f2e0:	9b04      	ldr	r3, [sp, #16]
 800f2e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2e6:	9101      	str	r1, [sp, #4]
 800f2e8:	9304      	str	r3, [sp, #16]
 800f2ea:	9b00      	ldr	r3, [sp, #0]
 800f2ec:	9902      	ldr	r1, [sp, #8]
 800f2ee:	ed93 7a00 	vldr	s14, [r3]
 800f2f2:	edd1 7a00 	vldr	s15, [r1]
 800f2f6:	9a06      	ldr	r2, [sp, #24]
 800f2f8:	ee37 6a27 	vadd.f32	s12, s14, s15
 800f2fc:	9d01      	ldr	r5, [sp, #4]
 800f2fe:	edd2 6a00 	vldr	s13, [r2]
 800f302:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f306:	9b02      	ldr	r3, [sp, #8]
 800f308:	ee76 3a86 	vadd.f32	s7, s13, s12
 800f30c:	ed95 3a00 	vldr	s6, [r5]
 800f310:	ed93 5a01 	vldr	s10, [r3, #4]
 800f314:	ee36 6a66 	vsub.f32	s12, s12, s13
 800f318:	9b00      	ldr	r3, [sp, #0]
 800f31a:	ee73 3a83 	vadd.f32	s7, s7, s6
 800f31e:	edd5 2a01 	vldr	s5, [r5, #4]
 800f322:	ed93 4a01 	vldr	s8, [r3, #4]
 800f326:	ee36 6a43 	vsub.f32	s12, s12, s6
 800f32a:	9b00      	ldr	r3, [sp, #0]
 800f32c:	ee74 5a05 	vadd.f32	s11, s8, s10
 800f330:	edd2 7a01 	vldr	s15, [r2, #4]
 800f334:	edc3 3a00 	vstr	s7, [r3]
 800f338:	ee34 4a45 	vsub.f32	s8, s8, s10
 800f33c:	edd2 3a01 	vldr	s7, [r2, #4]
 800f340:	ee77 4a87 	vadd.f32	s9, s15, s14
 800f344:	ed95 2a01 	vldr	s4, [r5, #4]
 800f348:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800f34c:	9d05      	ldr	r5, [sp, #20]
 800f34e:	ee34 5a66 	vsub.f32	s10, s8, s13
 800f352:	9b00      	ldr	r3, [sp, #0]
 800f354:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800f358:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800f35c:	ee73 3a82 	vadd.f32	s7, s7, s4
 800f360:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f362:	ee35 5a03 	vadd.f32	s10, s10, s6
 800f366:	4621      	mov	r1, r4
 800f368:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800f36c:	edc3 3a01 	vstr	s7, [r3, #4]
 800f370:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f374:	edd5 3a00 	vldr	s7, [r5]
 800f378:	ee76 6a84 	vadd.f32	s13, s13, s8
 800f37c:	ed95 7a01 	vldr	s14, [r5, #4]
 800f380:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800f384:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800f388:	2304      	movs	r3, #4
 800f38a:	ee64 4a87 	vmul.f32	s9, s9, s14
 800f38e:	ee25 7a07 	vmul.f32	s14, s10, s14
 800f392:	ee25 5a23 	vmul.f32	s10, s10, s7
 800f396:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800f39a:	ee34 7a07 	vadd.f32	s14, s8, s14
 800f39e:	ee35 5a64 	vsub.f32	s10, s10, s9
 800f3a2:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800f3a6:	ed82 7a00 	vstr	s14, [r2]
 800f3aa:	ed82 5a01 	vstr	s10, [r2, #4]
 800f3ae:	9a03      	ldr	r2, [sp, #12]
 800f3b0:	edd2 4a01 	vldr	s9, [r2, #4]
 800f3b4:	ed92 7a00 	vldr	s14, [r2]
 800f3b8:	9a02      	ldr	r2, [sp, #8]
 800f3ba:	ee26 5a07 	vmul.f32	s10, s12, s14
 800f3be:	ee26 6a24 	vmul.f32	s12, s12, s9
 800f3c2:	ee25 7a87 	vmul.f32	s14, s11, s14
 800f3c6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800f3ca:	ee37 6a46 	vsub.f32	s12, s14, s12
 800f3ce:	ee75 5a25 	vadd.f32	s11, s10, s11
 800f3d2:	edc2 5a00 	vstr	s11, [r2]
 800f3d6:	ed82 6a01 	vstr	s12, [r2, #4]
 800f3da:	9a04      	ldr	r2, [sp, #16]
 800f3dc:	9d01      	ldr	r5, [sp, #4]
 800f3de:	edd2 5a01 	vldr	s11, [r2, #4]
 800f3e2:	ed92 7a00 	vldr	s14, [r2]
 800f3e6:	ee27 6a87 	vmul.f32	s12, s15, s14
 800f3ea:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f3ee:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f3f2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f3f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f3fa:	ee76 6a26 	vadd.f32	s13, s12, s13
 800f3fe:	edc5 7a01 	vstr	s15, [r5, #4]
 800f402:	edc5 6a00 	vstr	s13, [r5]
 800f406:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800f408:	686a      	ldr	r2, [r5, #4]
 800f40a:	f000 fb57 	bl	800fabc <arm_radix8_butterfly_f32>
 800f40e:	4630      	mov	r0, r6
 800f410:	4621      	mov	r1, r4
 800f412:	686a      	ldr	r2, [r5, #4]
 800f414:	2304      	movs	r3, #4
 800f416:	f000 fb51 	bl	800fabc <arm_radix8_butterfly_f32>
 800f41a:	4638      	mov	r0, r7
 800f41c:	4621      	mov	r1, r4
 800f41e:	686a      	ldr	r2, [r5, #4]
 800f420:	2304      	movs	r3, #4
 800f422:	f000 fb4b 	bl	800fabc <arm_radix8_butterfly_f32>
 800f426:	4621      	mov	r1, r4
 800f428:	686a      	ldr	r2, [r5, #4]
 800f42a:	2304      	movs	r3, #4
 800f42c:	9808      	ldr	r0, [sp, #32]
 800f42e:	b00d      	add	sp, #52	; 0x34
 800f430:	ecbd 8b04 	vpop	{d8-d9}
 800f434:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f438:	f000 bb40 	b.w	800fabc <arm_radix8_butterfly_f32>

0800f43c <arm_cfft_f32>:
 800f43c:	2a01      	cmp	r2, #1
 800f43e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f442:	4606      	mov	r6, r0
 800f444:	4617      	mov	r7, r2
 800f446:	460c      	mov	r4, r1
 800f448:	4698      	mov	r8, r3
 800f44a:	8805      	ldrh	r5, [r0, #0]
 800f44c:	d055      	beq.n	800f4fa <arm_cfft_f32+0xbe>
 800f44e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800f452:	d061      	beq.n	800f518 <arm_cfft_f32+0xdc>
 800f454:	d916      	bls.n	800f484 <arm_cfft_f32+0x48>
 800f456:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800f45a:	d01a      	beq.n	800f492 <arm_cfft_f32+0x56>
 800f45c:	d946      	bls.n	800f4ec <arm_cfft_f32+0xb0>
 800f45e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800f462:	d059      	beq.n	800f518 <arm_cfft_f32+0xdc>
 800f464:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800f468:	d105      	bne.n	800f476 <arm_cfft_f32+0x3a>
 800f46a:	2301      	movs	r3, #1
 800f46c:	6872      	ldr	r2, [r6, #4]
 800f46e:	4629      	mov	r1, r5
 800f470:	4620      	mov	r0, r4
 800f472:	f000 fb23 	bl	800fabc <arm_radix8_butterfly_f32>
 800f476:	f1b8 0f00 	cmp.w	r8, #0
 800f47a:	d111      	bne.n	800f4a0 <arm_cfft_f32+0x64>
 800f47c:	2f01      	cmp	r7, #1
 800f47e:	d016      	beq.n	800f4ae <arm_cfft_f32+0x72>
 800f480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f484:	2d20      	cmp	r5, #32
 800f486:	d047      	beq.n	800f518 <arm_cfft_f32+0xdc>
 800f488:	d934      	bls.n	800f4f4 <arm_cfft_f32+0xb8>
 800f48a:	2d40      	cmp	r5, #64	; 0x40
 800f48c:	d0ed      	beq.n	800f46a <arm_cfft_f32+0x2e>
 800f48e:	2d80      	cmp	r5, #128	; 0x80
 800f490:	d1f1      	bne.n	800f476 <arm_cfft_f32+0x3a>
 800f492:	4621      	mov	r1, r4
 800f494:	4630      	mov	r0, r6
 800f496:	f7ff fca9 	bl	800edec <arm_cfft_radix8by2_f32>
 800f49a:	f1b8 0f00 	cmp.w	r8, #0
 800f49e:	d0ed      	beq.n	800f47c <arm_cfft_f32+0x40>
 800f4a0:	68b2      	ldr	r2, [r6, #8]
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	89b1      	ldrh	r1, [r6, #12]
 800f4a6:	f000 f83f 	bl	800f528 <arm_bitreversal_32>
 800f4aa:	2f01      	cmp	r7, #1
 800f4ac:	d1e8      	bne.n	800f480 <arm_cfft_f32+0x44>
 800f4ae:	ee07 5a90 	vmov	s15, r5
 800f4b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f4b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4ba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4be:	2d00      	cmp	r5, #0
 800f4c0:	d0de      	beq.n	800f480 <arm_cfft_f32+0x44>
 800f4c2:	f104 0108 	add.w	r1, r4, #8
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	ed11 7a02 	vldr	s14, [r1, #-8]
 800f4cc:	3301      	adds	r3, #1
 800f4ce:	ed51 7a01 	vldr	s15, [r1, #-4]
 800f4d2:	3108      	adds	r1, #8
 800f4d4:	429d      	cmp	r5, r3
 800f4d6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f4da:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800f4de:	ed01 7a04 	vstr	s14, [r1, #-16]
 800f4e2:	ed41 7a03 	vstr	s15, [r1, #-12]
 800f4e6:	d1ef      	bne.n	800f4c8 <arm_cfft_f32+0x8c>
 800f4e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4ec:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800f4f0:	d0bb      	beq.n	800f46a <arm_cfft_f32+0x2e>
 800f4f2:	e7c0      	b.n	800f476 <arm_cfft_f32+0x3a>
 800f4f4:	2d10      	cmp	r5, #16
 800f4f6:	d0cc      	beq.n	800f492 <arm_cfft_f32+0x56>
 800f4f8:	e7bd      	b.n	800f476 <arm_cfft_f32+0x3a>
 800f4fa:	b195      	cbz	r5, 800f522 <arm_cfft_f32+0xe6>
 800f4fc:	f101 030c 	add.w	r3, r1, #12
 800f500:	2200      	movs	r2, #0
 800f502:	ed53 7a02 	vldr	s15, [r3, #-8]
 800f506:	3201      	adds	r2, #1
 800f508:	3308      	adds	r3, #8
 800f50a:	eef1 7a67 	vneg.f32	s15, s15
 800f50e:	4295      	cmp	r5, r2
 800f510:	ed43 7a04 	vstr	s15, [r3, #-16]
 800f514:	d1f5      	bne.n	800f502 <arm_cfft_f32+0xc6>
 800f516:	e79a      	b.n	800f44e <arm_cfft_f32+0x12>
 800f518:	4621      	mov	r1, r4
 800f51a:	4630      	mov	r0, r6
 800f51c:	f7ff fd32 	bl	800ef84 <arm_cfft_radix8by4_f32>
 800f520:	e7a9      	b.n	800f476 <arm_cfft_f32+0x3a>
 800f522:	2b00      	cmp	r3, #0
 800f524:	d0ac      	beq.n	800f480 <arm_cfft_f32+0x44>
 800f526:	e7bb      	b.n	800f4a0 <arm_cfft_f32+0x64>

0800f528 <arm_bitreversal_32>:
 800f528:	b321      	cbz	r1, 800f574 <arm_bitreversal_32+0x4c>
 800f52a:	f102 0c02 	add.w	ip, r2, #2
 800f52e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f532:	4690      	mov	r8, r2
 800f534:	2500      	movs	r5, #0
 800f536:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800f53a:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800f53e:	3502      	adds	r5, #2
 800f540:	08a4      	lsrs	r4, r4, #2
 800f542:	089b      	lsrs	r3, r3, #2
 800f544:	428d      	cmp	r5, r1
 800f546:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800f54a:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800f54e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800f552:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800f556:	f107 0704 	add.w	r7, r7, #4
 800f55a:	f106 0604 	add.w	r6, r6, #4
 800f55e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800f562:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800f566:	59c4      	ldr	r4, [r0, r7]
 800f568:	5983      	ldr	r3, [r0, r6]
 800f56a:	51c3      	str	r3, [r0, r7]
 800f56c:	5184      	str	r4, [r0, r6]
 800f56e:	d3e2      	bcc.n	800f536 <arm_bitreversal_32+0xe>
 800f570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f574:	4770      	bx	lr
 800f576:	bf00      	nop

0800f578 <arm_fir_decimate_init_f32>:
 800f578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f57c:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 800f580:	fbbc f4f2 	udiv	r4, ip, r2
 800f584:	fb02 c414 	mls	r4, r2, r4, ip
 800f588:	b99c      	cbnz	r4, 800f5b2 <arm_fir_decimate_init_f32+0x3a>
 800f58a:	460f      	mov	r7, r1
 800f58c:	4616      	mov	r6, r2
 800f58e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800f592:	4605      	mov	r5, r0
 800f594:	443a      	add	r2, r7
 800f596:	8069      	strh	r1, [r5, #2]
 800f598:	6043      	str	r3, [r0, #4]
 800f59a:	4621      	mov	r1, r4
 800f59c:	4462      	add	r2, ip
 800f59e:	4640      	mov	r0, r8
 800f5a0:	0092      	lsls	r2, r2, #2
 800f5a2:	f000 fd89 	bl	80100b8 <memset>
 800f5a6:	4620      	mov	r0, r4
 800f5a8:	f8c5 8008 	str.w	r8, [r5, #8]
 800f5ac:	702e      	strb	r6, [r5, #0]
 800f5ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5b2:	f06f 0001 	mvn.w	r0, #1
 800f5b6:	e7fa      	b.n	800f5ae <arm_fir_decimate_init_f32+0x36>

0800f5b8 <arm_fir_decimate_f32>:
 800f5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5bc:	4605      	mov	r5, r0
 800f5be:	b08d      	sub	sp, #52	; 0x34
 800f5c0:	4694      	mov	ip, r2
 800f5c2:	782c      	ldrb	r4, [r5, #0]
 800f5c4:	886f      	ldrh	r7, [r5, #2]
 800f5c6:	9001      	str	r0, [sp, #4]
 800f5c8:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800f5cc:	68ae      	ldr	r6, [r5, #8]
 800f5ce:	4438      	add	r0, r7
 800f5d0:	686d      	ldr	r5, [r5, #4]
 800f5d2:	9207      	str	r2, [sp, #28]
 800f5d4:	970a      	str	r7, [sp, #40]	; 0x28
 800f5d6:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 800f5da:	9508      	str	r5, [sp, #32]
 800f5dc:	fbb3 f3f4 	udiv	r3, r3, r4
 800f5e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f5e2:	089b      	lsrs	r3, r3, #2
 800f5e4:	9309      	str	r3, [sp, #36]	; 0x24
 800f5e6:	f000 80ef 	beq.w	800f7c8 <arm_fir_decimate_f32+0x210>
 800f5ea:	08ba      	lsrs	r2, r7, #2
 800f5ec:	462b      	mov	r3, r5
 800f5ee:	3510      	adds	r5, #16
 800f5f0:	f007 0703 	and.w	r7, r7, #3
 800f5f4:	9205      	str	r2, [sp, #20]
 800f5f6:	0112      	lsls	r2, r2, #4
 800f5f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f5fa:	f10c 0910 	add.w	r9, ip, #16
 800f5fe:	4413      	add	r3, r2
 800f600:	9100      	str	r1, [sp, #0]
 800f602:	eb05 0e02 	add.w	lr, r5, r2
 800f606:	4611      	mov	r1, r2
 800f608:	9503      	str	r5, [sp, #12]
 800f60a:	9704      	str	r7, [sp, #16]
 800f60c:	9002      	str	r0, [sp, #8]
 800f60e:	9306      	str	r3, [sp, #24]
 800f610:	00a4      	lsls	r4, r4, #2
 800f612:	4658      	mov	r0, fp
 800f614:	9a00      	ldr	r2, [sp, #0]
 800f616:	4623      	mov	r3, r4
 800f618:	f852 5b04 	ldr.w	r5, [r2], #4
 800f61c:	3b01      	subs	r3, #1
 800f61e:	f840 5b04 	str.w	r5, [r0], #4
 800f622:	d1f9      	bne.n	800f618 <arm_fir_decimate_f32+0x60>
 800f624:	9b01      	ldr	r3, [sp, #4]
 800f626:	00a4      	lsls	r4, r4, #2
 800f628:	eddf 0abe 	vldr	s1, [pc, #760]	; 800f924 <arm_fir_decimate_f32+0x36c>
 800f62c:	f893 8000 	ldrb.w	r8, [r3]
 800f630:	44a3      	add	fp, r4
 800f632:	9b00      	ldr	r3, [sp, #0]
 800f634:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800f638:	4423      	add	r3, r4
 800f63a:	eb06 0708 	add.w	r7, r6, r8
 800f63e:	9300      	str	r3, [sp, #0]
 800f640:	eb07 0c08 	add.w	ip, r7, r8
 800f644:	9b05      	ldr	r3, [sp, #20]
 800f646:	eb0c 0a08 	add.w	sl, ip, r8
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	f000 815c 	beq.w	800f908 <arm_fir_decimate_f32+0x350>
 800f650:	eef0 4a60 	vmov.f32	s9, s1
 800f654:	9b03      	ldr	r3, [sp, #12]
 800f656:	eef0 7a60 	vmov.f32	s15, s1
 800f65a:	f106 0510 	add.w	r5, r6, #16
 800f65e:	eeb0 7a60 	vmov.f32	s14, s1
 800f662:	f107 0410 	add.w	r4, r7, #16
 800f666:	f10c 0010 	add.w	r0, ip, #16
 800f66a:	f10a 0210 	add.w	r2, sl, #16
 800f66e:	ed53 5a04 	vldr	s11, [r3, #-16]
 800f672:	3310      	adds	r3, #16
 800f674:	ed12 5a04 	vldr	s10, [r2, #-16]
 800f678:	3510      	adds	r5, #16
 800f67a:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800f67e:	3410      	adds	r4, #16
 800f680:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 800f684:	3010      	adds	r0, #16
 800f686:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800f68a:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800f68e:	ee25 1a81 	vmul.f32	s2, s11, s2
 800f692:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800f696:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800f69a:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 800f69e:	ee65 5a85 	vmul.f32	s11, s11, s10
 800f6a2:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 800f6a6:	ed12 5a03 	vldr	s10, [r2, #-12]
 800f6aa:	ee36 7a87 	vadd.f32	s14, s13, s14
 800f6ae:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800f6b2:	ee73 1aa4 	vadd.f32	s3, s7, s9
 800f6b6:	ee26 2a02 	vmul.f32	s4, s12, s4
 800f6ba:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800f6be:	ee31 1a27 	vadd.f32	s2, s2, s15
 800f6c2:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800f6c6:	ee66 7a22 	vmul.f32	s15, s12, s5
 800f6ca:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800f6ce:	ee26 3a03 	vmul.f32	s6, s12, s6
 800f6d2:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 800f6d6:	ee75 5aa0 	vadd.f32	s11, s11, s1
 800f6da:	ed52 0a02 	vldr	s1, [r2, #-8]
 800f6de:	ee26 6a05 	vmul.f32	s12, s12, s10
 800f6e2:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800f6e6:	ee72 2a07 	vadd.f32	s5, s4, s14
 800f6ea:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 800f6ee:	ee77 7a81 	vadd.f32	s15, s15, s2
 800f6f2:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 800f6f6:	ee33 3a21 	vadd.f32	s6, s6, s3
 800f6fa:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 800f6fe:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800f702:	ed52 1a01 	vldr	s3, [r2, #-4]
 800f706:	ee26 4a84 	vmul.f32	s8, s13, s8
 800f70a:	459e      	cmp	lr, r3
 800f70c:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800f710:	f102 0210 	add.w	r2, r2, #16
 800f714:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800f718:	ee36 6a25 	vadd.f32	s12, s12, s11
 800f71c:	ee25 7a07 	vmul.f32	s14, s10, s14
 800f720:	ee34 4a27 	vadd.f32	s8, s8, s15
 800f724:	ee74 4a83 	vadd.f32	s9, s9, s6
 800f728:	ee65 7a01 	vmul.f32	s15, s10, s2
 800f72c:	ee25 3a02 	vmul.f32	s6, s10, s4
 800f730:	ee73 3aa2 	vadd.f32	s7, s7, s5
 800f734:	ee76 6a86 	vadd.f32	s13, s13, s12
 800f738:	ee25 5a21 	vmul.f32	s10, s10, s3
 800f73c:	ee37 7a23 	vadd.f32	s14, s14, s7
 800f740:	ee77 7a84 	vadd.f32	s15, s15, s8
 800f744:	ee73 4a24 	vadd.f32	s9, s6, s9
 800f748:	ee75 0a26 	vadd.f32	s1, s10, s13
 800f74c:	d18f      	bne.n	800f66e <arm_fir_decimate_f32+0xb6>
 800f74e:	440e      	add	r6, r1
 800f750:	440f      	add	r7, r1
 800f752:	448c      	add	ip, r1
 800f754:	eb0a 0001 	add.w	r0, sl, r1
 800f758:	9a06      	ldr	r2, [sp, #24]
 800f75a:	9b04      	ldr	r3, [sp, #16]
 800f75c:	b1db      	cbz	r3, 800f796 <arm_fir_decimate_f32+0x1de>
 800f75e:	ecb2 5a01 	vldmia	r2!, {s10}
 800f762:	3b01      	subs	r3, #1
 800f764:	ecf6 2a01 	vldmia	r6!, {s5}
 800f768:	ecf7 3a01 	vldmia	r7!, {s7}
 800f76c:	ecbc 4a01 	vldmia	ip!, {s8}
 800f770:	ee65 2a22 	vmul.f32	s5, s10, s5
 800f774:	ecf0 6a01 	vldmia	r0!, {s13}
 800f778:	ee65 3a23 	vmul.f32	s7, s10, s7
 800f77c:	ee25 4a04 	vmul.f32	s8, s10, s8
 800f780:	ee25 5a26 	vmul.f32	s10, s10, s13
 800f784:	ee37 7a22 	vadd.f32	s14, s14, s5
 800f788:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800f78c:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f790:	ee70 0a85 	vadd.f32	s1, s1, s10
 800f794:	d1e3      	bne.n	800f75e <arm_fir_decimate_f32+0x1a6>
 800f796:	9b02      	ldr	r3, [sp, #8]
 800f798:	eb0a 0608 	add.w	r6, sl, r8
 800f79c:	ed09 7a04 	vstr	s14, [r9, #-16]
 800f7a0:	f109 0910 	add.w	r9, r9, #16
 800f7a4:	3b01      	subs	r3, #1
 800f7a6:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 800f7aa:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 800f7ae:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 800f7b2:	9302      	str	r3, [sp, #8]
 800f7b4:	d002      	beq.n	800f7bc <arm_fir_decimate_f32+0x204>
 800f7b6:	9b01      	ldr	r3, [sp, #4]
 800f7b8:	781c      	ldrb	r4, [r3, #0]
 800f7ba:	e729      	b.n	800f610 <arm_fir_decimate_f32+0x58>
 800f7bc:	9b07      	ldr	r3, [sp, #28]
 800f7be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7c0:	9900      	ldr	r1, [sp, #0]
 800f7c2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800f7c6:	9307      	str	r3, [sp, #28]
 800f7c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7ca:	f013 0803 	ands.w	r8, r3, #3
 800f7ce:	d067      	beq.n	800f8a0 <arm_fir_decimate_f32+0x2e8>
 800f7d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7d2:	9808      	ldr	r0, [sp, #32]
 800f7d4:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800f7d8:	9d07      	ldr	r5, [sp, #28]
 800f7da:	4602      	mov	r2, r0
 800f7dc:	f003 0703 	and.w	r7, r3, #3
 800f7e0:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 800f7e4:	f8cd e000 	str.w	lr, [sp]
 800f7e8:	3210      	adds	r2, #16
 800f7ea:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 800f7ee:	eb00 090c 	add.w	r9, r0, ip
 800f7f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f7f6:	eb02 040c 	add.w	r4, r2, ip
 800f7fa:	46aa      	mov	sl, r5
 800f7fc:	9203      	str	r2, [sp, #12]
 800f7fe:	f89e 5000 	ldrb.w	r5, [lr]
 800f802:	4658      	mov	r0, fp
 800f804:	460a      	mov	r2, r1
 800f806:	462b      	mov	r3, r5
 800f808:	ecf2 7a01 	vldmia	r2!, {s15}
 800f80c:	3b01      	subs	r3, #1
 800f80e:	ece0 7a01 	vstmia	r0!, {s15}
 800f812:	d1f9      	bne.n	800f808 <arm_fir_decimate_f32+0x250>
 800f814:	00ad      	lsls	r5, r5, #2
 800f816:	9b00      	ldr	r3, [sp, #0]
 800f818:	4429      	add	r1, r5
 800f81a:	44ab      	add	fp, r5
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d07c      	beq.n	800f91a <arm_fir_decimate_f32+0x362>
 800f820:	9b03      	ldr	r3, [sp, #12]
 800f822:	f106 0210 	add.w	r2, r6, #16
 800f826:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800f924 <arm_fir_decimate_f32+0x36c>
 800f82a:	ed13 7a04 	vldr	s14, [r3, #-16]
 800f82e:	3310      	adds	r3, #16
 800f830:	ed52 6a04 	vldr	s13, [r2, #-16]
 800f834:	3210      	adds	r2, #16
 800f836:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800f83a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f83e:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 800f842:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800f846:	ee26 6a25 	vmul.f32	s12, s12, s11
 800f84a:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 800f84e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f852:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 800f856:	ee26 7a85 	vmul.f32	s14, s13, s10
 800f85a:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 800f85e:	429c      	cmp	r4, r3
 800f860:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f864:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800f868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f86c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f870:	d1db      	bne.n	800f82a <arm_fir_decimate_f32+0x272>
 800f872:	eb06 000c 	add.w	r0, r6, ip
 800f876:	464a      	mov	r2, r9
 800f878:	b157      	cbz	r7, 800f890 <arm_fir_decimate_f32+0x2d8>
 800f87a:	463b      	mov	r3, r7
 800f87c:	ecb2 7a01 	vldmia	r2!, {s14}
 800f880:	3b01      	subs	r3, #1
 800f882:	ecf0 6a01 	vldmia	r0!, {s13}
 800f886:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f88a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f88e:	d1f5      	bne.n	800f87c <arm_fir_decimate_f32+0x2c4>
 800f890:	f89e 3000 	ldrb.w	r3, [lr]
 800f894:	ecea 7a01 	vstmia	sl!, {s15}
 800f898:	45c2      	cmp	sl, r8
 800f89a:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800f89e:	d1ae      	bne.n	800f7fe <arm_fir_decimate_f32+0x246>
 800f8a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8a2:	1e5c      	subs	r4, r3, #1
 800f8a4:	9b01      	ldr	r3, [sp, #4]
 800f8a6:	08a5      	lsrs	r5, r4, #2
 800f8a8:	689f      	ldr	r7, [r3, #8]
 800f8aa:	d01d      	beq.n	800f8e8 <arm_fir_decimate_f32+0x330>
 800f8ac:	f106 0210 	add.w	r2, r6, #16
 800f8b0:	f107 0310 	add.w	r3, r7, #16
 800f8b4:	4629      	mov	r1, r5
 800f8b6:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800f8ba:	3901      	subs	r1, #1
 800f8bc:	f102 0210 	add.w	r2, r2, #16
 800f8c0:	f103 0310 	add.w	r3, r3, #16
 800f8c4:	f843 0c20 	str.w	r0, [r3, #-32]
 800f8c8:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800f8cc:	f843 0c1c 	str.w	r0, [r3, #-28]
 800f8d0:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800f8d4:	f843 0c18 	str.w	r0, [r3, #-24]
 800f8d8:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800f8dc:	f843 0c14 	str.w	r0, [r3, #-20]
 800f8e0:	d1e9      	bne.n	800f8b6 <arm_fir_decimate_f32+0x2fe>
 800f8e2:	012d      	lsls	r5, r5, #4
 800f8e4:	442e      	add	r6, r5
 800f8e6:	442f      	add	r7, r5
 800f8e8:	f014 0403 	ands.w	r4, r4, #3
 800f8ec:	d009      	beq.n	800f902 <arm_fir_decimate_f32+0x34a>
 800f8ee:	6833      	ldr	r3, [r6, #0]
 800f8f0:	3c01      	subs	r4, #1
 800f8f2:	603b      	str	r3, [r7, #0]
 800f8f4:	d005      	beq.n	800f902 <arm_fir_decimate_f32+0x34a>
 800f8f6:	6873      	ldr	r3, [r6, #4]
 800f8f8:	2c01      	cmp	r4, #1
 800f8fa:	607b      	str	r3, [r7, #4]
 800f8fc:	d001      	beq.n	800f902 <arm_fir_decimate_f32+0x34a>
 800f8fe:	68b3      	ldr	r3, [r6, #8]
 800f900:	60bb      	str	r3, [r7, #8]
 800f902:	b00d      	add	sp, #52	; 0x34
 800f904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f908:	4650      	mov	r0, sl
 800f90a:	9a08      	ldr	r2, [sp, #32]
 800f90c:	eef0 4a60 	vmov.f32	s9, s1
 800f910:	eef0 7a60 	vmov.f32	s15, s1
 800f914:	eeb0 7a60 	vmov.f32	s14, s1
 800f918:	e71f      	b.n	800f75a <arm_fir_decimate_f32+0x1a2>
 800f91a:	9a08      	ldr	r2, [sp, #32]
 800f91c:	4630      	mov	r0, r6
 800f91e:	eddf 7a01 	vldr	s15, [pc, #4]	; 800f924 <arm_fir_decimate_f32+0x36c>
 800f922:	e7a9      	b.n	800f878 <arm_fir_decimate_f32+0x2c0>
 800f924:	00000000 	.word	0x00000000

0800f928 <arm_cmplx_mult_cmplx_f32>:
 800f928:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800f92c:	b4f0      	push	{r4, r5, r6, r7}
 800f92e:	d073      	beq.n	800fa18 <arm_cmplx_mult_cmplx_f32+0xf0>
 800f930:	f100 0620 	add.w	r6, r0, #32
 800f934:	f101 0520 	add.w	r5, r1, #32
 800f938:	f102 0420 	add.w	r4, r2, #32
 800f93c:	4667      	mov	r7, ip
 800f93e:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 800f942:	3f01      	subs	r7, #1
 800f944:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 800f948:	f105 0520 	add.w	r5, r5, #32
 800f94c:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 800f950:	f106 0620 	add.w	r6, r6, #32
 800f954:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 800f958:	f104 0420 	add.w	r4, r4, #32
 800f95c:	ee27 6a87 	vmul.f32	s12, s15, s14
 800f960:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f964:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f968:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f96c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f970:	ee76 6a66 	vsub.f32	s13, s12, s13
 800f974:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 800f978:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 800f97c:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 800f980:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 800f984:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 800f988:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 800f98c:	ee27 6a87 	vmul.f32	s12, s15, s14
 800f990:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f994:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f998:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f99c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f9a0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800f9a4:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800f9a8:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 800f9ac:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 800f9b0:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 800f9b4:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 800f9b8:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 800f9bc:	ee27 6a87 	vmul.f32	s12, s15, s14
 800f9c0:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f9c4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f9c8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f9cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f9d0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800f9d4:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 800f9d8:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 800f9dc:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800f9e0:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 800f9e4:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 800f9e8:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 800f9ec:	ee27 6a87 	vmul.f32	s12, s15, s14
 800f9f0:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f9f4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f9f8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f9fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fa00:	ee76 6a66 	vsub.f32	s13, s12, s13
 800fa04:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800fa08:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 800fa0c:	d197      	bne.n	800f93e <arm_cmplx_mult_cmplx_f32+0x16>
 800fa0e:	ea4f 144c 	mov.w	r4, ip, lsl #5
 800fa12:	4420      	add	r0, r4
 800fa14:	4421      	add	r1, r4
 800fa16:	4422      	add	r2, r4
 800fa18:	f013 0303 	ands.w	r3, r3, #3
 800fa1c:	d04b      	beq.n	800fab6 <arm_cmplx_mult_cmplx_f32+0x18e>
 800fa1e:	edd0 5a00 	vldr	s11, [r0]
 800fa22:	3b01      	subs	r3, #1
 800fa24:	edd1 7a00 	vldr	s15, [r1]
 800fa28:	edd0 6a01 	vldr	s13, [r0, #4]
 800fa2c:	ed91 7a01 	vldr	s14, [r1, #4]
 800fa30:	ee27 6aa5 	vmul.f32	s12, s15, s11
 800fa34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fa38:	ee67 6a26 	vmul.f32	s13, s14, s13
 800fa3c:	ee27 7a25 	vmul.f32	s14, s14, s11
 800fa40:	ee76 6a66 	vsub.f32	s13, s12, s13
 800fa44:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fa48:	edc2 6a00 	vstr	s13, [r2]
 800fa4c:	edc2 7a01 	vstr	s15, [r2, #4]
 800fa50:	d031      	beq.n	800fab6 <arm_cmplx_mult_cmplx_f32+0x18e>
 800fa52:	edd0 7a02 	vldr	s15, [r0, #8]
 800fa56:	2b01      	cmp	r3, #1
 800fa58:	ed91 7a02 	vldr	s14, [r1, #8]
 800fa5c:	edd0 6a03 	vldr	s13, [r0, #12]
 800fa60:	edd1 5a03 	vldr	s11, [r1, #12]
 800fa64:	ee27 6a87 	vmul.f32	s12, s15, s14
 800fa68:	ee26 7a87 	vmul.f32	s14, s13, s14
 800fa6c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800fa70:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800fa74:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fa78:	ee76 6a66 	vsub.f32	s13, s12, s13
 800fa7c:	edc2 7a03 	vstr	s15, [r2, #12]
 800fa80:	edc2 6a02 	vstr	s13, [r2, #8]
 800fa84:	d017      	beq.n	800fab6 <arm_cmplx_mult_cmplx_f32+0x18e>
 800fa86:	edd0 7a04 	vldr	s15, [r0, #16]
 800fa8a:	ed91 7a04 	vldr	s14, [r1, #16]
 800fa8e:	edd0 6a05 	vldr	s13, [r0, #20]
 800fa92:	edd1 5a05 	vldr	s11, [r1, #20]
 800fa96:	ee27 6a87 	vmul.f32	s12, s15, s14
 800fa9a:	ee26 7a87 	vmul.f32	s14, s13, s14
 800fa9e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800faa2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800faa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800faaa:	ee76 6a66 	vsub.f32	s13, s12, s13
 800faae:	edc2 7a05 	vstr	s15, [r2, #20]
 800fab2:	edc2 6a04 	vstr	s13, [r2, #16]
 800fab6:	bcf0      	pop	{r4, r5, r6, r7}
 800fab8:	4770      	bx	lr
 800faba:	bf00      	nop

0800fabc <arm_radix8_butterfly_f32>:
 800fabc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fac0:	ed2d 8b10 	vpush	{d8-d15}
 800fac4:	b095      	sub	sp, #84	; 0x54
 800fac6:	468a      	mov	sl, r1
 800fac8:	468b      	mov	fp, r1
 800faca:	eddf 8abb 	vldr	s17, [pc, #748]	; 800fdb8 <arm_radix8_butterfly_f32+0x2fc>
 800face:	9012      	str	r0, [sp, #72]	; 0x48
 800fad0:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800fad4:	4603      	mov	r3, r0
 800fad6:	3304      	adds	r3, #4
 800fad8:	9313      	str	r3, [sp, #76]	; 0x4c
 800fada:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800fade:	9912      	ldr	r1, [sp, #72]	; 0x48
 800fae0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800fae4:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800fae8:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800faec:	920f      	str	r2, [sp, #60]	; 0x3c
 800faee:	9303      	str	r3, [sp, #12]
 800faf0:	0153      	lsls	r3, r2, #5
 800faf2:	0114      	lsls	r4, r2, #4
 800faf4:	eba9 0002 	sub.w	r0, r9, r2
 800faf8:	18ce      	adds	r6, r1, r3
 800fafa:	9302      	str	r3, [sp, #8]
 800fafc:	0097      	lsls	r7, r2, #2
 800fafe:	4613      	mov	r3, r2
 800fb00:	eb06 0509 	add.w	r5, r6, r9
 800fb04:	9004      	str	r0, [sp, #16]
 800fb06:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800fb0a:	1bd2      	subs	r2, r2, r7
 800fb0c:	eb05 0109 	add.w	r1, r5, r9
 800fb10:	441f      	add	r7, r3
 800fb12:	9405      	str	r4, [sp, #20]
 800fb14:	f109 0004 	add.w	r0, r9, #4
 800fb18:	9101      	str	r1, [sp, #4]
 800fb1a:	1d21      	adds	r1, r4, #4
 800fb1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fb1e:	f04f 0e00 	mov.w	lr, #0
 800fb22:	9c01      	ldr	r4, [sp, #4]
 800fb24:	4418      	add	r0, r3
 800fb26:	4419      	add	r1, r3
 800fb28:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800fb2c:	9b02      	ldr	r3, [sp, #8]
 800fb2e:	00fc      	lsls	r4, r7, #3
 800fb30:	18d7      	adds	r7, r2, r3
 800fb32:	9b04      	ldr	r3, [sp, #16]
 800fb34:	9406      	str	r4, [sp, #24]
 800fb36:	00db      	lsls	r3, r3, #3
 800fb38:	9c01      	ldr	r4, [sp, #4]
 800fb3a:	9307      	str	r3, [sp, #28]
 800fb3c:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800fb40:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800fb44:	9304      	str	r3, [sp, #16]
 800fb46:	9b03      	ldr	r3, [sp, #12]
 800fb48:	edd6 6a00 	vldr	s13, [r6]
 800fb4c:	44de      	add	lr, fp
 800fb4e:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800fb52:	ed94 7a00 	vldr	s14, [r4]
 800fb56:	45f2      	cmp	sl, lr
 800fb58:	ed10 6a01 	vldr	s12, [r0, #-4]
 800fb5c:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800fb60:	edd5 2a00 	vldr	s5, [r5]
 800fb64:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fb68:	edd7 3a00 	vldr	s7, [r7]
 800fb6c:	ed11 5a01 	vldr	s10, [r1, #-4]
 800fb70:	ee36 3a22 	vadd.f32	s6, s12, s5
 800fb74:	edd2 6a00 	vldr	s13, [r2]
 800fb78:	ee75 5a07 	vadd.f32	s11, s10, s14
 800fb7c:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800fb80:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800fb84:	ee72 4a25 	vadd.f32	s9, s4, s11
 800fb88:	ee73 3a04 	vadd.f32	s7, s6, s8
 800fb8c:	ee35 5a47 	vsub.f32	s10, s10, s14
 800fb90:	ee36 7a62 	vsub.f32	s14, s12, s5
 800fb94:	ee32 2a65 	vsub.f32	s4, s4, s11
 800fb98:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800fb9c:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800fba0:	ee37 6a66 	vsub.f32	s12, s14, s13
 800fba4:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800fba8:	ee33 3a44 	vsub.f32	s6, s6, s8
 800fbac:	edc6 4a00 	vstr	s9, [r6]
 800fbb0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800fbb4:	ed97 4a01 	vldr	s8, [r7, #4]
 800fbb8:	ee66 6a28 	vmul.f32	s13, s12, s17
 800fbbc:	edd0 5a00 	vldr	s11, [r0]
 800fbc0:	ed95 6a01 	vldr	s12, [r5, #4]
 800fbc4:	ee27 7a28 	vmul.f32	s14, s14, s17
 800fbc8:	edd2 3a01 	vldr	s7, [r2, #4]
 800fbcc:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800fbd0:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800fbd4:	ed96 1a01 	vldr	s2, [r6, #4]
 800fbd8:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800fbdc:	edd4 0a01 	vldr	s1, [r4, #4]
 800fbe0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fbe4:	eddc 6a00 	vldr	s13, [ip]
 800fbe8:	ee75 5a86 	vadd.f32	s11, s11, s12
 800fbec:	ed91 6a00 	vldr	s12, [r1]
 800fbf0:	ee73 3a84 	vadd.f32	s7, s7, s8
 800fbf4:	ee74 1a80 	vadd.f32	s3, s9, s0
 800fbf8:	ee36 4a81 	vadd.f32	s8, s13, s2
 800fbfc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800fc00:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800fc04:	ee36 1a20 	vadd.f32	s2, s12, s1
 800fc08:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800fc0c:	ee36 6a60 	vsub.f32	s12, s12, s1
 800fc10:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800fc14:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800fc18:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800fc1c:	ee74 3a01 	vadd.f32	s7, s8, s2
 800fc20:	ee34 4a41 	vsub.f32	s8, s8, s2
 800fc24:	ee36 1a21 	vadd.f32	s2, s12, s3
 800fc28:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800fc2c:	ee36 6a61 	vsub.f32	s12, s12, s3
 800fc30:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800fc34:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800fc38:	ed8c 0a00 	vstr	s0, [ip]
 800fc3c:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800fc40:	449c      	add	ip, r3
 800fc42:	ee75 4a07 	vadd.f32	s9, s10, s14
 800fc46:	edc6 3a01 	vstr	s7, [r6, #4]
 800fc4a:	ee35 7a47 	vsub.f32	s14, s10, s14
 800fc4e:	441e      	add	r6, r3
 800fc50:	ee32 5a25 	vadd.f32	s10, s4, s11
 800fc54:	ee72 5a65 	vsub.f32	s11, s4, s11
 800fc58:	ee72 3a81 	vadd.f32	s7, s5, s2
 800fc5c:	ed01 5a01 	vstr	s10, [r1, #-4]
 800fc60:	ee34 2a43 	vsub.f32	s4, s8, s6
 800fc64:	edc4 5a00 	vstr	s11, [r4]
 800fc68:	ee37 5a86 	vadd.f32	s10, s15, s12
 800fc6c:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800fc70:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fc74:	ed81 2a00 	vstr	s4, [r1]
 800fc78:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800fc7c:	4419      	add	r1, r3
 800fc7e:	ee33 4a04 	vadd.f32	s8, s6, s8
 800fc82:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800fc86:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800fc8a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800fc8e:	ed84 4a01 	vstr	s8, [r4, #4]
 800fc92:	ed40 3a01 	vstr	s7, [r0, #-4]
 800fc96:	441c      	add	r4, r3
 800fc98:	edc7 2a00 	vstr	s5, [r7]
 800fc9c:	ed85 5a00 	vstr	s10, [r5]
 800fca0:	edc2 7a00 	vstr	s15, [r2]
 800fca4:	edc0 5a00 	vstr	s11, [r0]
 800fca8:	4418      	add	r0, r3
 800fcaa:	edc7 4a01 	vstr	s9, [r7, #4]
 800fcae:	441f      	add	r7, r3
 800fcb0:	ed85 6a01 	vstr	s12, [r5, #4]
 800fcb4:	441d      	add	r5, r3
 800fcb6:	ed82 7a01 	vstr	s14, [r2, #4]
 800fcba:	441a      	add	r2, r3
 800fcbc:	f63f af44 	bhi.w	800fb48 <arm_radix8_butterfly_f32+0x8c>
 800fcc0:	469c      	mov	ip, r3
 800fcc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fcc4:	2b07      	cmp	r3, #7
 800fcc6:	f240 81b6 	bls.w	8010036 <arm_radix8_butterfly_f32+0x57a>
 800fcca:	9a02      	ldr	r2, [sp, #8]
 800fccc:	f109 0608 	add.w	r6, r9, #8
 800fcd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fcd2:	f108 0408 	add.w	r4, r8, #8
 800fcd6:	3208      	adds	r2, #8
 800fcd8:	9f06      	ldr	r7, [sp, #24]
 800fcda:	9d04      	ldr	r5, [sp, #16]
 800fcdc:	189a      	adds	r2, r3, r2
 800fcde:	3708      	adds	r7, #8
 800fce0:	3508      	adds	r5, #8
 800fce2:	9807      	ldr	r0, [sp, #28]
 800fce4:	920c      	str	r2, [sp, #48]	; 0x30
 800fce6:	199a      	adds	r2, r3, r6
 800fce8:	9905      	ldr	r1, [sp, #20]
 800fcea:	3008      	adds	r0, #8
 800fcec:	920b      	str	r2, [sp, #44]	; 0x2c
 800fcee:	19da      	adds	r2, r3, r7
 800fcf0:	310c      	adds	r1, #12
 800fcf2:	920a      	str	r2, [sp, #40]	; 0x28
 800fcf4:	195a      	adds	r2, r3, r5
 800fcf6:	9209      	str	r2, [sp, #36]	; 0x24
 800fcf8:	191a      	adds	r2, r3, r4
 800fcfa:	9208      	str	r2, [sp, #32]
 800fcfc:	181a      	adds	r2, r3, r0
 800fcfe:	9207      	str	r2, [sp, #28]
 800fd00:	185a      	adds	r2, r3, r1
 800fd02:	330c      	adds	r3, #12
 800fd04:	9205      	str	r2, [sp, #20]
 800fd06:	9306      	str	r3, [sp, #24]
 800fd08:	2301      	movs	r3, #1
 800fd0a:	9304      	str	r3, [sp, #16]
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	930d      	str	r3, [sp, #52]	; 0x34
 800fd10:	4663      	mov	r3, ip
 800fd12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fd14:	9910      	ldr	r1, [sp, #64]	; 0x40
 800fd16:	f8dd c014 	ldr.w	ip, [sp, #20]
 800fd1a:	440a      	add	r2, r1
 800fd1c:	9f06      	ldr	r7, [sp, #24]
 800fd1e:	9e07      	ldr	r6, [sp, #28]
 800fd20:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800fd24:	920d      	str	r2, [sp, #52]	; 0x34
 800fd26:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800fd2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800fd2c:	9d08      	ldr	r5, [sp, #32]
 800fd2e:	4442      	add	r2, r8
 800fd30:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800fd32:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fd34:	eb02 0108 	add.w	r1, r2, r8
 800fd38:	ed92 ea00 	vldr	s28, [r2]
 800fd3c:	eb01 0208 	add.w	r2, r1, r8
 800fd40:	edd1 da00 	vldr	s27, [r1]
 800fd44:	eb02 0108 	add.w	r1, r2, r8
 800fd48:	ed92 da00 	vldr	s26, [r2]
 800fd4c:	eb01 0208 	add.w	r2, r1, r8
 800fd50:	edd1 ca00 	vldr	s25, [r1]
 800fd54:	eb02 0108 	add.w	r1, r2, r8
 800fd58:	ed92 ca00 	vldr	s24, [r2]
 800fd5c:	eb01 0208 	add.w	r2, r1, r8
 800fd60:	edd1 ba00 	vldr	s23, [r1]
 800fd64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fd66:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800fd6a:	ed92 ba00 	vldr	s22, [r2]
 800fd6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fd70:	eb0e 0908 	add.w	r9, lr, r8
 800fd74:	910e      	str	r1, [sp, #56]	; 0x38
 800fd76:	9201      	str	r2, [sp, #4]
 800fd78:	eb09 0208 	add.w	r2, r9, r8
 800fd7c:	ed99 aa01 	vldr	s20, [r9, #4]
 800fd80:	edde aa01 	vldr	s21, [lr, #4]
 800fd84:	eb02 0908 	add.w	r9, r2, r8
 800fd88:	edd2 9a01 	vldr	s19, [r2, #4]
 800fd8c:	f8dd e010 	ldr.w	lr, [sp, #16]
 800fd90:	eb09 0208 	add.w	r2, r9, r8
 800fd94:	ed99 9a01 	vldr	s18, [r9, #4]
 800fd98:	eb02 0908 	add.w	r9, r2, r8
 800fd9c:	ed92 8a01 	vldr	s16, [r2, #4]
 800fda0:	9a01      	ldr	r2, [sp, #4]
 800fda2:	edd9 7a01 	vldr	s15, [r9, #4]
 800fda6:	44c8      	add	r8, r9
 800fda8:	edcd 7a02 	vstr	s15, [sp, #8]
 800fdac:	edd8 7a01 	vldr	s15, [r8, #4]
 800fdb0:	edcd 7a03 	vstr	s15, [sp, #12]
 800fdb4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fdb6:	e001      	b.n	800fdbc <arm_radix8_butterfly_f32+0x300>
 800fdb8:	3f3504f3 	.word	0x3f3504f3
 800fdbc:	ed92 7a00 	vldr	s14, [r2]
 800fdc0:	44de      	add	lr, fp
 800fdc2:	ed17 1a01 	vldr	s2, [r7, #-4]
 800fdc6:	ed90 5a00 	vldr	s10, [r0]
 800fdca:	45f2      	cmp	sl, lr
 800fdcc:	ed1c fa01 	vldr	s30, [ip, #-4]
 800fdd0:	ee31 3a07 	vadd.f32	s6, s2, s14
 800fdd4:	edd6 5a00 	vldr	s11, [r6]
 800fdd8:	ee31 1a47 	vsub.f32	s2, s2, s14
 800fddc:	edd4 7a00 	vldr	s15, [r4]
 800fde0:	ed95 7a00 	vldr	s14, [r5]
 800fde4:	ed91 4a00 	vldr	s8, [r1]
 800fde8:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800fdec:	ee77 6a25 	vadd.f32	s13, s14, s11
 800fdf0:	edd7 ea00 	vldr	s29, [r7]
 800fdf4:	ee74 fa05 	vadd.f32	s31, s8, s10
 800fdf8:	ee73 1a06 	vadd.f32	s3, s6, s12
 800fdfc:	ee34 4a45 	vsub.f32	s8, s8, s10
 800fe00:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800fe04:	ee37 7a65 	vsub.f32	s14, s14, s11
 800fe08:	ee33 3a46 	vsub.f32	s6, s6, s12
 800fe0c:	ee31 6a85 	vadd.f32	s12, s3, s10
 800fe10:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800fe14:	ee34 fa07 	vadd.f32	s30, s8, s14
 800fe18:	ed07 6a01 	vstr	s12, [r7, #-4]
 800fe1c:	ee34 4a47 	vsub.f32	s8, s8, s14
 800fe20:	edd5 3a01 	vldr	s7, [r5, #4]
 800fe24:	ee7f fae6 	vsub.f32	s31, s31, s13
 800fe28:	ed90 7a01 	vldr	s14, [r0, #4]
 800fe2c:	ee2f fa28 	vmul.f32	s30, s30, s17
 800fe30:	edd1 5a01 	vldr	s11, [r1, #4]
 800fe34:	ee24 4a28 	vmul.f32	s8, s8, s17
 800fe38:	ed96 6a01 	vldr	s12, [r6, #4]
 800fe3c:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800fe40:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800fe44:	edd2 6a01 	vldr	s13, [r2, #4]
 800fe48:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800fe4c:	edd4 4a01 	vldr	s9, [r4, #4]
 800fe50:	ee75 5a87 	vadd.f32	s11, s11, s14
 800fe54:	ed9c 7a00 	vldr	s14, [ip]
 800fe58:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800fe5c:	ee33 6a86 	vadd.f32	s12, s7, s12
 800fe60:	ee37 facf 	vsub.f32	s30, s15, s30
 800fe64:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800fe68:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800fe6c:	ee7e eae6 	vsub.f32	s29, s29, s13
 800fe70:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800fe74:	ee77 6a24 	vadd.f32	s13, s14, s9
 800fe78:	ee75 0a86 	vadd.f32	s1, s11, s12
 800fe7c:	ee37 7a64 	vsub.f32	s14, s14, s9
 800fe80:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800fe84:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800fe88:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800fe8c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800fe90:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800fe94:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800fe98:	ee77 4a22 	vadd.f32	s9, s14, s5
 800fe9c:	ee7e eae7 	vsub.f32	s29, s29, s15
 800fea0:	ee77 7a62 	vsub.f32	s15, s14, s5
 800fea4:	ee71 2a04 	vadd.f32	s5, s2, s8
 800fea8:	ee31 7a44 	vsub.f32	s14, s2, s8
 800feac:	ee30 1a60 	vsub.f32	s2, s0, s1
 800feb0:	ee73 1a06 	vadd.f32	s3, s6, s12
 800feb4:	ee33 6a46 	vsub.f32	s12, s6, s12
 800feb8:	ee33 3aef 	vsub.f32	s6, s7, s31
 800febc:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800fec0:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800fec4:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800fec8:	ee72 5a25 	vadd.f32	s11, s4, s11
 800fecc:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800fed0:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800fed4:	ee77 2a27 	vadd.f32	s5, s14, s15
 800fed8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fedc:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800fee0:	ee2c fa85 	vmul.f32	s30, s25, s10
 800fee4:	ee69 ea01 	vmul.f32	s29, s18, s2
 800fee8:	ee29 5a05 	vmul.f32	s10, s18, s10
 800feec:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800fef0:	ee6d faa1 	vmul.f32	s31, s27, s3
 800fef4:	ee70 0a20 	vadd.f32	s1, s0, s1
 800fef8:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800fefc:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800ff00:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800ff04:	edc7 0a00 	vstr	s1, [r7]
 800ff08:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800ff0c:	441f      	add	r7, r3
 800ff0e:	ee2a faa3 	vmul.f32	s30, s21, s7
 800ff12:	ee31 5a45 	vsub.f32	s10, s2, s10
 800ff16:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800ff1a:	edc2 ea00 	vstr	s29, [r2]
 800ff1e:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800ff22:	ee33 3a61 	vsub.f32	s6, s6, s3
 800ff26:	ed82 5a01 	vstr	s10, [r2, #4]
 800ff2a:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800ff2e:	edcd 3a01 	vstr	s7, [sp, #4]
 800ff32:	ed9d 5a03 	vldr	s10, [sp, #12]
 800ff36:	ee6b ea86 	vmul.f32	s29, s23, s12
 800ff3a:	eddd 3a02 	vldr	s7, [sp, #8]
 800ff3e:	ee6b fa24 	vmul.f32	s31, s22, s9
 800ff42:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800ff46:	ee65 4a24 	vmul.f32	s9, s10, s9
 800ff4a:	ed8c 3a00 	vstr	s6, [ip]
 800ff4e:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800ff52:	ee23 6a86 	vmul.f32	s12, s7, s12
 800ff56:	eddd 3a01 	vldr	s7, [sp, #4]
 800ff5a:	ee25 5a25 	vmul.f32	s10, s10, s11
 800ff5e:	441a      	add	r2, r3
 800ff60:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800ff64:	449c      	add	ip, r3
 800ff66:	ee68 1a04 	vmul.f32	s3, s16, s8
 800ff6a:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800ff6e:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800ff72:	ee29 faa7 	vmul.f32	s30, s19, s15
 800ff76:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800ff7a:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800ff7e:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800ff82:	ee68 2a22 	vmul.f32	s5, s16, s5
 800ff86:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800ff8a:	ee29 7a87 	vmul.f32	s14, s19, s14
 800ff8e:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800ff92:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800ff96:	ee7e ea81 	vadd.f32	s29, s29, s2
 800ff9a:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800ff9e:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800ffa2:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800ffa6:	edc4 ea00 	vstr	s29, [r4]
 800ffaa:	ee30 0a21 	vadd.f32	s0, s0, s3
 800ffae:	ed84 6a01 	vstr	s12, [r4, #4]
 800ffb2:	ee74 2a62 	vsub.f32	s5, s8, s5
 800ffb6:	edc1 0a00 	vstr	s1, [r1]
 800ffba:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800ffbe:	edc1 3a01 	vstr	s7, [r1, #4]
 800ffc2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ffc6:	ed86 5a00 	vstr	s10, [r6]
 800ffca:	edc6 4a01 	vstr	s9, [r6, #4]
 800ffce:	4419      	add	r1, r3
 800ffd0:	ed80 0a00 	vstr	s0, [r0]
 800ffd4:	441c      	add	r4, r3
 800ffd6:	edc0 2a01 	vstr	s5, [r0, #4]
 800ffda:	441e      	add	r6, r3
 800ffdc:	ed85 3a00 	vstr	s6, [r5]
 800ffe0:	4418      	add	r0, r3
 800ffe2:	ed85 7a01 	vstr	s14, [r5, #4]
 800ffe6:	441d      	add	r5, r3
 800ffe8:	f63f aee8 	bhi.w	800fdbc <arm_radix8_butterfly_f32+0x300>
 800ffec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ffee:	9a04      	ldr	r2, [sp, #16]
 800fff0:	3108      	adds	r1, #8
 800fff2:	3201      	adds	r2, #1
 800fff4:	910c      	str	r1, [sp, #48]	; 0x30
 800fff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fff8:	9204      	str	r2, [sp, #16]
 800fffa:	3108      	adds	r1, #8
 800fffc:	910b      	str	r1, [sp, #44]	; 0x2c
 800fffe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010000:	3108      	adds	r1, #8
 8010002:	910a      	str	r1, [sp, #40]	; 0x28
 8010004:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010006:	3108      	adds	r1, #8
 8010008:	9109      	str	r1, [sp, #36]	; 0x24
 801000a:	9908      	ldr	r1, [sp, #32]
 801000c:	3108      	adds	r1, #8
 801000e:	9108      	str	r1, [sp, #32]
 8010010:	9907      	ldr	r1, [sp, #28]
 8010012:	3108      	adds	r1, #8
 8010014:	9107      	str	r1, [sp, #28]
 8010016:	9906      	ldr	r1, [sp, #24]
 8010018:	3108      	adds	r1, #8
 801001a:	9106      	str	r1, [sp, #24]
 801001c:	9905      	ldr	r1, [sp, #20]
 801001e:	3108      	adds	r1, #8
 8010020:	9105      	str	r1, [sp, #20]
 8010022:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010024:	4291      	cmp	r1, r2
 8010026:	f47f ae74 	bne.w	800fd12 <arm_radix8_butterfly_f32+0x256>
 801002a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801002c:	468b      	mov	fp, r1
 801002e:	00db      	lsls	r3, r3, #3
 8010030:	b29b      	uxth	r3, r3
 8010032:	9310      	str	r3, [sp, #64]	; 0x40
 8010034:	e551      	b.n	800fada <arm_radix8_butterfly_f32+0x1e>
 8010036:	b015      	add	sp, #84	; 0x54
 8010038:	ecbd 8b10 	vpop	{d8-d15}
 801003c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010040 <atoi>:
 8010040:	220a      	movs	r2, #10
 8010042:	2100      	movs	r1, #0
 8010044:	f000 be06 	b.w	8010c54 <strtol>

08010048 <__errno>:
 8010048:	4b01      	ldr	r3, [pc, #4]	; (8010050 <__errno+0x8>)
 801004a:	6818      	ldr	r0, [r3, #0]
 801004c:	4770      	bx	lr
 801004e:	bf00      	nop
 8010050:	2400049c 	.word	0x2400049c

08010054 <__libc_init_array>:
 8010054:	b570      	push	{r4, r5, r6, lr}
 8010056:	4d0d      	ldr	r5, [pc, #52]	; (801008c <__libc_init_array+0x38>)
 8010058:	4c0d      	ldr	r4, [pc, #52]	; (8010090 <__libc_init_array+0x3c>)
 801005a:	1b64      	subs	r4, r4, r5
 801005c:	10a4      	asrs	r4, r4, #2
 801005e:	2600      	movs	r6, #0
 8010060:	42a6      	cmp	r6, r4
 8010062:	d109      	bne.n	8010078 <__libc_init_array+0x24>
 8010064:	4d0b      	ldr	r5, [pc, #44]	; (8010094 <__libc_init_array+0x40>)
 8010066:	4c0c      	ldr	r4, [pc, #48]	; (8010098 <__libc_init_array+0x44>)
 8010068:	f004 f8f4 	bl	8014254 <_init>
 801006c:	1b64      	subs	r4, r4, r5
 801006e:	10a4      	asrs	r4, r4, #2
 8010070:	2600      	movs	r6, #0
 8010072:	42a6      	cmp	r6, r4
 8010074:	d105      	bne.n	8010082 <__libc_init_array+0x2e>
 8010076:	bd70      	pop	{r4, r5, r6, pc}
 8010078:	f855 3b04 	ldr.w	r3, [r5], #4
 801007c:	4798      	blx	r3
 801007e:	3601      	adds	r6, #1
 8010080:	e7ee      	b.n	8010060 <__libc_init_array+0xc>
 8010082:	f855 3b04 	ldr.w	r3, [r5], #4
 8010086:	4798      	blx	r3
 8010088:	3601      	adds	r6, #1
 801008a:	e7f2      	b.n	8010072 <__libc_init_array+0x1e>
 801008c:	0801ec90 	.word	0x0801ec90
 8010090:	0801ec90 	.word	0x0801ec90
 8010094:	0801ec90 	.word	0x0801ec90
 8010098:	0801ec94 	.word	0x0801ec94

0801009c <memcpy>:
 801009c:	440a      	add	r2, r1
 801009e:	4291      	cmp	r1, r2
 80100a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80100a4:	d100      	bne.n	80100a8 <memcpy+0xc>
 80100a6:	4770      	bx	lr
 80100a8:	b510      	push	{r4, lr}
 80100aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80100b2:	4291      	cmp	r1, r2
 80100b4:	d1f9      	bne.n	80100aa <memcpy+0xe>
 80100b6:	bd10      	pop	{r4, pc}

080100b8 <memset>:
 80100b8:	4402      	add	r2, r0
 80100ba:	4603      	mov	r3, r0
 80100bc:	4293      	cmp	r3, r2
 80100be:	d100      	bne.n	80100c2 <memset+0xa>
 80100c0:	4770      	bx	lr
 80100c2:	f803 1b01 	strb.w	r1, [r3], #1
 80100c6:	e7f9      	b.n	80100bc <memset+0x4>

080100c8 <__cvt>:
 80100c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80100ca:	ed2d 8b02 	vpush	{d8}
 80100ce:	eeb0 8b40 	vmov.f64	d8, d0
 80100d2:	b085      	sub	sp, #20
 80100d4:	4617      	mov	r7, r2
 80100d6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80100d8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80100da:	ee18 2a90 	vmov	r2, s17
 80100de:	f025 0520 	bic.w	r5, r5, #32
 80100e2:	2a00      	cmp	r2, #0
 80100e4:	bfb6      	itet	lt
 80100e6:	222d      	movlt	r2, #45	; 0x2d
 80100e8:	2200      	movge	r2, #0
 80100ea:	eeb1 8b40 	vneglt.f64	d8, d0
 80100ee:	2d46      	cmp	r5, #70	; 0x46
 80100f0:	460c      	mov	r4, r1
 80100f2:	701a      	strb	r2, [r3, #0]
 80100f4:	d004      	beq.n	8010100 <__cvt+0x38>
 80100f6:	2d45      	cmp	r5, #69	; 0x45
 80100f8:	d100      	bne.n	80100fc <__cvt+0x34>
 80100fa:	3401      	adds	r4, #1
 80100fc:	2102      	movs	r1, #2
 80100fe:	e000      	b.n	8010102 <__cvt+0x3a>
 8010100:	2103      	movs	r1, #3
 8010102:	ab03      	add	r3, sp, #12
 8010104:	9301      	str	r3, [sp, #4]
 8010106:	ab02      	add	r3, sp, #8
 8010108:	9300      	str	r3, [sp, #0]
 801010a:	4622      	mov	r2, r4
 801010c:	4633      	mov	r3, r6
 801010e:	eeb0 0b48 	vmov.f64	d0, d8
 8010112:	f000 fe55 	bl	8010dc0 <_dtoa_r>
 8010116:	2d47      	cmp	r5, #71	; 0x47
 8010118:	d101      	bne.n	801011e <__cvt+0x56>
 801011a:	07fb      	lsls	r3, r7, #31
 801011c:	d51a      	bpl.n	8010154 <__cvt+0x8c>
 801011e:	2d46      	cmp	r5, #70	; 0x46
 8010120:	eb00 0204 	add.w	r2, r0, r4
 8010124:	d10c      	bne.n	8010140 <__cvt+0x78>
 8010126:	7803      	ldrb	r3, [r0, #0]
 8010128:	2b30      	cmp	r3, #48	; 0x30
 801012a:	d107      	bne.n	801013c <__cvt+0x74>
 801012c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010134:	bf1c      	itt	ne
 8010136:	f1c4 0401 	rsbne	r4, r4, #1
 801013a:	6034      	strne	r4, [r6, #0]
 801013c:	6833      	ldr	r3, [r6, #0]
 801013e:	441a      	add	r2, r3
 8010140:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010148:	bf08      	it	eq
 801014a:	9203      	streq	r2, [sp, #12]
 801014c:	2130      	movs	r1, #48	; 0x30
 801014e:	9b03      	ldr	r3, [sp, #12]
 8010150:	4293      	cmp	r3, r2
 8010152:	d307      	bcc.n	8010164 <__cvt+0x9c>
 8010154:	9b03      	ldr	r3, [sp, #12]
 8010156:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010158:	1a1b      	subs	r3, r3, r0
 801015a:	6013      	str	r3, [r2, #0]
 801015c:	b005      	add	sp, #20
 801015e:	ecbd 8b02 	vpop	{d8}
 8010162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010164:	1c5c      	adds	r4, r3, #1
 8010166:	9403      	str	r4, [sp, #12]
 8010168:	7019      	strb	r1, [r3, #0]
 801016a:	e7f0      	b.n	801014e <__cvt+0x86>

0801016c <__exponent>:
 801016c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801016e:	4603      	mov	r3, r0
 8010170:	2900      	cmp	r1, #0
 8010172:	bfb8      	it	lt
 8010174:	4249      	neglt	r1, r1
 8010176:	f803 2b02 	strb.w	r2, [r3], #2
 801017a:	bfb4      	ite	lt
 801017c:	222d      	movlt	r2, #45	; 0x2d
 801017e:	222b      	movge	r2, #43	; 0x2b
 8010180:	2909      	cmp	r1, #9
 8010182:	7042      	strb	r2, [r0, #1]
 8010184:	dd2a      	ble.n	80101dc <__exponent+0x70>
 8010186:	f10d 0407 	add.w	r4, sp, #7
 801018a:	46a4      	mov	ip, r4
 801018c:	270a      	movs	r7, #10
 801018e:	46a6      	mov	lr, r4
 8010190:	460a      	mov	r2, r1
 8010192:	fb91 f6f7 	sdiv	r6, r1, r7
 8010196:	fb07 1516 	mls	r5, r7, r6, r1
 801019a:	3530      	adds	r5, #48	; 0x30
 801019c:	2a63      	cmp	r2, #99	; 0x63
 801019e:	f104 34ff 	add.w	r4, r4, #4294967295
 80101a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80101a6:	4631      	mov	r1, r6
 80101a8:	dcf1      	bgt.n	801018e <__exponent+0x22>
 80101aa:	3130      	adds	r1, #48	; 0x30
 80101ac:	f1ae 0502 	sub.w	r5, lr, #2
 80101b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80101b4:	1c44      	adds	r4, r0, #1
 80101b6:	4629      	mov	r1, r5
 80101b8:	4561      	cmp	r1, ip
 80101ba:	d30a      	bcc.n	80101d2 <__exponent+0x66>
 80101bc:	f10d 0209 	add.w	r2, sp, #9
 80101c0:	eba2 020e 	sub.w	r2, r2, lr
 80101c4:	4565      	cmp	r5, ip
 80101c6:	bf88      	it	hi
 80101c8:	2200      	movhi	r2, #0
 80101ca:	4413      	add	r3, r2
 80101cc:	1a18      	subs	r0, r3, r0
 80101ce:	b003      	add	sp, #12
 80101d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80101d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80101da:	e7ed      	b.n	80101b8 <__exponent+0x4c>
 80101dc:	2330      	movs	r3, #48	; 0x30
 80101de:	3130      	adds	r1, #48	; 0x30
 80101e0:	7083      	strb	r3, [r0, #2]
 80101e2:	70c1      	strb	r1, [r0, #3]
 80101e4:	1d03      	adds	r3, r0, #4
 80101e6:	e7f1      	b.n	80101cc <__exponent+0x60>

080101e8 <_printf_float>:
 80101e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101ec:	b08b      	sub	sp, #44	; 0x2c
 80101ee:	460c      	mov	r4, r1
 80101f0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80101f4:	4616      	mov	r6, r2
 80101f6:	461f      	mov	r7, r3
 80101f8:	4605      	mov	r5, r0
 80101fa:	f001 fb61 	bl	80118c0 <_localeconv_r>
 80101fe:	f8d0 b000 	ldr.w	fp, [r0]
 8010202:	4658      	mov	r0, fp
 8010204:	f7f0 f86c 	bl	80002e0 <strlen>
 8010208:	2300      	movs	r3, #0
 801020a:	9308      	str	r3, [sp, #32]
 801020c:	f8d8 3000 	ldr.w	r3, [r8]
 8010210:	f894 9018 	ldrb.w	r9, [r4, #24]
 8010214:	6822      	ldr	r2, [r4, #0]
 8010216:	3307      	adds	r3, #7
 8010218:	f023 0307 	bic.w	r3, r3, #7
 801021c:	f103 0108 	add.w	r1, r3, #8
 8010220:	f8c8 1000 	str.w	r1, [r8]
 8010224:	4682      	mov	sl, r0
 8010226:	e9d3 0100 	ldrd	r0, r1, [r3]
 801022a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801022e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8010490 <_printf_float+0x2a8>
 8010232:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8010236:	eeb0 6bc0 	vabs.f64	d6, d0
 801023a:	eeb4 6b47 	vcmp.f64	d6, d7
 801023e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010242:	dd24      	ble.n	801028e <_printf_float+0xa6>
 8010244:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8010248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801024c:	d502      	bpl.n	8010254 <_printf_float+0x6c>
 801024e:	232d      	movs	r3, #45	; 0x2d
 8010250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010254:	4b90      	ldr	r3, [pc, #576]	; (8010498 <_printf_float+0x2b0>)
 8010256:	4891      	ldr	r0, [pc, #580]	; (801049c <_printf_float+0x2b4>)
 8010258:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801025c:	bf94      	ite	ls
 801025e:	4698      	movls	r8, r3
 8010260:	4680      	movhi	r8, r0
 8010262:	2303      	movs	r3, #3
 8010264:	6123      	str	r3, [r4, #16]
 8010266:	f022 0204 	bic.w	r2, r2, #4
 801026a:	2300      	movs	r3, #0
 801026c:	6022      	str	r2, [r4, #0]
 801026e:	9304      	str	r3, [sp, #16]
 8010270:	9700      	str	r7, [sp, #0]
 8010272:	4633      	mov	r3, r6
 8010274:	aa09      	add	r2, sp, #36	; 0x24
 8010276:	4621      	mov	r1, r4
 8010278:	4628      	mov	r0, r5
 801027a:	f000 f9d3 	bl	8010624 <_printf_common>
 801027e:	3001      	adds	r0, #1
 8010280:	f040 808a 	bne.w	8010398 <_printf_float+0x1b0>
 8010284:	f04f 30ff 	mov.w	r0, #4294967295
 8010288:	b00b      	add	sp, #44	; 0x2c
 801028a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801028e:	eeb4 0b40 	vcmp.f64	d0, d0
 8010292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010296:	d709      	bvc.n	80102ac <_printf_float+0xc4>
 8010298:	ee10 3a90 	vmov	r3, s1
 801029c:	2b00      	cmp	r3, #0
 801029e:	bfbc      	itt	lt
 80102a0:	232d      	movlt	r3, #45	; 0x2d
 80102a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80102a6:	487e      	ldr	r0, [pc, #504]	; (80104a0 <_printf_float+0x2b8>)
 80102a8:	4b7e      	ldr	r3, [pc, #504]	; (80104a4 <_printf_float+0x2bc>)
 80102aa:	e7d5      	b.n	8010258 <_printf_float+0x70>
 80102ac:	6863      	ldr	r3, [r4, #4]
 80102ae:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80102b2:	9104      	str	r1, [sp, #16]
 80102b4:	1c59      	adds	r1, r3, #1
 80102b6:	d13c      	bne.n	8010332 <_printf_float+0x14a>
 80102b8:	2306      	movs	r3, #6
 80102ba:	6063      	str	r3, [r4, #4]
 80102bc:	2300      	movs	r3, #0
 80102be:	9303      	str	r3, [sp, #12]
 80102c0:	ab08      	add	r3, sp, #32
 80102c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80102c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80102ca:	ab07      	add	r3, sp, #28
 80102cc:	6861      	ldr	r1, [r4, #4]
 80102ce:	9300      	str	r3, [sp, #0]
 80102d0:	6022      	str	r2, [r4, #0]
 80102d2:	f10d 031b 	add.w	r3, sp, #27
 80102d6:	4628      	mov	r0, r5
 80102d8:	f7ff fef6 	bl	80100c8 <__cvt>
 80102dc:	9b04      	ldr	r3, [sp, #16]
 80102de:	9907      	ldr	r1, [sp, #28]
 80102e0:	2b47      	cmp	r3, #71	; 0x47
 80102e2:	4680      	mov	r8, r0
 80102e4:	d108      	bne.n	80102f8 <_printf_float+0x110>
 80102e6:	1cc8      	adds	r0, r1, #3
 80102e8:	db02      	blt.n	80102f0 <_printf_float+0x108>
 80102ea:	6863      	ldr	r3, [r4, #4]
 80102ec:	4299      	cmp	r1, r3
 80102ee:	dd41      	ble.n	8010374 <_printf_float+0x18c>
 80102f0:	f1a9 0902 	sub.w	r9, r9, #2
 80102f4:	fa5f f989 	uxtb.w	r9, r9
 80102f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80102fc:	d820      	bhi.n	8010340 <_printf_float+0x158>
 80102fe:	3901      	subs	r1, #1
 8010300:	464a      	mov	r2, r9
 8010302:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010306:	9107      	str	r1, [sp, #28]
 8010308:	f7ff ff30 	bl	801016c <__exponent>
 801030c:	9a08      	ldr	r2, [sp, #32]
 801030e:	9004      	str	r0, [sp, #16]
 8010310:	1813      	adds	r3, r2, r0
 8010312:	2a01      	cmp	r2, #1
 8010314:	6123      	str	r3, [r4, #16]
 8010316:	dc02      	bgt.n	801031e <_printf_float+0x136>
 8010318:	6822      	ldr	r2, [r4, #0]
 801031a:	07d2      	lsls	r2, r2, #31
 801031c:	d501      	bpl.n	8010322 <_printf_float+0x13a>
 801031e:	3301      	adds	r3, #1
 8010320:	6123      	str	r3, [r4, #16]
 8010322:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d0a2      	beq.n	8010270 <_printf_float+0x88>
 801032a:	232d      	movs	r3, #45	; 0x2d
 801032c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010330:	e79e      	b.n	8010270 <_printf_float+0x88>
 8010332:	9904      	ldr	r1, [sp, #16]
 8010334:	2947      	cmp	r1, #71	; 0x47
 8010336:	d1c1      	bne.n	80102bc <_printf_float+0xd4>
 8010338:	2b00      	cmp	r3, #0
 801033a:	d1bf      	bne.n	80102bc <_printf_float+0xd4>
 801033c:	2301      	movs	r3, #1
 801033e:	e7bc      	b.n	80102ba <_printf_float+0xd2>
 8010340:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8010344:	d118      	bne.n	8010378 <_printf_float+0x190>
 8010346:	2900      	cmp	r1, #0
 8010348:	6863      	ldr	r3, [r4, #4]
 801034a:	dd0b      	ble.n	8010364 <_printf_float+0x17c>
 801034c:	6121      	str	r1, [r4, #16]
 801034e:	b913      	cbnz	r3, 8010356 <_printf_float+0x16e>
 8010350:	6822      	ldr	r2, [r4, #0]
 8010352:	07d0      	lsls	r0, r2, #31
 8010354:	d502      	bpl.n	801035c <_printf_float+0x174>
 8010356:	3301      	adds	r3, #1
 8010358:	440b      	add	r3, r1
 801035a:	6123      	str	r3, [r4, #16]
 801035c:	2300      	movs	r3, #0
 801035e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010360:	9304      	str	r3, [sp, #16]
 8010362:	e7de      	b.n	8010322 <_printf_float+0x13a>
 8010364:	b913      	cbnz	r3, 801036c <_printf_float+0x184>
 8010366:	6822      	ldr	r2, [r4, #0]
 8010368:	07d2      	lsls	r2, r2, #31
 801036a:	d501      	bpl.n	8010370 <_printf_float+0x188>
 801036c:	3302      	adds	r3, #2
 801036e:	e7f4      	b.n	801035a <_printf_float+0x172>
 8010370:	2301      	movs	r3, #1
 8010372:	e7f2      	b.n	801035a <_printf_float+0x172>
 8010374:	f04f 0967 	mov.w	r9, #103	; 0x67
 8010378:	9b08      	ldr	r3, [sp, #32]
 801037a:	4299      	cmp	r1, r3
 801037c:	db05      	blt.n	801038a <_printf_float+0x1a2>
 801037e:	6823      	ldr	r3, [r4, #0]
 8010380:	6121      	str	r1, [r4, #16]
 8010382:	07d8      	lsls	r0, r3, #31
 8010384:	d5ea      	bpl.n	801035c <_printf_float+0x174>
 8010386:	1c4b      	adds	r3, r1, #1
 8010388:	e7e7      	b.n	801035a <_printf_float+0x172>
 801038a:	2900      	cmp	r1, #0
 801038c:	bfd4      	ite	le
 801038e:	f1c1 0202 	rsble	r2, r1, #2
 8010392:	2201      	movgt	r2, #1
 8010394:	4413      	add	r3, r2
 8010396:	e7e0      	b.n	801035a <_printf_float+0x172>
 8010398:	6823      	ldr	r3, [r4, #0]
 801039a:	055a      	lsls	r2, r3, #21
 801039c:	d407      	bmi.n	80103ae <_printf_float+0x1c6>
 801039e:	6923      	ldr	r3, [r4, #16]
 80103a0:	4642      	mov	r2, r8
 80103a2:	4631      	mov	r1, r6
 80103a4:	4628      	mov	r0, r5
 80103a6:	47b8      	blx	r7
 80103a8:	3001      	adds	r0, #1
 80103aa:	d12a      	bne.n	8010402 <_printf_float+0x21a>
 80103ac:	e76a      	b.n	8010284 <_printf_float+0x9c>
 80103ae:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80103b2:	f240 80e2 	bls.w	801057a <_printf_float+0x392>
 80103b6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80103ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80103be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103c2:	d133      	bne.n	801042c <_printf_float+0x244>
 80103c4:	4a38      	ldr	r2, [pc, #224]	; (80104a8 <_printf_float+0x2c0>)
 80103c6:	2301      	movs	r3, #1
 80103c8:	4631      	mov	r1, r6
 80103ca:	4628      	mov	r0, r5
 80103cc:	47b8      	blx	r7
 80103ce:	3001      	adds	r0, #1
 80103d0:	f43f af58 	beq.w	8010284 <_printf_float+0x9c>
 80103d4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80103d8:	429a      	cmp	r2, r3
 80103da:	db02      	blt.n	80103e2 <_printf_float+0x1fa>
 80103dc:	6823      	ldr	r3, [r4, #0]
 80103de:	07d8      	lsls	r0, r3, #31
 80103e0:	d50f      	bpl.n	8010402 <_printf_float+0x21a>
 80103e2:	4653      	mov	r3, sl
 80103e4:	465a      	mov	r2, fp
 80103e6:	4631      	mov	r1, r6
 80103e8:	4628      	mov	r0, r5
 80103ea:	47b8      	blx	r7
 80103ec:	3001      	adds	r0, #1
 80103ee:	f43f af49 	beq.w	8010284 <_printf_float+0x9c>
 80103f2:	f04f 0800 	mov.w	r8, #0
 80103f6:	f104 091a 	add.w	r9, r4, #26
 80103fa:	9b08      	ldr	r3, [sp, #32]
 80103fc:	3b01      	subs	r3, #1
 80103fe:	4543      	cmp	r3, r8
 8010400:	dc09      	bgt.n	8010416 <_printf_float+0x22e>
 8010402:	6823      	ldr	r3, [r4, #0]
 8010404:	079b      	lsls	r3, r3, #30
 8010406:	f100 8108 	bmi.w	801061a <_printf_float+0x432>
 801040a:	68e0      	ldr	r0, [r4, #12]
 801040c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801040e:	4298      	cmp	r0, r3
 8010410:	bfb8      	it	lt
 8010412:	4618      	movlt	r0, r3
 8010414:	e738      	b.n	8010288 <_printf_float+0xa0>
 8010416:	2301      	movs	r3, #1
 8010418:	464a      	mov	r2, r9
 801041a:	4631      	mov	r1, r6
 801041c:	4628      	mov	r0, r5
 801041e:	47b8      	blx	r7
 8010420:	3001      	adds	r0, #1
 8010422:	f43f af2f 	beq.w	8010284 <_printf_float+0x9c>
 8010426:	f108 0801 	add.w	r8, r8, #1
 801042a:	e7e6      	b.n	80103fa <_printf_float+0x212>
 801042c:	9b07      	ldr	r3, [sp, #28]
 801042e:	2b00      	cmp	r3, #0
 8010430:	dc3c      	bgt.n	80104ac <_printf_float+0x2c4>
 8010432:	4a1d      	ldr	r2, [pc, #116]	; (80104a8 <_printf_float+0x2c0>)
 8010434:	2301      	movs	r3, #1
 8010436:	4631      	mov	r1, r6
 8010438:	4628      	mov	r0, r5
 801043a:	47b8      	blx	r7
 801043c:	3001      	adds	r0, #1
 801043e:	f43f af21 	beq.w	8010284 <_printf_float+0x9c>
 8010442:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8010446:	4313      	orrs	r3, r2
 8010448:	d102      	bne.n	8010450 <_printf_float+0x268>
 801044a:	6823      	ldr	r3, [r4, #0]
 801044c:	07d9      	lsls	r1, r3, #31
 801044e:	d5d8      	bpl.n	8010402 <_printf_float+0x21a>
 8010450:	4653      	mov	r3, sl
 8010452:	465a      	mov	r2, fp
 8010454:	4631      	mov	r1, r6
 8010456:	4628      	mov	r0, r5
 8010458:	47b8      	blx	r7
 801045a:	3001      	adds	r0, #1
 801045c:	f43f af12 	beq.w	8010284 <_printf_float+0x9c>
 8010460:	f04f 0900 	mov.w	r9, #0
 8010464:	f104 0a1a 	add.w	sl, r4, #26
 8010468:	9b07      	ldr	r3, [sp, #28]
 801046a:	425b      	negs	r3, r3
 801046c:	454b      	cmp	r3, r9
 801046e:	dc01      	bgt.n	8010474 <_printf_float+0x28c>
 8010470:	9b08      	ldr	r3, [sp, #32]
 8010472:	e795      	b.n	80103a0 <_printf_float+0x1b8>
 8010474:	2301      	movs	r3, #1
 8010476:	4652      	mov	r2, sl
 8010478:	4631      	mov	r1, r6
 801047a:	4628      	mov	r0, r5
 801047c:	47b8      	blx	r7
 801047e:	3001      	adds	r0, #1
 8010480:	f43f af00 	beq.w	8010284 <_printf_float+0x9c>
 8010484:	f109 0901 	add.w	r9, r9, #1
 8010488:	e7ee      	b.n	8010468 <_printf_float+0x280>
 801048a:	bf00      	nop
 801048c:	f3af 8000 	nop.w
 8010490:	ffffffff 	.word	0xffffffff
 8010494:	7fefffff 	.word	0x7fefffff
 8010498:	0801d61c 	.word	0x0801d61c
 801049c:	0801d620 	.word	0x0801d620
 80104a0:	0801d628 	.word	0x0801d628
 80104a4:	0801d624 	.word	0x0801d624
 80104a8:	0801d62c 	.word	0x0801d62c
 80104ac:	9a08      	ldr	r2, [sp, #32]
 80104ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80104b0:	429a      	cmp	r2, r3
 80104b2:	bfa8      	it	ge
 80104b4:	461a      	movge	r2, r3
 80104b6:	2a00      	cmp	r2, #0
 80104b8:	4691      	mov	r9, r2
 80104ba:	dc38      	bgt.n	801052e <_printf_float+0x346>
 80104bc:	2300      	movs	r3, #0
 80104be:	9305      	str	r3, [sp, #20]
 80104c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80104c4:	f104 021a 	add.w	r2, r4, #26
 80104c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80104ca:	9905      	ldr	r1, [sp, #20]
 80104cc:	9304      	str	r3, [sp, #16]
 80104ce:	eba3 0309 	sub.w	r3, r3, r9
 80104d2:	428b      	cmp	r3, r1
 80104d4:	dc33      	bgt.n	801053e <_printf_float+0x356>
 80104d6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80104da:	429a      	cmp	r2, r3
 80104dc:	db3c      	blt.n	8010558 <_printf_float+0x370>
 80104de:	6823      	ldr	r3, [r4, #0]
 80104e0:	07da      	lsls	r2, r3, #31
 80104e2:	d439      	bmi.n	8010558 <_printf_float+0x370>
 80104e4:	9b08      	ldr	r3, [sp, #32]
 80104e6:	9a04      	ldr	r2, [sp, #16]
 80104e8:	9907      	ldr	r1, [sp, #28]
 80104ea:	1a9a      	subs	r2, r3, r2
 80104ec:	eba3 0901 	sub.w	r9, r3, r1
 80104f0:	4591      	cmp	r9, r2
 80104f2:	bfa8      	it	ge
 80104f4:	4691      	movge	r9, r2
 80104f6:	f1b9 0f00 	cmp.w	r9, #0
 80104fa:	dc35      	bgt.n	8010568 <_printf_float+0x380>
 80104fc:	f04f 0800 	mov.w	r8, #0
 8010500:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010504:	f104 0a1a 	add.w	sl, r4, #26
 8010508:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801050c:	1a9b      	subs	r3, r3, r2
 801050e:	eba3 0309 	sub.w	r3, r3, r9
 8010512:	4543      	cmp	r3, r8
 8010514:	f77f af75 	ble.w	8010402 <_printf_float+0x21a>
 8010518:	2301      	movs	r3, #1
 801051a:	4652      	mov	r2, sl
 801051c:	4631      	mov	r1, r6
 801051e:	4628      	mov	r0, r5
 8010520:	47b8      	blx	r7
 8010522:	3001      	adds	r0, #1
 8010524:	f43f aeae 	beq.w	8010284 <_printf_float+0x9c>
 8010528:	f108 0801 	add.w	r8, r8, #1
 801052c:	e7ec      	b.n	8010508 <_printf_float+0x320>
 801052e:	4613      	mov	r3, r2
 8010530:	4631      	mov	r1, r6
 8010532:	4642      	mov	r2, r8
 8010534:	4628      	mov	r0, r5
 8010536:	47b8      	blx	r7
 8010538:	3001      	adds	r0, #1
 801053a:	d1bf      	bne.n	80104bc <_printf_float+0x2d4>
 801053c:	e6a2      	b.n	8010284 <_printf_float+0x9c>
 801053e:	2301      	movs	r3, #1
 8010540:	4631      	mov	r1, r6
 8010542:	4628      	mov	r0, r5
 8010544:	9204      	str	r2, [sp, #16]
 8010546:	47b8      	blx	r7
 8010548:	3001      	adds	r0, #1
 801054a:	f43f ae9b 	beq.w	8010284 <_printf_float+0x9c>
 801054e:	9b05      	ldr	r3, [sp, #20]
 8010550:	9a04      	ldr	r2, [sp, #16]
 8010552:	3301      	adds	r3, #1
 8010554:	9305      	str	r3, [sp, #20]
 8010556:	e7b7      	b.n	80104c8 <_printf_float+0x2e0>
 8010558:	4653      	mov	r3, sl
 801055a:	465a      	mov	r2, fp
 801055c:	4631      	mov	r1, r6
 801055e:	4628      	mov	r0, r5
 8010560:	47b8      	blx	r7
 8010562:	3001      	adds	r0, #1
 8010564:	d1be      	bne.n	80104e4 <_printf_float+0x2fc>
 8010566:	e68d      	b.n	8010284 <_printf_float+0x9c>
 8010568:	9a04      	ldr	r2, [sp, #16]
 801056a:	464b      	mov	r3, r9
 801056c:	4442      	add	r2, r8
 801056e:	4631      	mov	r1, r6
 8010570:	4628      	mov	r0, r5
 8010572:	47b8      	blx	r7
 8010574:	3001      	adds	r0, #1
 8010576:	d1c1      	bne.n	80104fc <_printf_float+0x314>
 8010578:	e684      	b.n	8010284 <_printf_float+0x9c>
 801057a:	9a08      	ldr	r2, [sp, #32]
 801057c:	2a01      	cmp	r2, #1
 801057e:	dc01      	bgt.n	8010584 <_printf_float+0x39c>
 8010580:	07db      	lsls	r3, r3, #31
 8010582:	d537      	bpl.n	80105f4 <_printf_float+0x40c>
 8010584:	2301      	movs	r3, #1
 8010586:	4642      	mov	r2, r8
 8010588:	4631      	mov	r1, r6
 801058a:	4628      	mov	r0, r5
 801058c:	47b8      	blx	r7
 801058e:	3001      	adds	r0, #1
 8010590:	f43f ae78 	beq.w	8010284 <_printf_float+0x9c>
 8010594:	4653      	mov	r3, sl
 8010596:	465a      	mov	r2, fp
 8010598:	4631      	mov	r1, r6
 801059a:	4628      	mov	r0, r5
 801059c:	47b8      	blx	r7
 801059e:	3001      	adds	r0, #1
 80105a0:	f43f ae70 	beq.w	8010284 <_printf_float+0x9c>
 80105a4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80105a8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80105ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b0:	d01b      	beq.n	80105ea <_printf_float+0x402>
 80105b2:	9b08      	ldr	r3, [sp, #32]
 80105b4:	f108 0201 	add.w	r2, r8, #1
 80105b8:	3b01      	subs	r3, #1
 80105ba:	4631      	mov	r1, r6
 80105bc:	4628      	mov	r0, r5
 80105be:	47b8      	blx	r7
 80105c0:	3001      	adds	r0, #1
 80105c2:	d10e      	bne.n	80105e2 <_printf_float+0x3fa>
 80105c4:	e65e      	b.n	8010284 <_printf_float+0x9c>
 80105c6:	2301      	movs	r3, #1
 80105c8:	464a      	mov	r2, r9
 80105ca:	4631      	mov	r1, r6
 80105cc:	4628      	mov	r0, r5
 80105ce:	47b8      	blx	r7
 80105d0:	3001      	adds	r0, #1
 80105d2:	f43f ae57 	beq.w	8010284 <_printf_float+0x9c>
 80105d6:	f108 0801 	add.w	r8, r8, #1
 80105da:	9b08      	ldr	r3, [sp, #32]
 80105dc:	3b01      	subs	r3, #1
 80105de:	4543      	cmp	r3, r8
 80105e0:	dcf1      	bgt.n	80105c6 <_printf_float+0x3de>
 80105e2:	9b04      	ldr	r3, [sp, #16]
 80105e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80105e8:	e6db      	b.n	80103a2 <_printf_float+0x1ba>
 80105ea:	f04f 0800 	mov.w	r8, #0
 80105ee:	f104 091a 	add.w	r9, r4, #26
 80105f2:	e7f2      	b.n	80105da <_printf_float+0x3f2>
 80105f4:	2301      	movs	r3, #1
 80105f6:	4642      	mov	r2, r8
 80105f8:	e7df      	b.n	80105ba <_printf_float+0x3d2>
 80105fa:	2301      	movs	r3, #1
 80105fc:	464a      	mov	r2, r9
 80105fe:	4631      	mov	r1, r6
 8010600:	4628      	mov	r0, r5
 8010602:	47b8      	blx	r7
 8010604:	3001      	adds	r0, #1
 8010606:	f43f ae3d 	beq.w	8010284 <_printf_float+0x9c>
 801060a:	f108 0801 	add.w	r8, r8, #1
 801060e:	68e3      	ldr	r3, [r4, #12]
 8010610:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010612:	1a5b      	subs	r3, r3, r1
 8010614:	4543      	cmp	r3, r8
 8010616:	dcf0      	bgt.n	80105fa <_printf_float+0x412>
 8010618:	e6f7      	b.n	801040a <_printf_float+0x222>
 801061a:	f04f 0800 	mov.w	r8, #0
 801061e:	f104 0919 	add.w	r9, r4, #25
 8010622:	e7f4      	b.n	801060e <_printf_float+0x426>

08010624 <_printf_common>:
 8010624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010628:	4616      	mov	r6, r2
 801062a:	4699      	mov	r9, r3
 801062c:	688a      	ldr	r2, [r1, #8]
 801062e:	690b      	ldr	r3, [r1, #16]
 8010630:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010634:	4293      	cmp	r3, r2
 8010636:	bfb8      	it	lt
 8010638:	4613      	movlt	r3, r2
 801063a:	6033      	str	r3, [r6, #0]
 801063c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010640:	4607      	mov	r7, r0
 8010642:	460c      	mov	r4, r1
 8010644:	b10a      	cbz	r2, 801064a <_printf_common+0x26>
 8010646:	3301      	adds	r3, #1
 8010648:	6033      	str	r3, [r6, #0]
 801064a:	6823      	ldr	r3, [r4, #0]
 801064c:	0699      	lsls	r1, r3, #26
 801064e:	bf42      	ittt	mi
 8010650:	6833      	ldrmi	r3, [r6, #0]
 8010652:	3302      	addmi	r3, #2
 8010654:	6033      	strmi	r3, [r6, #0]
 8010656:	6825      	ldr	r5, [r4, #0]
 8010658:	f015 0506 	ands.w	r5, r5, #6
 801065c:	d106      	bne.n	801066c <_printf_common+0x48>
 801065e:	f104 0a19 	add.w	sl, r4, #25
 8010662:	68e3      	ldr	r3, [r4, #12]
 8010664:	6832      	ldr	r2, [r6, #0]
 8010666:	1a9b      	subs	r3, r3, r2
 8010668:	42ab      	cmp	r3, r5
 801066a:	dc26      	bgt.n	80106ba <_printf_common+0x96>
 801066c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010670:	1e13      	subs	r3, r2, #0
 8010672:	6822      	ldr	r2, [r4, #0]
 8010674:	bf18      	it	ne
 8010676:	2301      	movne	r3, #1
 8010678:	0692      	lsls	r2, r2, #26
 801067a:	d42b      	bmi.n	80106d4 <_printf_common+0xb0>
 801067c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010680:	4649      	mov	r1, r9
 8010682:	4638      	mov	r0, r7
 8010684:	47c0      	blx	r8
 8010686:	3001      	adds	r0, #1
 8010688:	d01e      	beq.n	80106c8 <_printf_common+0xa4>
 801068a:	6823      	ldr	r3, [r4, #0]
 801068c:	68e5      	ldr	r5, [r4, #12]
 801068e:	6832      	ldr	r2, [r6, #0]
 8010690:	f003 0306 	and.w	r3, r3, #6
 8010694:	2b04      	cmp	r3, #4
 8010696:	bf08      	it	eq
 8010698:	1aad      	subeq	r5, r5, r2
 801069a:	68a3      	ldr	r3, [r4, #8]
 801069c:	6922      	ldr	r2, [r4, #16]
 801069e:	bf0c      	ite	eq
 80106a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80106a4:	2500      	movne	r5, #0
 80106a6:	4293      	cmp	r3, r2
 80106a8:	bfc4      	itt	gt
 80106aa:	1a9b      	subgt	r3, r3, r2
 80106ac:	18ed      	addgt	r5, r5, r3
 80106ae:	2600      	movs	r6, #0
 80106b0:	341a      	adds	r4, #26
 80106b2:	42b5      	cmp	r5, r6
 80106b4:	d11a      	bne.n	80106ec <_printf_common+0xc8>
 80106b6:	2000      	movs	r0, #0
 80106b8:	e008      	b.n	80106cc <_printf_common+0xa8>
 80106ba:	2301      	movs	r3, #1
 80106bc:	4652      	mov	r2, sl
 80106be:	4649      	mov	r1, r9
 80106c0:	4638      	mov	r0, r7
 80106c2:	47c0      	blx	r8
 80106c4:	3001      	adds	r0, #1
 80106c6:	d103      	bne.n	80106d0 <_printf_common+0xac>
 80106c8:	f04f 30ff 	mov.w	r0, #4294967295
 80106cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106d0:	3501      	adds	r5, #1
 80106d2:	e7c6      	b.n	8010662 <_printf_common+0x3e>
 80106d4:	18e1      	adds	r1, r4, r3
 80106d6:	1c5a      	adds	r2, r3, #1
 80106d8:	2030      	movs	r0, #48	; 0x30
 80106da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80106de:	4422      	add	r2, r4
 80106e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80106e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80106e8:	3302      	adds	r3, #2
 80106ea:	e7c7      	b.n	801067c <_printf_common+0x58>
 80106ec:	2301      	movs	r3, #1
 80106ee:	4622      	mov	r2, r4
 80106f0:	4649      	mov	r1, r9
 80106f2:	4638      	mov	r0, r7
 80106f4:	47c0      	blx	r8
 80106f6:	3001      	adds	r0, #1
 80106f8:	d0e6      	beq.n	80106c8 <_printf_common+0xa4>
 80106fa:	3601      	adds	r6, #1
 80106fc:	e7d9      	b.n	80106b2 <_printf_common+0x8e>
	...

08010700 <_printf_i>:
 8010700:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010704:	7e0f      	ldrb	r7, [r1, #24]
 8010706:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010708:	2f78      	cmp	r7, #120	; 0x78
 801070a:	4691      	mov	r9, r2
 801070c:	4680      	mov	r8, r0
 801070e:	460c      	mov	r4, r1
 8010710:	469a      	mov	sl, r3
 8010712:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010716:	d807      	bhi.n	8010728 <_printf_i+0x28>
 8010718:	2f62      	cmp	r7, #98	; 0x62
 801071a:	d80a      	bhi.n	8010732 <_printf_i+0x32>
 801071c:	2f00      	cmp	r7, #0
 801071e:	f000 80d8 	beq.w	80108d2 <_printf_i+0x1d2>
 8010722:	2f58      	cmp	r7, #88	; 0x58
 8010724:	f000 80a3 	beq.w	801086e <_printf_i+0x16e>
 8010728:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801072c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010730:	e03a      	b.n	80107a8 <_printf_i+0xa8>
 8010732:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010736:	2b15      	cmp	r3, #21
 8010738:	d8f6      	bhi.n	8010728 <_printf_i+0x28>
 801073a:	a101      	add	r1, pc, #4	; (adr r1, 8010740 <_printf_i+0x40>)
 801073c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010740:	08010799 	.word	0x08010799
 8010744:	080107ad 	.word	0x080107ad
 8010748:	08010729 	.word	0x08010729
 801074c:	08010729 	.word	0x08010729
 8010750:	08010729 	.word	0x08010729
 8010754:	08010729 	.word	0x08010729
 8010758:	080107ad 	.word	0x080107ad
 801075c:	08010729 	.word	0x08010729
 8010760:	08010729 	.word	0x08010729
 8010764:	08010729 	.word	0x08010729
 8010768:	08010729 	.word	0x08010729
 801076c:	080108b9 	.word	0x080108b9
 8010770:	080107dd 	.word	0x080107dd
 8010774:	0801089b 	.word	0x0801089b
 8010778:	08010729 	.word	0x08010729
 801077c:	08010729 	.word	0x08010729
 8010780:	080108db 	.word	0x080108db
 8010784:	08010729 	.word	0x08010729
 8010788:	080107dd 	.word	0x080107dd
 801078c:	08010729 	.word	0x08010729
 8010790:	08010729 	.word	0x08010729
 8010794:	080108a3 	.word	0x080108a3
 8010798:	682b      	ldr	r3, [r5, #0]
 801079a:	1d1a      	adds	r2, r3, #4
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	602a      	str	r2, [r5, #0]
 80107a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80107a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80107a8:	2301      	movs	r3, #1
 80107aa:	e0a3      	b.n	80108f4 <_printf_i+0x1f4>
 80107ac:	6820      	ldr	r0, [r4, #0]
 80107ae:	6829      	ldr	r1, [r5, #0]
 80107b0:	0606      	lsls	r6, r0, #24
 80107b2:	f101 0304 	add.w	r3, r1, #4
 80107b6:	d50a      	bpl.n	80107ce <_printf_i+0xce>
 80107b8:	680e      	ldr	r6, [r1, #0]
 80107ba:	602b      	str	r3, [r5, #0]
 80107bc:	2e00      	cmp	r6, #0
 80107be:	da03      	bge.n	80107c8 <_printf_i+0xc8>
 80107c0:	232d      	movs	r3, #45	; 0x2d
 80107c2:	4276      	negs	r6, r6
 80107c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80107c8:	485e      	ldr	r0, [pc, #376]	; (8010944 <_printf_i+0x244>)
 80107ca:	230a      	movs	r3, #10
 80107cc:	e019      	b.n	8010802 <_printf_i+0x102>
 80107ce:	680e      	ldr	r6, [r1, #0]
 80107d0:	602b      	str	r3, [r5, #0]
 80107d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80107d6:	bf18      	it	ne
 80107d8:	b236      	sxthne	r6, r6
 80107da:	e7ef      	b.n	80107bc <_printf_i+0xbc>
 80107dc:	682b      	ldr	r3, [r5, #0]
 80107de:	6820      	ldr	r0, [r4, #0]
 80107e0:	1d19      	adds	r1, r3, #4
 80107e2:	6029      	str	r1, [r5, #0]
 80107e4:	0601      	lsls	r1, r0, #24
 80107e6:	d501      	bpl.n	80107ec <_printf_i+0xec>
 80107e8:	681e      	ldr	r6, [r3, #0]
 80107ea:	e002      	b.n	80107f2 <_printf_i+0xf2>
 80107ec:	0646      	lsls	r6, r0, #25
 80107ee:	d5fb      	bpl.n	80107e8 <_printf_i+0xe8>
 80107f0:	881e      	ldrh	r6, [r3, #0]
 80107f2:	4854      	ldr	r0, [pc, #336]	; (8010944 <_printf_i+0x244>)
 80107f4:	2f6f      	cmp	r7, #111	; 0x6f
 80107f6:	bf0c      	ite	eq
 80107f8:	2308      	moveq	r3, #8
 80107fa:	230a      	movne	r3, #10
 80107fc:	2100      	movs	r1, #0
 80107fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010802:	6865      	ldr	r5, [r4, #4]
 8010804:	60a5      	str	r5, [r4, #8]
 8010806:	2d00      	cmp	r5, #0
 8010808:	bfa2      	ittt	ge
 801080a:	6821      	ldrge	r1, [r4, #0]
 801080c:	f021 0104 	bicge.w	r1, r1, #4
 8010810:	6021      	strge	r1, [r4, #0]
 8010812:	b90e      	cbnz	r6, 8010818 <_printf_i+0x118>
 8010814:	2d00      	cmp	r5, #0
 8010816:	d04d      	beq.n	80108b4 <_printf_i+0x1b4>
 8010818:	4615      	mov	r5, r2
 801081a:	fbb6 f1f3 	udiv	r1, r6, r3
 801081e:	fb03 6711 	mls	r7, r3, r1, r6
 8010822:	5dc7      	ldrb	r7, [r0, r7]
 8010824:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010828:	4637      	mov	r7, r6
 801082a:	42bb      	cmp	r3, r7
 801082c:	460e      	mov	r6, r1
 801082e:	d9f4      	bls.n	801081a <_printf_i+0x11a>
 8010830:	2b08      	cmp	r3, #8
 8010832:	d10b      	bne.n	801084c <_printf_i+0x14c>
 8010834:	6823      	ldr	r3, [r4, #0]
 8010836:	07de      	lsls	r6, r3, #31
 8010838:	d508      	bpl.n	801084c <_printf_i+0x14c>
 801083a:	6923      	ldr	r3, [r4, #16]
 801083c:	6861      	ldr	r1, [r4, #4]
 801083e:	4299      	cmp	r1, r3
 8010840:	bfde      	ittt	le
 8010842:	2330      	movle	r3, #48	; 0x30
 8010844:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010848:	f105 35ff 	addle.w	r5, r5, #4294967295
 801084c:	1b52      	subs	r2, r2, r5
 801084e:	6122      	str	r2, [r4, #16]
 8010850:	f8cd a000 	str.w	sl, [sp]
 8010854:	464b      	mov	r3, r9
 8010856:	aa03      	add	r2, sp, #12
 8010858:	4621      	mov	r1, r4
 801085a:	4640      	mov	r0, r8
 801085c:	f7ff fee2 	bl	8010624 <_printf_common>
 8010860:	3001      	adds	r0, #1
 8010862:	d14c      	bne.n	80108fe <_printf_i+0x1fe>
 8010864:	f04f 30ff 	mov.w	r0, #4294967295
 8010868:	b004      	add	sp, #16
 801086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801086e:	4835      	ldr	r0, [pc, #212]	; (8010944 <_printf_i+0x244>)
 8010870:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010874:	6829      	ldr	r1, [r5, #0]
 8010876:	6823      	ldr	r3, [r4, #0]
 8010878:	f851 6b04 	ldr.w	r6, [r1], #4
 801087c:	6029      	str	r1, [r5, #0]
 801087e:	061d      	lsls	r5, r3, #24
 8010880:	d514      	bpl.n	80108ac <_printf_i+0x1ac>
 8010882:	07df      	lsls	r7, r3, #31
 8010884:	bf44      	itt	mi
 8010886:	f043 0320 	orrmi.w	r3, r3, #32
 801088a:	6023      	strmi	r3, [r4, #0]
 801088c:	b91e      	cbnz	r6, 8010896 <_printf_i+0x196>
 801088e:	6823      	ldr	r3, [r4, #0]
 8010890:	f023 0320 	bic.w	r3, r3, #32
 8010894:	6023      	str	r3, [r4, #0]
 8010896:	2310      	movs	r3, #16
 8010898:	e7b0      	b.n	80107fc <_printf_i+0xfc>
 801089a:	6823      	ldr	r3, [r4, #0]
 801089c:	f043 0320 	orr.w	r3, r3, #32
 80108a0:	6023      	str	r3, [r4, #0]
 80108a2:	2378      	movs	r3, #120	; 0x78
 80108a4:	4828      	ldr	r0, [pc, #160]	; (8010948 <_printf_i+0x248>)
 80108a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80108aa:	e7e3      	b.n	8010874 <_printf_i+0x174>
 80108ac:	0659      	lsls	r1, r3, #25
 80108ae:	bf48      	it	mi
 80108b0:	b2b6      	uxthmi	r6, r6
 80108b2:	e7e6      	b.n	8010882 <_printf_i+0x182>
 80108b4:	4615      	mov	r5, r2
 80108b6:	e7bb      	b.n	8010830 <_printf_i+0x130>
 80108b8:	682b      	ldr	r3, [r5, #0]
 80108ba:	6826      	ldr	r6, [r4, #0]
 80108bc:	6961      	ldr	r1, [r4, #20]
 80108be:	1d18      	adds	r0, r3, #4
 80108c0:	6028      	str	r0, [r5, #0]
 80108c2:	0635      	lsls	r5, r6, #24
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	d501      	bpl.n	80108cc <_printf_i+0x1cc>
 80108c8:	6019      	str	r1, [r3, #0]
 80108ca:	e002      	b.n	80108d2 <_printf_i+0x1d2>
 80108cc:	0670      	lsls	r0, r6, #25
 80108ce:	d5fb      	bpl.n	80108c8 <_printf_i+0x1c8>
 80108d0:	8019      	strh	r1, [r3, #0]
 80108d2:	2300      	movs	r3, #0
 80108d4:	6123      	str	r3, [r4, #16]
 80108d6:	4615      	mov	r5, r2
 80108d8:	e7ba      	b.n	8010850 <_printf_i+0x150>
 80108da:	682b      	ldr	r3, [r5, #0]
 80108dc:	1d1a      	adds	r2, r3, #4
 80108de:	602a      	str	r2, [r5, #0]
 80108e0:	681d      	ldr	r5, [r3, #0]
 80108e2:	6862      	ldr	r2, [r4, #4]
 80108e4:	2100      	movs	r1, #0
 80108e6:	4628      	mov	r0, r5
 80108e8:	f7ef fd02 	bl	80002f0 <memchr>
 80108ec:	b108      	cbz	r0, 80108f2 <_printf_i+0x1f2>
 80108ee:	1b40      	subs	r0, r0, r5
 80108f0:	6060      	str	r0, [r4, #4]
 80108f2:	6863      	ldr	r3, [r4, #4]
 80108f4:	6123      	str	r3, [r4, #16]
 80108f6:	2300      	movs	r3, #0
 80108f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80108fc:	e7a8      	b.n	8010850 <_printf_i+0x150>
 80108fe:	6923      	ldr	r3, [r4, #16]
 8010900:	462a      	mov	r2, r5
 8010902:	4649      	mov	r1, r9
 8010904:	4640      	mov	r0, r8
 8010906:	47d0      	blx	sl
 8010908:	3001      	adds	r0, #1
 801090a:	d0ab      	beq.n	8010864 <_printf_i+0x164>
 801090c:	6823      	ldr	r3, [r4, #0]
 801090e:	079b      	lsls	r3, r3, #30
 8010910:	d413      	bmi.n	801093a <_printf_i+0x23a>
 8010912:	68e0      	ldr	r0, [r4, #12]
 8010914:	9b03      	ldr	r3, [sp, #12]
 8010916:	4298      	cmp	r0, r3
 8010918:	bfb8      	it	lt
 801091a:	4618      	movlt	r0, r3
 801091c:	e7a4      	b.n	8010868 <_printf_i+0x168>
 801091e:	2301      	movs	r3, #1
 8010920:	4632      	mov	r2, r6
 8010922:	4649      	mov	r1, r9
 8010924:	4640      	mov	r0, r8
 8010926:	47d0      	blx	sl
 8010928:	3001      	adds	r0, #1
 801092a:	d09b      	beq.n	8010864 <_printf_i+0x164>
 801092c:	3501      	adds	r5, #1
 801092e:	68e3      	ldr	r3, [r4, #12]
 8010930:	9903      	ldr	r1, [sp, #12]
 8010932:	1a5b      	subs	r3, r3, r1
 8010934:	42ab      	cmp	r3, r5
 8010936:	dcf2      	bgt.n	801091e <_printf_i+0x21e>
 8010938:	e7eb      	b.n	8010912 <_printf_i+0x212>
 801093a:	2500      	movs	r5, #0
 801093c:	f104 0619 	add.w	r6, r4, #25
 8010940:	e7f5      	b.n	801092e <_printf_i+0x22e>
 8010942:	bf00      	nop
 8010944:	0801d62e 	.word	0x0801d62e
 8010948:	0801d63f 	.word	0x0801d63f

0801094c <srand>:
 801094c:	b538      	push	{r3, r4, r5, lr}
 801094e:	4b10      	ldr	r3, [pc, #64]	; (8010990 <srand+0x44>)
 8010950:	681d      	ldr	r5, [r3, #0]
 8010952:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8010954:	4604      	mov	r4, r0
 8010956:	b9b3      	cbnz	r3, 8010986 <srand+0x3a>
 8010958:	2018      	movs	r0, #24
 801095a:	f000 ffb5 	bl	80118c8 <malloc>
 801095e:	4602      	mov	r2, r0
 8010960:	63a8      	str	r0, [r5, #56]	; 0x38
 8010962:	b920      	cbnz	r0, 801096e <srand+0x22>
 8010964:	4b0b      	ldr	r3, [pc, #44]	; (8010994 <srand+0x48>)
 8010966:	480c      	ldr	r0, [pc, #48]	; (8010998 <srand+0x4c>)
 8010968:	2142      	movs	r1, #66	; 0x42
 801096a:	f000 f97d 	bl	8010c68 <__assert_func>
 801096e:	490b      	ldr	r1, [pc, #44]	; (801099c <srand+0x50>)
 8010970:	4b0b      	ldr	r3, [pc, #44]	; (80109a0 <srand+0x54>)
 8010972:	e9c0 1300 	strd	r1, r3, [r0]
 8010976:	4b0b      	ldr	r3, [pc, #44]	; (80109a4 <srand+0x58>)
 8010978:	6083      	str	r3, [r0, #8]
 801097a:	230b      	movs	r3, #11
 801097c:	8183      	strh	r3, [r0, #12]
 801097e:	2100      	movs	r1, #0
 8010980:	2001      	movs	r0, #1
 8010982:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010986:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8010988:	2200      	movs	r2, #0
 801098a:	611c      	str	r4, [r3, #16]
 801098c:	615a      	str	r2, [r3, #20]
 801098e:	bd38      	pop	{r3, r4, r5, pc}
 8010990:	2400049c 	.word	0x2400049c
 8010994:	0801d650 	.word	0x0801d650
 8010998:	0801d667 	.word	0x0801d667
 801099c:	abcd330e 	.word	0xabcd330e
 80109a0:	e66d1234 	.word	0xe66d1234
 80109a4:	0005deec 	.word	0x0005deec

080109a8 <rand>:
 80109a8:	4b16      	ldr	r3, [pc, #88]	; (8010a04 <rand+0x5c>)
 80109aa:	b510      	push	{r4, lr}
 80109ac:	681c      	ldr	r4, [r3, #0]
 80109ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80109b0:	b9b3      	cbnz	r3, 80109e0 <rand+0x38>
 80109b2:	2018      	movs	r0, #24
 80109b4:	f000 ff88 	bl	80118c8 <malloc>
 80109b8:	63a0      	str	r0, [r4, #56]	; 0x38
 80109ba:	b928      	cbnz	r0, 80109c8 <rand+0x20>
 80109bc:	4602      	mov	r2, r0
 80109be:	4b12      	ldr	r3, [pc, #72]	; (8010a08 <rand+0x60>)
 80109c0:	4812      	ldr	r0, [pc, #72]	; (8010a0c <rand+0x64>)
 80109c2:	214e      	movs	r1, #78	; 0x4e
 80109c4:	f000 f950 	bl	8010c68 <__assert_func>
 80109c8:	4a11      	ldr	r2, [pc, #68]	; (8010a10 <rand+0x68>)
 80109ca:	4b12      	ldr	r3, [pc, #72]	; (8010a14 <rand+0x6c>)
 80109cc:	e9c0 2300 	strd	r2, r3, [r0]
 80109d0:	4b11      	ldr	r3, [pc, #68]	; (8010a18 <rand+0x70>)
 80109d2:	6083      	str	r3, [r0, #8]
 80109d4:	230b      	movs	r3, #11
 80109d6:	8183      	strh	r3, [r0, #12]
 80109d8:	2201      	movs	r2, #1
 80109da:	2300      	movs	r3, #0
 80109dc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80109e0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80109e2:	4a0e      	ldr	r2, [pc, #56]	; (8010a1c <rand+0x74>)
 80109e4:	6920      	ldr	r0, [r4, #16]
 80109e6:	6963      	ldr	r3, [r4, #20]
 80109e8:	490d      	ldr	r1, [pc, #52]	; (8010a20 <rand+0x78>)
 80109ea:	4342      	muls	r2, r0
 80109ec:	fb01 2203 	mla	r2, r1, r3, r2
 80109f0:	fba0 0101 	umull	r0, r1, r0, r1
 80109f4:	1c43      	adds	r3, r0, #1
 80109f6:	eb42 0001 	adc.w	r0, r2, r1
 80109fa:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80109fe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8010a02:	bd10      	pop	{r4, pc}
 8010a04:	2400049c 	.word	0x2400049c
 8010a08:	0801d650 	.word	0x0801d650
 8010a0c:	0801d667 	.word	0x0801d667
 8010a10:	abcd330e 	.word	0xabcd330e
 8010a14:	e66d1234 	.word	0xe66d1234
 8010a18:	0005deec 	.word	0x0005deec
 8010a1c:	5851f42d 	.word	0x5851f42d
 8010a20:	4c957f2d 	.word	0x4c957f2d

08010a24 <siprintf>:
 8010a24:	b40e      	push	{r1, r2, r3}
 8010a26:	b500      	push	{lr}
 8010a28:	b09c      	sub	sp, #112	; 0x70
 8010a2a:	ab1d      	add	r3, sp, #116	; 0x74
 8010a2c:	9002      	str	r0, [sp, #8]
 8010a2e:	9006      	str	r0, [sp, #24]
 8010a30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010a34:	4809      	ldr	r0, [pc, #36]	; (8010a5c <siprintf+0x38>)
 8010a36:	9107      	str	r1, [sp, #28]
 8010a38:	9104      	str	r1, [sp, #16]
 8010a3a:	4909      	ldr	r1, [pc, #36]	; (8010a60 <siprintf+0x3c>)
 8010a3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a40:	9105      	str	r1, [sp, #20]
 8010a42:	6800      	ldr	r0, [r0, #0]
 8010a44:	9301      	str	r3, [sp, #4]
 8010a46:	a902      	add	r1, sp, #8
 8010a48:	f001 fc1c 	bl	8012284 <_svfiprintf_r>
 8010a4c:	9b02      	ldr	r3, [sp, #8]
 8010a4e:	2200      	movs	r2, #0
 8010a50:	701a      	strb	r2, [r3, #0]
 8010a52:	b01c      	add	sp, #112	; 0x70
 8010a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a58:	b003      	add	sp, #12
 8010a5a:	4770      	bx	lr
 8010a5c:	2400049c 	.word	0x2400049c
 8010a60:	ffff0208 	.word	0xffff0208

08010a64 <strcpy>:
 8010a64:	4603      	mov	r3, r0
 8010a66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010a6a:	f803 2b01 	strb.w	r2, [r3], #1
 8010a6e:	2a00      	cmp	r2, #0
 8010a70:	d1f9      	bne.n	8010a66 <strcpy+0x2>
 8010a72:	4770      	bx	lr

08010a74 <strcspn>:
 8010a74:	b570      	push	{r4, r5, r6, lr}
 8010a76:	4603      	mov	r3, r0
 8010a78:	461e      	mov	r6, r3
 8010a7a:	f813 4b01 	ldrb.w	r4, [r3], #1
 8010a7e:	b144      	cbz	r4, 8010a92 <strcspn+0x1e>
 8010a80:	1e4a      	subs	r2, r1, #1
 8010a82:	e001      	b.n	8010a88 <strcspn+0x14>
 8010a84:	42a5      	cmp	r5, r4
 8010a86:	d004      	beq.n	8010a92 <strcspn+0x1e>
 8010a88:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8010a8c:	2d00      	cmp	r5, #0
 8010a8e:	d1f9      	bne.n	8010a84 <strcspn+0x10>
 8010a90:	e7f2      	b.n	8010a78 <strcspn+0x4>
 8010a92:	1a30      	subs	r0, r6, r0
 8010a94:	bd70      	pop	{r4, r5, r6, pc}
	...

08010a98 <strtok>:
 8010a98:	4b16      	ldr	r3, [pc, #88]	; (8010af4 <strtok+0x5c>)
 8010a9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a9c:	681e      	ldr	r6, [r3, #0]
 8010a9e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8010aa0:	4605      	mov	r5, r0
 8010aa2:	b9fc      	cbnz	r4, 8010ae4 <strtok+0x4c>
 8010aa4:	2050      	movs	r0, #80	; 0x50
 8010aa6:	9101      	str	r1, [sp, #4]
 8010aa8:	f000 ff0e 	bl	80118c8 <malloc>
 8010aac:	9901      	ldr	r1, [sp, #4]
 8010aae:	65b0      	str	r0, [r6, #88]	; 0x58
 8010ab0:	4602      	mov	r2, r0
 8010ab2:	b920      	cbnz	r0, 8010abe <strtok+0x26>
 8010ab4:	4b10      	ldr	r3, [pc, #64]	; (8010af8 <strtok+0x60>)
 8010ab6:	4811      	ldr	r0, [pc, #68]	; (8010afc <strtok+0x64>)
 8010ab8:	2157      	movs	r1, #87	; 0x57
 8010aba:	f000 f8d5 	bl	8010c68 <__assert_func>
 8010abe:	e9c0 4400 	strd	r4, r4, [r0]
 8010ac2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8010ac6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8010aca:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8010ace:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8010ad2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8010ad6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8010ada:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8010ade:	6184      	str	r4, [r0, #24]
 8010ae0:	7704      	strb	r4, [r0, #28]
 8010ae2:	6244      	str	r4, [r0, #36]	; 0x24
 8010ae4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8010ae6:	2301      	movs	r3, #1
 8010ae8:	4628      	mov	r0, r5
 8010aea:	b002      	add	sp, #8
 8010aec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010af0:	f000 b806 	b.w	8010b00 <__strtok_r>
 8010af4:	2400049c 	.word	0x2400049c
 8010af8:	0801d650 	.word	0x0801d650
 8010afc:	0801d6c2 	.word	0x0801d6c2

08010b00 <__strtok_r>:
 8010b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b02:	b908      	cbnz	r0, 8010b08 <__strtok_r+0x8>
 8010b04:	6810      	ldr	r0, [r2, #0]
 8010b06:	b188      	cbz	r0, 8010b2c <__strtok_r+0x2c>
 8010b08:	4604      	mov	r4, r0
 8010b0a:	4620      	mov	r0, r4
 8010b0c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8010b10:	460f      	mov	r7, r1
 8010b12:	f817 6b01 	ldrb.w	r6, [r7], #1
 8010b16:	b91e      	cbnz	r6, 8010b20 <__strtok_r+0x20>
 8010b18:	b965      	cbnz	r5, 8010b34 <__strtok_r+0x34>
 8010b1a:	6015      	str	r5, [r2, #0]
 8010b1c:	4628      	mov	r0, r5
 8010b1e:	e005      	b.n	8010b2c <__strtok_r+0x2c>
 8010b20:	42b5      	cmp	r5, r6
 8010b22:	d1f6      	bne.n	8010b12 <__strtok_r+0x12>
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d1f0      	bne.n	8010b0a <__strtok_r+0xa>
 8010b28:	6014      	str	r4, [r2, #0]
 8010b2a:	7003      	strb	r3, [r0, #0]
 8010b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b2e:	461c      	mov	r4, r3
 8010b30:	e00c      	b.n	8010b4c <__strtok_r+0x4c>
 8010b32:	b915      	cbnz	r5, 8010b3a <__strtok_r+0x3a>
 8010b34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010b38:	460e      	mov	r6, r1
 8010b3a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010b3e:	42ab      	cmp	r3, r5
 8010b40:	d1f7      	bne.n	8010b32 <__strtok_r+0x32>
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d0f3      	beq.n	8010b2e <__strtok_r+0x2e>
 8010b46:	2300      	movs	r3, #0
 8010b48:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010b4c:	6014      	str	r4, [r2, #0]
 8010b4e:	e7ed      	b.n	8010b2c <__strtok_r+0x2c>

08010b50 <_strtol_l.constprop.0>:
 8010b50:	2b01      	cmp	r3, #1
 8010b52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b56:	d001      	beq.n	8010b5c <_strtol_l.constprop.0+0xc>
 8010b58:	2b24      	cmp	r3, #36	; 0x24
 8010b5a:	d906      	bls.n	8010b6a <_strtol_l.constprop.0+0x1a>
 8010b5c:	f7ff fa74 	bl	8010048 <__errno>
 8010b60:	2316      	movs	r3, #22
 8010b62:	6003      	str	r3, [r0, #0]
 8010b64:	2000      	movs	r0, #0
 8010b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b6a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010c50 <_strtol_l.constprop.0+0x100>
 8010b6e:	460d      	mov	r5, r1
 8010b70:	462e      	mov	r6, r5
 8010b72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010b76:	f814 700c 	ldrb.w	r7, [r4, ip]
 8010b7a:	f017 0708 	ands.w	r7, r7, #8
 8010b7e:	d1f7      	bne.n	8010b70 <_strtol_l.constprop.0+0x20>
 8010b80:	2c2d      	cmp	r4, #45	; 0x2d
 8010b82:	d132      	bne.n	8010bea <_strtol_l.constprop.0+0x9a>
 8010b84:	782c      	ldrb	r4, [r5, #0]
 8010b86:	2701      	movs	r7, #1
 8010b88:	1cb5      	adds	r5, r6, #2
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d05b      	beq.n	8010c46 <_strtol_l.constprop.0+0xf6>
 8010b8e:	2b10      	cmp	r3, #16
 8010b90:	d109      	bne.n	8010ba6 <_strtol_l.constprop.0+0x56>
 8010b92:	2c30      	cmp	r4, #48	; 0x30
 8010b94:	d107      	bne.n	8010ba6 <_strtol_l.constprop.0+0x56>
 8010b96:	782c      	ldrb	r4, [r5, #0]
 8010b98:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010b9c:	2c58      	cmp	r4, #88	; 0x58
 8010b9e:	d14d      	bne.n	8010c3c <_strtol_l.constprop.0+0xec>
 8010ba0:	786c      	ldrb	r4, [r5, #1]
 8010ba2:	2310      	movs	r3, #16
 8010ba4:	3502      	adds	r5, #2
 8010ba6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010baa:	f108 38ff 	add.w	r8, r8, #4294967295
 8010bae:	f04f 0c00 	mov.w	ip, #0
 8010bb2:	fbb8 f9f3 	udiv	r9, r8, r3
 8010bb6:	4666      	mov	r6, ip
 8010bb8:	fb03 8a19 	mls	sl, r3, r9, r8
 8010bbc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8010bc0:	f1be 0f09 	cmp.w	lr, #9
 8010bc4:	d816      	bhi.n	8010bf4 <_strtol_l.constprop.0+0xa4>
 8010bc6:	4674      	mov	r4, lr
 8010bc8:	42a3      	cmp	r3, r4
 8010bca:	dd24      	ble.n	8010c16 <_strtol_l.constprop.0+0xc6>
 8010bcc:	f1bc 0f00 	cmp.w	ip, #0
 8010bd0:	db1e      	blt.n	8010c10 <_strtol_l.constprop.0+0xc0>
 8010bd2:	45b1      	cmp	r9, r6
 8010bd4:	d31c      	bcc.n	8010c10 <_strtol_l.constprop.0+0xc0>
 8010bd6:	d101      	bne.n	8010bdc <_strtol_l.constprop.0+0x8c>
 8010bd8:	45a2      	cmp	sl, r4
 8010bda:	db19      	blt.n	8010c10 <_strtol_l.constprop.0+0xc0>
 8010bdc:	fb06 4603 	mla	r6, r6, r3, r4
 8010be0:	f04f 0c01 	mov.w	ip, #1
 8010be4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010be8:	e7e8      	b.n	8010bbc <_strtol_l.constprop.0+0x6c>
 8010bea:	2c2b      	cmp	r4, #43	; 0x2b
 8010bec:	bf04      	itt	eq
 8010bee:	782c      	ldrbeq	r4, [r5, #0]
 8010bf0:	1cb5      	addeq	r5, r6, #2
 8010bf2:	e7ca      	b.n	8010b8a <_strtol_l.constprop.0+0x3a>
 8010bf4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010bf8:	f1be 0f19 	cmp.w	lr, #25
 8010bfc:	d801      	bhi.n	8010c02 <_strtol_l.constprop.0+0xb2>
 8010bfe:	3c37      	subs	r4, #55	; 0x37
 8010c00:	e7e2      	b.n	8010bc8 <_strtol_l.constprop.0+0x78>
 8010c02:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8010c06:	f1be 0f19 	cmp.w	lr, #25
 8010c0a:	d804      	bhi.n	8010c16 <_strtol_l.constprop.0+0xc6>
 8010c0c:	3c57      	subs	r4, #87	; 0x57
 8010c0e:	e7db      	b.n	8010bc8 <_strtol_l.constprop.0+0x78>
 8010c10:	f04f 3cff 	mov.w	ip, #4294967295
 8010c14:	e7e6      	b.n	8010be4 <_strtol_l.constprop.0+0x94>
 8010c16:	f1bc 0f00 	cmp.w	ip, #0
 8010c1a:	da05      	bge.n	8010c28 <_strtol_l.constprop.0+0xd8>
 8010c1c:	2322      	movs	r3, #34	; 0x22
 8010c1e:	6003      	str	r3, [r0, #0]
 8010c20:	4646      	mov	r6, r8
 8010c22:	b942      	cbnz	r2, 8010c36 <_strtol_l.constprop.0+0xe6>
 8010c24:	4630      	mov	r0, r6
 8010c26:	e79e      	b.n	8010b66 <_strtol_l.constprop.0+0x16>
 8010c28:	b107      	cbz	r7, 8010c2c <_strtol_l.constprop.0+0xdc>
 8010c2a:	4276      	negs	r6, r6
 8010c2c:	2a00      	cmp	r2, #0
 8010c2e:	d0f9      	beq.n	8010c24 <_strtol_l.constprop.0+0xd4>
 8010c30:	f1bc 0f00 	cmp.w	ip, #0
 8010c34:	d000      	beq.n	8010c38 <_strtol_l.constprop.0+0xe8>
 8010c36:	1e69      	subs	r1, r5, #1
 8010c38:	6011      	str	r1, [r2, #0]
 8010c3a:	e7f3      	b.n	8010c24 <_strtol_l.constprop.0+0xd4>
 8010c3c:	2430      	movs	r4, #48	; 0x30
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d1b1      	bne.n	8010ba6 <_strtol_l.constprop.0+0x56>
 8010c42:	2308      	movs	r3, #8
 8010c44:	e7af      	b.n	8010ba6 <_strtol_l.constprop.0+0x56>
 8010c46:	2c30      	cmp	r4, #48	; 0x30
 8010c48:	d0a5      	beq.n	8010b96 <_strtol_l.constprop.0+0x46>
 8010c4a:	230a      	movs	r3, #10
 8010c4c:	e7ab      	b.n	8010ba6 <_strtol_l.constprop.0+0x56>
 8010c4e:	bf00      	nop
 8010c50:	0801d515 	.word	0x0801d515

08010c54 <strtol>:
 8010c54:	4613      	mov	r3, r2
 8010c56:	460a      	mov	r2, r1
 8010c58:	4601      	mov	r1, r0
 8010c5a:	4802      	ldr	r0, [pc, #8]	; (8010c64 <strtol+0x10>)
 8010c5c:	6800      	ldr	r0, [r0, #0]
 8010c5e:	f7ff bf77 	b.w	8010b50 <_strtol_l.constprop.0>
 8010c62:	bf00      	nop
 8010c64:	2400049c 	.word	0x2400049c

08010c68 <__assert_func>:
 8010c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c6a:	4614      	mov	r4, r2
 8010c6c:	461a      	mov	r2, r3
 8010c6e:	4b09      	ldr	r3, [pc, #36]	; (8010c94 <__assert_func+0x2c>)
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	4605      	mov	r5, r0
 8010c74:	68d8      	ldr	r0, [r3, #12]
 8010c76:	b14c      	cbz	r4, 8010c8c <__assert_func+0x24>
 8010c78:	4b07      	ldr	r3, [pc, #28]	; (8010c98 <__assert_func+0x30>)
 8010c7a:	9100      	str	r1, [sp, #0]
 8010c7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010c80:	4906      	ldr	r1, [pc, #24]	; (8010c9c <__assert_func+0x34>)
 8010c82:	462b      	mov	r3, r5
 8010c84:	f000 fe0a 	bl	801189c <fiprintf>
 8010c88:	f001 fe26 	bl	80128d8 <abort>
 8010c8c:	4b04      	ldr	r3, [pc, #16]	; (8010ca0 <__assert_func+0x38>)
 8010c8e:	461c      	mov	r4, r3
 8010c90:	e7f3      	b.n	8010c7a <__assert_func+0x12>
 8010c92:	bf00      	nop
 8010c94:	2400049c 	.word	0x2400049c
 8010c98:	0801d71f 	.word	0x0801d71f
 8010c9c:	0801d72c 	.word	0x0801d72c
 8010ca0:	0801d75a 	.word	0x0801d75a

08010ca4 <quorem>:
 8010ca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ca8:	6903      	ldr	r3, [r0, #16]
 8010caa:	690c      	ldr	r4, [r1, #16]
 8010cac:	42a3      	cmp	r3, r4
 8010cae:	4607      	mov	r7, r0
 8010cb0:	f2c0 8081 	blt.w	8010db6 <quorem+0x112>
 8010cb4:	3c01      	subs	r4, #1
 8010cb6:	f101 0814 	add.w	r8, r1, #20
 8010cba:	f100 0514 	add.w	r5, r0, #20
 8010cbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010cc2:	9301      	str	r3, [sp, #4]
 8010cc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010cc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010ccc:	3301      	adds	r3, #1
 8010cce:	429a      	cmp	r2, r3
 8010cd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010cd4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010cd8:	fbb2 f6f3 	udiv	r6, r2, r3
 8010cdc:	d331      	bcc.n	8010d42 <quorem+0x9e>
 8010cde:	f04f 0e00 	mov.w	lr, #0
 8010ce2:	4640      	mov	r0, r8
 8010ce4:	46ac      	mov	ip, r5
 8010ce6:	46f2      	mov	sl, lr
 8010ce8:	f850 2b04 	ldr.w	r2, [r0], #4
 8010cec:	b293      	uxth	r3, r2
 8010cee:	fb06 e303 	mla	r3, r6, r3, lr
 8010cf2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010cf6:	b29b      	uxth	r3, r3
 8010cf8:	ebaa 0303 	sub.w	r3, sl, r3
 8010cfc:	f8dc a000 	ldr.w	sl, [ip]
 8010d00:	0c12      	lsrs	r2, r2, #16
 8010d02:	fa13 f38a 	uxtah	r3, r3, sl
 8010d06:	fb06 e202 	mla	r2, r6, r2, lr
 8010d0a:	9300      	str	r3, [sp, #0]
 8010d0c:	9b00      	ldr	r3, [sp, #0]
 8010d0e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010d12:	b292      	uxth	r2, r2
 8010d14:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010d18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010d1c:	f8bd 3000 	ldrh.w	r3, [sp]
 8010d20:	4581      	cmp	r9, r0
 8010d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d26:	f84c 3b04 	str.w	r3, [ip], #4
 8010d2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010d2e:	d2db      	bcs.n	8010ce8 <quorem+0x44>
 8010d30:	f855 300b 	ldr.w	r3, [r5, fp]
 8010d34:	b92b      	cbnz	r3, 8010d42 <quorem+0x9e>
 8010d36:	9b01      	ldr	r3, [sp, #4]
 8010d38:	3b04      	subs	r3, #4
 8010d3a:	429d      	cmp	r5, r3
 8010d3c:	461a      	mov	r2, r3
 8010d3e:	d32e      	bcc.n	8010d9e <quorem+0xfa>
 8010d40:	613c      	str	r4, [r7, #16]
 8010d42:	4638      	mov	r0, r7
 8010d44:	f001 f84a 	bl	8011ddc <__mcmp>
 8010d48:	2800      	cmp	r0, #0
 8010d4a:	db24      	blt.n	8010d96 <quorem+0xf2>
 8010d4c:	3601      	adds	r6, #1
 8010d4e:	4628      	mov	r0, r5
 8010d50:	f04f 0c00 	mov.w	ip, #0
 8010d54:	f858 2b04 	ldr.w	r2, [r8], #4
 8010d58:	f8d0 e000 	ldr.w	lr, [r0]
 8010d5c:	b293      	uxth	r3, r2
 8010d5e:	ebac 0303 	sub.w	r3, ip, r3
 8010d62:	0c12      	lsrs	r2, r2, #16
 8010d64:	fa13 f38e 	uxtah	r3, r3, lr
 8010d68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010d6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010d70:	b29b      	uxth	r3, r3
 8010d72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d76:	45c1      	cmp	r9, r8
 8010d78:	f840 3b04 	str.w	r3, [r0], #4
 8010d7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010d80:	d2e8      	bcs.n	8010d54 <quorem+0xb0>
 8010d82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d8a:	b922      	cbnz	r2, 8010d96 <quorem+0xf2>
 8010d8c:	3b04      	subs	r3, #4
 8010d8e:	429d      	cmp	r5, r3
 8010d90:	461a      	mov	r2, r3
 8010d92:	d30a      	bcc.n	8010daa <quorem+0x106>
 8010d94:	613c      	str	r4, [r7, #16]
 8010d96:	4630      	mov	r0, r6
 8010d98:	b003      	add	sp, #12
 8010d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d9e:	6812      	ldr	r2, [r2, #0]
 8010da0:	3b04      	subs	r3, #4
 8010da2:	2a00      	cmp	r2, #0
 8010da4:	d1cc      	bne.n	8010d40 <quorem+0x9c>
 8010da6:	3c01      	subs	r4, #1
 8010da8:	e7c7      	b.n	8010d3a <quorem+0x96>
 8010daa:	6812      	ldr	r2, [r2, #0]
 8010dac:	3b04      	subs	r3, #4
 8010dae:	2a00      	cmp	r2, #0
 8010db0:	d1f0      	bne.n	8010d94 <quorem+0xf0>
 8010db2:	3c01      	subs	r4, #1
 8010db4:	e7eb      	b.n	8010d8e <quorem+0xea>
 8010db6:	2000      	movs	r0, #0
 8010db8:	e7ee      	b.n	8010d98 <quorem+0xf4>
 8010dba:	0000      	movs	r0, r0
 8010dbc:	0000      	movs	r0, r0
	...

08010dc0 <_dtoa_r>:
 8010dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dc4:	ed2d 8b02 	vpush	{d8}
 8010dc8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010dca:	b091      	sub	sp, #68	; 0x44
 8010dcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010dd0:	ec59 8b10 	vmov	r8, r9, d0
 8010dd4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8010dd6:	9106      	str	r1, [sp, #24]
 8010dd8:	4606      	mov	r6, r0
 8010dda:	9208      	str	r2, [sp, #32]
 8010ddc:	930c      	str	r3, [sp, #48]	; 0x30
 8010dde:	b975      	cbnz	r5, 8010dfe <_dtoa_r+0x3e>
 8010de0:	2010      	movs	r0, #16
 8010de2:	f000 fd71 	bl	80118c8 <malloc>
 8010de6:	4602      	mov	r2, r0
 8010de8:	6270      	str	r0, [r6, #36]	; 0x24
 8010dea:	b920      	cbnz	r0, 8010df6 <_dtoa_r+0x36>
 8010dec:	4baa      	ldr	r3, [pc, #680]	; (8011098 <_dtoa_r+0x2d8>)
 8010dee:	21ea      	movs	r1, #234	; 0xea
 8010df0:	48aa      	ldr	r0, [pc, #680]	; (801109c <_dtoa_r+0x2dc>)
 8010df2:	f7ff ff39 	bl	8010c68 <__assert_func>
 8010df6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010dfa:	6005      	str	r5, [r0, #0]
 8010dfc:	60c5      	str	r5, [r0, #12]
 8010dfe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010e00:	6819      	ldr	r1, [r3, #0]
 8010e02:	b151      	cbz	r1, 8010e1a <_dtoa_r+0x5a>
 8010e04:	685a      	ldr	r2, [r3, #4]
 8010e06:	604a      	str	r2, [r1, #4]
 8010e08:	2301      	movs	r3, #1
 8010e0a:	4093      	lsls	r3, r2
 8010e0c:	608b      	str	r3, [r1, #8]
 8010e0e:	4630      	mov	r0, r6
 8010e10:	f000 fda2 	bl	8011958 <_Bfree>
 8010e14:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010e16:	2200      	movs	r2, #0
 8010e18:	601a      	str	r2, [r3, #0]
 8010e1a:	f1b9 0300 	subs.w	r3, r9, #0
 8010e1e:	bfbb      	ittet	lt
 8010e20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010e24:	9303      	strlt	r3, [sp, #12]
 8010e26:	2300      	movge	r3, #0
 8010e28:	2201      	movlt	r2, #1
 8010e2a:	bfac      	ite	ge
 8010e2c:	6023      	strge	r3, [r4, #0]
 8010e2e:	6022      	strlt	r2, [r4, #0]
 8010e30:	4b9b      	ldr	r3, [pc, #620]	; (80110a0 <_dtoa_r+0x2e0>)
 8010e32:	9c03      	ldr	r4, [sp, #12]
 8010e34:	43a3      	bics	r3, r4
 8010e36:	d11c      	bne.n	8010e72 <_dtoa_r+0xb2>
 8010e38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010e3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8010e3e:	6013      	str	r3, [r2, #0]
 8010e40:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8010e44:	ea53 0308 	orrs.w	r3, r3, r8
 8010e48:	f000 84fd 	beq.w	8011846 <_dtoa_r+0xa86>
 8010e4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010e4e:	b963      	cbnz	r3, 8010e6a <_dtoa_r+0xaa>
 8010e50:	4b94      	ldr	r3, [pc, #592]	; (80110a4 <_dtoa_r+0x2e4>)
 8010e52:	e01f      	b.n	8010e94 <_dtoa_r+0xd4>
 8010e54:	4b94      	ldr	r3, [pc, #592]	; (80110a8 <_dtoa_r+0x2e8>)
 8010e56:	9301      	str	r3, [sp, #4]
 8010e58:	3308      	adds	r3, #8
 8010e5a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010e5c:	6013      	str	r3, [r2, #0]
 8010e5e:	9801      	ldr	r0, [sp, #4]
 8010e60:	b011      	add	sp, #68	; 0x44
 8010e62:	ecbd 8b02 	vpop	{d8}
 8010e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e6a:	4b8e      	ldr	r3, [pc, #568]	; (80110a4 <_dtoa_r+0x2e4>)
 8010e6c:	9301      	str	r3, [sp, #4]
 8010e6e:	3303      	adds	r3, #3
 8010e70:	e7f3      	b.n	8010e5a <_dtoa_r+0x9a>
 8010e72:	ed9d 8b02 	vldr	d8, [sp, #8]
 8010e76:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e7e:	d10b      	bne.n	8010e98 <_dtoa_r+0xd8>
 8010e80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010e82:	2301      	movs	r3, #1
 8010e84:	6013      	str	r3, [r2, #0]
 8010e86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	f000 84d9 	beq.w	8011840 <_dtoa_r+0xa80>
 8010e8e:	4887      	ldr	r0, [pc, #540]	; (80110ac <_dtoa_r+0x2ec>)
 8010e90:	6018      	str	r0, [r3, #0]
 8010e92:	1e43      	subs	r3, r0, #1
 8010e94:	9301      	str	r3, [sp, #4]
 8010e96:	e7e2      	b.n	8010e5e <_dtoa_r+0x9e>
 8010e98:	a90f      	add	r1, sp, #60	; 0x3c
 8010e9a:	aa0e      	add	r2, sp, #56	; 0x38
 8010e9c:	4630      	mov	r0, r6
 8010e9e:	eeb0 0b48 	vmov.f64	d0, d8
 8010ea2:	f001 f841 	bl	8011f28 <__d2b>
 8010ea6:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8010eaa:	4605      	mov	r5, r0
 8010eac:	980e      	ldr	r0, [sp, #56]	; 0x38
 8010eae:	2900      	cmp	r1, #0
 8010eb0:	d046      	beq.n	8010f40 <_dtoa_r+0x180>
 8010eb2:	ee18 4a90 	vmov	r4, s17
 8010eb6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010eba:	ec53 2b18 	vmov	r2, r3, d8
 8010ebe:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8010ec2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010ec6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8010eca:	2400      	movs	r4, #0
 8010ecc:	ec43 2b16 	vmov	d6, r2, r3
 8010ed0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8010ed4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8011080 <_dtoa_r+0x2c0>
 8010ed8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8010edc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8011088 <_dtoa_r+0x2c8>
 8010ee0:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010ee4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8011090 <_dtoa_r+0x2d0>
 8010ee8:	ee07 1a90 	vmov	s15, r1
 8010eec:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8010ef0:	eeb0 7b46 	vmov.f64	d7, d6
 8010ef4:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010ef8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8010efc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f04:	ee16 ba90 	vmov	fp, s13
 8010f08:	940a      	str	r4, [sp, #40]	; 0x28
 8010f0a:	d508      	bpl.n	8010f1e <_dtoa_r+0x15e>
 8010f0c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010f10:	eeb4 6b47 	vcmp.f64	d6, d7
 8010f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f18:	bf18      	it	ne
 8010f1a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8010f1e:	f1bb 0f16 	cmp.w	fp, #22
 8010f22:	d82f      	bhi.n	8010f84 <_dtoa_r+0x1c4>
 8010f24:	4b62      	ldr	r3, [pc, #392]	; (80110b0 <_dtoa_r+0x2f0>)
 8010f26:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010f2a:	ed93 7b00 	vldr	d7, [r3]
 8010f2e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f36:	d501      	bpl.n	8010f3c <_dtoa_r+0x17c>
 8010f38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	e022      	b.n	8010f86 <_dtoa_r+0x1c6>
 8010f40:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010f42:	4401      	add	r1, r0
 8010f44:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8010f48:	2b20      	cmp	r3, #32
 8010f4a:	bfc1      	itttt	gt
 8010f4c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010f50:	fa04 f303 	lslgt.w	r3, r4, r3
 8010f54:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8010f58:	fa28 f804 	lsrgt.w	r8, r8, r4
 8010f5c:	bfd6      	itet	le
 8010f5e:	f1c3 0320 	rsble	r3, r3, #32
 8010f62:	ea43 0808 	orrgt.w	r8, r3, r8
 8010f66:	fa08 f803 	lslle.w	r8, r8, r3
 8010f6a:	ee07 8a90 	vmov	s15, r8
 8010f6e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010f72:	3901      	subs	r1, #1
 8010f74:	ee17 4a90 	vmov	r4, s15
 8010f78:	ec53 2b17 	vmov	r2, r3, d7
 8010f7c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8010f80:	2401      	movs	r4, #1
 8010f82:	e7a3      	b.n	8010ecc <_dtoa_r+0x10c>
 8010f84:	2301      	movs	r3, #1
 8010f86:	930b      	str	r3, [sp, #44]	; 0x2c
 8010f88:	1a43      	subs	r3, r0, r1
 8010f8a:	1e5a      	subs	r2, r3, #1
 8010f8c:	bf45      	ittet	mi
 8010f8e:	f1c3 0301 	rsbmi	r3, r3, #1
 8010f92:	9304      	strmi	r3, [sp, #16]
 8010f94:	2300      	movpl	r3, #0
 8010f96:	2300      	movmi	r3, #0
 8010f98:	9205      	str	r2, [sp, #20]
 8010f9a:	bf54      	ite	pl
 8010f9c:	9304      	strpl	r3, [sp, #16]
 8010f9e:	9305      	strmi	r3, [sp, #20]
 8010fa0:	f1bb 0f00 	cmp.w	fp, #0
 8010fa4:	db18      	blt.n	8010fd8 <_dtoa_r+0x218>
 8010fa6:	9b05      	ldr	r3, [sp, #20]
 8010fa8:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8010fac:	445b      	add	r3, fp
 8010fae:	9305      	str	r3, [sp, #20]
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	9a06      	ldr	r2, [sp, #24]
 8010fb4:	2a09      	cmp	r2, #9
 8010fb6:	d849      	bhi.n	801104c <_dtoa_r+0x28c>
 8010fb8:	2a05      	cmp	r2, #5
 8010fba:	bfc4      	itt	gt
 8010fbc:	3a04      	subgt	r2, #4
 8010fbe:	9206      	strgt	r2, [sp, #24]
 8010fc0:	9a06      	ldr	r2, [sp, #24]
 8010fc2:	f1a2 0202 	sub.w	r2, r2, #2
 8010fc6:	bfcc      	ite	gt
 8010fc8:	2400      	movgt	r4, #0
 8010fca:	2401      	movle	r4, #1
 8010fcc:	2a03      	cmp	r2, #3
 8010fce:	d848      	bhi.n	8011062 <_dtoa_r+0x2a2>
 8010fd0:	e8df f002 	tbb	[pc, r2]
 8010fd4:	3a2c2e0b 	.word	0x3a2c2e0b
 8010fd8:	9b04      	ldr	r3, [sp, #16]
 8010fda:	2200      	movs	r2, #0
 8010fdc:	eba3 030b 	sub.w	r3, r3, fp
 8010fe0:	9304      	str	r3, [sp, #16]
 8010fe2:	9209      	str	r2, [sp, #36]	; 0x24
 8010fe4:	f1cb 0300 	rsb	r3, fp, #0
 8010fe8:	e7e3      	b.n	8010fb2 <_dtoa_r+0x1f2>
 8010fea:	2200      	movs	r2, #0
 8010fec:	9207      	str	r2, [sp, #28]
 8010fee:	9a08      	ldr	r2, [sp, #32]
 8010ff0:	2a00      	cmp	r2, #0
 8010ff2:	dc39      	bgt.n	8011068 <_dtoa_r+0x2a8>
 8010ff4:	f04f 0a01 	mov.w	sl, #1
 8010ff8:	46d1      	mov	r9, sl
 8010ffa:	4652      	mov	r2, sl
 8010ffc:	f8cd a020 	str.w	sl, [sp, #32]
 8011000:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8011002:	2100      	movs	r1, #0
 8011004:	6079      	str	r1, [r7, #4]
 8011006:	2004      	movs	r0, #4
 8011008:	f100 0c14 	add.w	ip, r0, #20
 801100c:	4594      	cmp	ip, r2
 801100e:	6879      	ldr	r1, [r7, #4]
 8011010:	d92f      	bls.n	8011072 <_dtoa_r+0x2b2>
 8011012:	4630      	mov	r0, r6
 8011014:	930d      	str	r3, [sp, #52]	; 0x34
 8011016:	f000 fc5f 	bl	80118d8 <_Balloc>
 801101a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801101c:	9001      	str	r0, [sp, #4]
 801101e:	4602      	mov	r2, r0
 8011020:	2800      	cmp	r0, #0
 8011022:	d149      	bne.n	80110b8 <_dtoa_r+0x2f8>
 8011024:	4b23      	ldr	r3, [pc, #140]	; (80110b4 <_dtoa_r+0x2f4>)
 8011026:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801102a:	e6e1      	b.n	8010df0 <_dtoa_r+0x30>
 801102c:	2201      	movs	r2, #1
 801102e:	e7dd      	b.n	8010fec <_dtoa_r+0x22c>
 8011030:	2200      	movs	r2, #0
 8011032:	9207      	str	r2, [sp, #28]
 8011034:	9a08      	ldr	r2, [sp, #32]
 8011036:	eb0b 0a02 	add.w	sl, fp, r2
 801103a:	f10a 0901 	add.w	r9, sl, #1
 801103e:	464a      	mov	r2, r9
 8011040:	2a01      	cmp	r2, #1
 8011042:	bfb8      	it	lt
 8011044:	2201      	movlt	r2, #1
 8011046:	e7db      	b.n	8011000 <_dtoa_r+0x240>
 8011048:	2201      	movs	r2, #1
 801104a:	e7f2      	b.n	8011032 <_dtoa_r+0x272>
 801104c:	2401      	movs	r4, #1
 801104e:	2200      	movs	r2, #0
 8011050:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8011054:	f04f 3aff 	mov.w	sl, #4294967295
 8011058:	2100      	movs	r1, #0
 801105a:	46d1      	mov	r9, sl
 801105c:	2212      	movs	r2, #18
 801105e:	9108      	str	r1, [sp, #32]
 8011060:	e7ce      	b.n	8011000 <_dtoa_r+0x240>
 8011062:	2201      	movs	r2, #1
 8011064:	9207      	str	r2, [sp, #28]
 8011066:	e7f5      	b.n	8011054 <_dtoa_r+0x294>
 8011068:	f8dd a020 	ldr.w	sl, [sp, #32]
 801106c:	46d1      	mov	r9, sl
 801106e:	4652      	mov	r2, sl
 8011070:	e7c6      	b.n	8011000 <_dtoa_r+0x240>
 8011072:	3101      	adds	r1, #1
 8011074:	6079      	str	r1, [r7, #4]
 8011076:	0040      	lsls	r0, r0, #1
 8011078:	e7c6      	b.n	8011008 <_dtoa_r+0x248>
 801107a:	bf00      	nop
 801107c:	f3af 8000 	nop.w
 8011080:	636f4361 	.word	0x636f4361
 8011084:	3fd287a7 	.word	0x3fd287a7
 8011088:	8b60c8b3 	.word	0x8b60c8b3
 801108c:	3fc68a28 	.word	0x3fc68a28
 8011090:	509f79fb 	.word	0x509f79fb
 8011094:	3fd34413 	.word	0x3fd34413
 8011098:	0801d650 	.word	0x0801d650
 801109c:	0801d768 	.word	0x0801d768
 80110a0:	7ff00000 	.word	0x7ff00000
 80110a4:	0801d764 	.word	0x0801d764
 80110a8:	0801d75b 	.word	0x0801d75b
 80110ac:	0801d62d 	.word	0x0801d62d
 80110b0:	0801d858 	.word	0x0801d858
 80110b4:	0801d7c3 	.word	0x0801d7c3
 80110b8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80110ba:	9901      	ldr	r1, [sp, #4]
 80110bc:	6011      	str	r1, [r2, #0]
 80110be:	f1b9 0f0e 	cmp.w	r9, #14
 80110c2:	d86c      	bhi.n	801119e <_dtoa_r+0x3de>
 80110c4:	2c00      	cmp	r4, #0
 80110c6:	d06a      	beq.n	801119e <_dtoa_r+0x3de>
 80110c8:	f1bb 0f00 	cmp.w	fp, #0
 80110cc:	f340 80a0 	ble.w	8011210 <_dtoa_r+0x450>
 80110d0:	49c1      	ldr	r1, [pc, #772]	; (80113d8 <_dtoa_r+0x618>)
 80110d2:	f00b 020f 	and.w	r2, fp, #15
 80110d6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80110da:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80110de:	ed92 7b00 	vldr	d7, [r2]
 80110e2:	ea4f 112b 	mov.w	r1, fp, asr #4
 80110e6:	f000 8087 	beq.w	80111f8 <_dtoa_r+0x438>
 80110ea:	4abc      	ldr	r2, [pc, #752]	; (80113dc <_dtoa_r+0x61c>)
 80110ec:	ed92 6b08 	vldr	d6, [r2, #32]
 80110f0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80110f4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80110f8:	f001 010f 	and.w	r1, r1, #15
 80110fc:	2203      	movs	r2, #3
 80110fe:	48b7      	ldr	r0, [pc, #732]	; (80113dc <_dtoa_r+0x61c>)
 8011100:	2900      	cmp	r1, #0
 8011102:	d17b      	bne.n	80111fc <_dtoa_r+0x43c>
 8011104:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011108:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801110c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011110:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011112:	2900      	cmp	r1, #0
 8011114:	f000 80a2 	beq.w	801125c <_dtoa_r+0x49c>
 8011118:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801111c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011120:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011128:	f140 8098 	bpl.w	801125c <_dtoa_r+0x49c>
 801112c:	f1b9 0f00 	cmp.w	r9, #0
 8011130:	f000 8094 	beq.w	801125c <_dtoa_r+0x49c>
 8011134:	f1ba 0f00 	cmp.w	sl, #0
 8011138:	dd2f      	ble.n	801119a <_dtoa_r+0x3da>
 801113a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801113e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011142:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011146:	f10b 37ff 	add.w	r7, fp, #4294967295
 801114a:	3201      	adds	r2, #1
 801114c:	4650      	mov	r0, sl
 801114e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011152:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8011156:	ee07 2a90 	vmov	s15, r2
 801115a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801115e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011162:	ee15 4a90 	vmov	r4, s11
 8011166:	ec52 1b15 	vmov	r1, r2, d5
 801116a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 801116e:	2800      	cmp	r0, #0
 8011170:	d177      	bne.n	8011262 <_dtoa_r+0x4a2>
 8011172:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8011176:	ee36 6b47 	vsub.f64	d6, d6, d7
 801117a:	ec42 1b17 	vmov	d7, r1, r2
 801117e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011186:	f300 8263 	bgt.w	8011650 <_dtoa_r+0x890>
 801118a:	eeb1 7b47 	vneg.f64	d7, d7
 801118e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011196:	f100 8258 	bmi.w	801164a <_dtoa_r+0x88a>
 801119a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801119e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80111a0:	2a00      	cmp	r2, #0
 80111a2:	f2c0 811d 	blt.w	80113e0 <_dtoa_r+0x620>
 80111a6:	f1bb 0f0e 	cmp.w	fp, #14
 80111aa:	f300 8119 	bgt.w	80113e0 <_dtoa_r+0x620>
 80111ae:	4b8a      	ldr	r3, [pc, #552]	; (80113d8 <_dtoa_r+0x618>)
 80111b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80111b4:	ed93 6b00 	vldr	d6, [r3]
 80111b8:	9b08      	ldr	r3, [sp, #32]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	f280 80b7 	bge.w	801132e <_dtoa_r+0x56e>
 80111c0:	f1b9 0f00 	cmp.w	r9, #0
 80111c4:	f300 80b3 	bgt.w	801132e <_dtoa_r+0x56e>
 80111c8:	f040 823f 	bne.w	801164a <_dtoa_r+0x88a>
 80111cc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80111d0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80111d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80111d8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80111dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111e0:	464c      	mov	r4, r9
 80111e2:	464f      	mov	r7, r9
 80111e4:	f280 8215 	bge.w	8011612 <_dtoa_r+0x852>
 80111e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80111ec:	2331      	movs	r3, #49	; 0x31
 80111ee:	f808 3b01 	strb.w	r3, [r8], #1
 80111f2:	f10b 0b01 	add.w	fp, fp, #1
 80111f6:	e211      	b.n	801161c <_dtoa_r+0x85c>
 80111f8:	2202      	movs	r2, #2
 80111fa:	e780      	b.n	80110fe <_dtoa_r+0x33e>
 80111fc:	07cc      	lsls	r4, r1, #31
 80111fe:	d504      	bpl.n	801120a <_dtoa_r+0x44a>
 8011200:	ed90 6b00 	vldr	d6, [r0]
 8011204:	3201      	adds	r2, #1
 8011206:	ee27 7b06 	vmul.f64	d7, d7, d6
 801120a:	1049      	asrs	r1, r1, #1
 801120c:	3008      	adds	r0, #8
 801120e:	e777      	b.n	8011100 <_dtoa_r+0x340>
 8011210:	d022      	beq.n	8011258 <_dtoa_r+0x498>
 8011212:	f1cb 0100 	rsb	r1, fp, #0
 8011216:	4a70      	ldr	r2, [pc, #448]	; (80113d8 <_dtoa_r+0x618>)
 8011218:	f001 000f 	and.w	r0, r1, #15
 801121c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011220:	ed92 7b00 	vldr	d7, [r2]
 8011224:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011228:	ed8d 7b02 	vstr	d7, [sp, #8]
 801122c:	486b      	ldr	r0, [pc, #428]	; (80113dc <_dtoa_r+0x61c>)
 801122e:	1109      	asrs	r1, r1, #4
 8011230:	2400      	movs	r4, #0
 8011232:	2202      	movs	r2, #2
 8011234:	b929      	cbnz	r1, 8011242 <_dtoa_r+0x482>
 8011236:	2c00      	cmp	r4, #0
 8011238:	f43f af6a 	beq.w	8011110 <_dtoa_r+0x350>
 801123c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011240:	e766      	b.n	8011110 <_dtoa_r+0x350>
 8011242:	07cf      	lsls	r7, r1, #31
 8011244:	d505      	bpl.n	8011252 <_dtoa_r+0x492>
 8011246:	ed90 6b00 	vldr	d6, [r0]
 801124a:	3201      	adds	r2, #1
 801124c:	2401      	movs	r4, #1
 801124e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011252:	1049      	asrs	r1, r1, #1
 8011254:	3008      	adds	r0, #8
 8011256:	e7ed      	b.n	8011234 <_dtoa_r+0x474>
 8011258:	2202      	movs	r2, #2
 801125a:	e759      	b.n	8011110 <_dtoa_r+0x350>
 801125c:	465f      	mov	r7, fp
 801125e:	4648      	mov	r0, r9
 8011260:	e775      	b.n	801114e <_dtoa_r+0x38e>
 8011262:	ec42 1b17 	vmov	d7, r1, r2
 8011266:	4a5c      	ldr	r2, [pc, #368]	; (80113d8 <_dtoa_r+0x618>)
 8011268:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801126c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011270:	9a01      	ldr	r2, [sp, #4]
 8011272:	1814      	adds	r4, r2, r0
 8011274:	9a07      	ldr	r2, [sp, #28]
 8011276:	b352      	cbz	r2, 80112ce <_dtoa_r+0x50e>
 8011278:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801127c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8011280:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011284:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8011288:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801128c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011290:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011294:	ee14 2a90 	vmov	r2, s9
 8011298:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801129c:	3230      	adds	r2, #48	; 0x30
 801129e:	ee36 6b45 	vsub.f64	d6, d6, d5
 80112a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80112a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112aa:	f808 2b01 	strb.w	r2, [r8], #1
 80112ae:	d439      	bmi.n	8011324 <_dtoa_r+0x564>
 80112b0:	ee32 5b46 	vsub.f64	d5, d2, d6
 80112b4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80112b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112bc:	d472      	bmi.n	80113a4 <_dtoa_r+0x5e4>
 80112be:	45a0      	cmp	r8, r4
 80112c0:	f43f af6b 	beq.w	801119a <_dtoa_r+0x3da>
 80112c4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80112c8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80112cc:	e7e0      	b.n	8011290 <_dtoa_r+0x4d0>
 80112ce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80112d2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80112d6:	4621      	mov	r1, r4
 80112d8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80112dc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80112e0:	ee14 2a90 	vmov	r2, s9
 80112e4:	3230      	adds	r2, #48	; 0x30
 80112e6:	f808 2b01 	strb.w	r2, [r8], #1
 80112ea:	45a0      	cmp	r8, r4
 80112ec:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80112f0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80112f4:	d118      	bne.n	8011328 <_dtoa_r+0x568>
 80112f6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80112fa:	ee37 4b05 	vadd.f64	d4, d7, d5
 80112fe:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8011302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011306:	dc4d      	bgt.n	80113a4 <_dtoa_r+0x5e4>
 8011308:	ee35 7b47 	vsub.f64	d7, d5, d7
 801130c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011314:	f57f af41 	bpl.w	801119a <_dtoa_r+0x3da>
 8011318:	4688      	mov	r8, r1
 801131a:	3901      	subs	r1, #1
 801131c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8011320:	2b30      	cmp	r3, #48	; 0x30
 8011322:	d0f9      	beq.n	8011318 <_dtoa_r+0x558>
 8011324:	46bb      	mov	fp, r7
 8011326:	e02a      	b.n	801137e <_dtoa_r+0x5be>
 8011328:	ee26 6b03 	vmul.f64	d6, d6, d3
 801132c:	e7d6      	b.n	80112dc <_dtoa_r+0x51c>
 801132e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011332:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8011336:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801133a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801133e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8011342:	ee15 3a10 	vmov	r3, s10
 8011346:	3330      	adds	r3, #48	; 0x30
 8011348:	f808 3b01 	strb.w	r3, [r8], #1
 801134c:	9b01      	ldr	r3, [sp, #4]
 801134e:	eba8 0303 	sub.w	r3, r8, r3
 8011352:	4599      	cmp	r9, r3
 8011354:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011358:	eea3 7b46 	vfms.f64	d7, d3, d6
 801135c:	d133      	bne.n	80113c6 <_dtoa_r+0x606>
 801135e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011362:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801136a:	dc1a      	bgt.n	80113a2 <_dtoa_r+0x5e2>
 801136c:	eeb4 7b46 	vcmp.f64	d7, d6
 8011370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011374:	d103      	bne.n	801137e <_dtoa_r+0x5be>
 8011376:	ee15 3a10 	vmov	r3, s10
 801137a:	07d9      	lsls	r1, r3, #31
 801137c:	d411      	bmi.n	80113a2 <_dtoa_r+0x5e2>
 801137e:	4629      	mov	r1, r5
 8011380:	4630      	mov	r0, r6
 8011382:	f000 fae9 	bl	8011958 <_Bfree>
 8011386:	2300      	movs	r3, #0
 8011388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801138a:	f888 3000 	strb.w	r3, [r8]
 801138e:	f10b 0301 	add.w	r3, fp, #1
 8011392:	6013      	str	r3, [r2, #0]
 8011394:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011396:	2b00      	cmp	r3, #0
 8011398:	f43f ad61 	beq.w	8010e5e <_dtoa_r+0x9e>
 801139c:	f8c3 8000 	str.w	r8, [r3]
 80113a0:	e55d      	b.n	8010e5e <_dtoa_r+0x9e>
 80113a2:	465f      	mov	r7, fp
 80113a4:	4643      	mov	r3, r8
 80113a6:	4698      	mov	r8, r3
 80113a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80113ac:	2a39      	cmp	r2, #57	; 0x39
 80113ae:	d106      	bne.n	80113be <_dtoa_r+0x5fe>
 80113b0:	9a01      	ldr	r2, [sp, #4]
 80113b2:	429a      	cmp	r2, r3
 80113b4:	d1f7      	bne.n	80113a6 <_dtoa_r+0x5e6>
 80113b6:	9901      	ldr	r1, [sp, #4]
 80113b8:	2230      	movs	r2, #48	; 0x30
 80113ba:	3701      	adds	r7, #1
 80113bc:	700a      	strb	r2, [r1, #0]
 80113be:	781a      	ldrb	r2, [r3, #0]
 80113c0:	3201      	adds	r2, #1
 80113c2:	701a      	strb	r2, [r3, #0]
 80113c4:	e7ae      	b.n	8011324 <_dtoa_r+0x564>
 80113c6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80113ca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80113ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113d2:	d1b2      	bne.n	801133a <_dtoa_r+0x57a>
 80113d4:	e7d3      	b.n	801137e <_dtoa_r+0x5be>
 80113d6:	bf00      	nop
 80113d8:	0801d858 	.word	0x0801d858
 80113dc:	0801d830 	.word	0x0801d830
 80113e0:	9907      	ldr	r1, [sp, #28]
 80113e2:	2900      	cmp	r1, #0
 80113e4:	f000 80d0 	beq.w	8011588 <_dtoa_r+0x7c8>
 80113e8:	9906      	ldr	r1, [sp, #24]
 80113ea:	2901      	cmp	r1, #1
 80113ec:	f300 80b4 	bgt.w	8011558 <_dtoa_r+0x798>
 80113f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80113f2:	2900      	cmp	r1, #0
 80113f4:	f000 80ac 	beq.w	8011550 <_dtoa_r+0x790>
 80113f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80113fc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011400:	461c      	mov	r4, r3
 8011402:	930a      	str	r3, [sp, #40]	; 0x28
 8011404:	9b04      	ldr	r3, [sp, #16]
 8011406:	4413      	add	r3, r2
 8011408:	9304      	str	r3, [sp, #16]
 801140a:	9b05      	ldr	r3, [sp, #20]
 801140c:	2101      	movs	r1, #1
 801140e:	4413      	add	r3, r2
 8011410:	4630      	mov	r0, r6
 8011412:	9305      	str	r3, [sp, #20]
 8011414:	f000 fb58 	bl	8011ac8 <__i2b>
 8011418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801141a:	4607      	mov	r7, r0
 801141c:	f1b8 0f00 	cmp.w	r8, #0
 8011420:	dd0d      	ble.n	801143e <_dtoa_r+0x67e>
 8011422:	9a05      	ldr	r2, [sp, #20]
 8011424:	2a00      	cmp	r2, #0
 8011426:	dd0a      	ble.n	801143e <_dtoa_r+0x67e>
 8011428:	4542      	cmp	r2, r8
 801142a:	9904      	ldr	r1, [sp, #16]
 801142c:	bfa8      	it	ge
 801142e:	4642      	movge	r2, r8
 8011430:	1a89      	subs	r1, r1, r2
 8011432:	9104      	str	r1, [sp, #16]
 8011434:	9905      	ldr	r1, [sp, #20]
 8011436:	eba8 0802 	sub.w	r8, r8, r2
 801143a:	1a8a      	subs	r2, r1, r2
 801143c:	9205      	str	r2, [sp, #20]
 801143e:	b303      	cbz	r3, 8011482 <_dtoa_r+0x6c2>
 8011440:	9a07      	ldr	r2, [sp, #28]
 8011442:	2a00      	cmp	r2, #0
 8011444:	f000 80a5 	beq.w	8011592 <_dtoa_r+0x7d2>
 8011448:	2c00      	cmp	r4, #0
 801144a:	dd13      	ble.n	8011474 <_dtoa_r+0x6b4>
 801144c:	4639      	mov	r1, r7
 801144e:	4622      	mov	r2, r4
 8011450:	4630      	mov	r0, r6
 8011452:	930d      	str	r3, [sp, #52]	; 0x34
 8011454:	f000 fbf8 	bl	8011c48 <__pow5mult>
 8011458:	462a      	mov	r2, r5
 801145a:	4601      	mov	r1, r0
 801145c:	4607      	mov	r7, r0
 801145e:	4630      	mov	r0, r6
 8011460:	f000 fb48 	bl	8011af4 <__multiply>
 8011464:	4629      	mov	r1, r5
 8011466:	900a      	str	r0, [sp, #40]	; 0x28
 8011468:	4630      	mov	r0, r6
 801146a:	f000 fa75 	bl	8011958 <_Bfree>
 801146e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011470:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011472:	4615      	mov	r5, r2
 8011474:	1b1a      	subs	r2, r3, r4
 8011476:	d004      	beq.n	8011482 <_dtoa_r+0x6c2>
 8011478:	4629      	mov	r1, r5
 801147a:	4630      	mov	r0, r6
 801147c:	f000 fbe4 	bl	8011c48 <__pow5mult>
 8011480:	4605      	mov	r5, r0
 8011482:	2101      	movs	r1, #1
 8011484:	4630      	mov	r0, r6
 8011486:	f000 fb1f 	bl	8011ac8 <__i2b>
 801148a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801148c:	2b00      	cmp	r3, #0
 801148e:	4604      	mov	r4, r0
 8011490:	f340 8081 	ble.w	8011596 <_dtoa_r+0x7d6>
 8011494:	461a      	mov	r2, r3
 8011496:	4601      	mov	r1, r0
 8011498:	4630      	mov	r0, r6
 801149a:	f000 fbd5 	bl	8011c48 <__pow5mult>
 801149e:	9b06      	ldr	r3, [sp, #24]
 80114a0:	2b01      	cmp	r3, #1
 80114a2:	4604      	mov	r4, r0
 80114a4:	dd7a      	ble.n	801159c <_dtoa_r+0x7dc>
 80114a6:	2300      	movs	r3, #0
 80114a8:	930a      	str	r3, [sp, #40]	; 0x28
 80114aa:	6922      	ldr	r2, [r4, #16]
 80114ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80114b0:	6910      	ldr	r0, [r2, #16]
 80114b2:	f000 fab9 	bl	8011a28 <__hi0bits>
 80114b6:	f1c0 0020 	rsb	r0, r0, #32
 80114ba:	9b05      	ldr	r3, [sp, #20]
 80114bc:	4418      	add	r0, r3
 80114be:	f010 001f 	ands.w	r0, r0, #31
 80114c2:	f000 808c 	beq.w	80115de <_dtoa_r+0x81e>
 80114c6:	f1c0 0220 	rsb	r2, r0, #32
 80114ca:	2a04      	cmp	r2, #4
 80114cc:	f340 8085 	ble.w	80115da <_dtoa_r+0x81a>
 80114d0:	f1c0 001c 	rsb	r0, r0, #28
 80114d4:	9b04      	ldr	r3, [sp, #16]
 80114d6:	4403      	add	r3, r0
 80114d8:	9304      	str	r3, [sp, #16]
 80114da:	9b05      	ldr	r3, [sp, #20]
 80114dc:	4403      	add	r3, r0
 80114de:	4480      	add	r8, r0
 80114e0:	9305      	str	r3, [sp, #20]
 80114e2:	9b04      	ldr	r3, [sp, #16]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	dd05      	ble.n	80114f4 <_dtoa_r+0x734>
 80114e8:	4629      	mov	r1, r5
 80114ea:	461a      	mov	r2, r3
 80114ec:	4630      	mov	r0, r6
 80114ee:	f000 fc05 	bl	8011cfc <__lshift>
 80114f2:	4605      	mov	r5, r0
 80114f4:	9b05      	ldr	r3, [sp, #20]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	dd05      	ble.n	8011506 <_dtoa_r+0x746>
 80114fa:	4621      	mov	r1, r4
 80114fc:	461a      	mov	r2, r3
 80114fe:	4630      	mov	r0, r6
 8011500:	f000 fbfc 	bl	8011cfc <__lshift>
 8011504:	4604      	mov	r4, r0
 8011506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011508:	2b00      	cmp	r3, #0
 801150a:	d06a      	beq.n	80115e2 <_dtoa_r+0x822>
 801150c:	4621      	mov	r1, r4
 801150e:	4628      	mov	r0, r5
 8011510:	f000 fc64 	bl	8011ddc <__mcmp>
 8011514:	2800      	cmp	r0, #0
 8011516:	da64      	bge.n	80115e2 <_dtoa_r+0x822>
 8011518:	2300      	movs	r3, #0
 801151a:	4629      	mov	r1, r5
 801151c:	220a      	movs	r2, #10
 801151e:	4630      	mov	r0, r6
 8011520:	f000 fa3c 	bl	801199c <__multadd>
 8011524:	9b07      	ldr	r3, [sp, #28]
 8011526:	f10b 3bff 	add.w	fp, fp, #4294967295
 801152a:	4605      	mov	r5, r0
 801152c:	2b00      	cmp	r3, #0
 801152e:	f000 8191 	beq.w	8011854 <_dtoa_r+0xa94>
 8011532:	4639      	mov	r1, r7
 8011534:	2300      	movs	r3, #0
 8011536:	220a      	movs	r2, #10
 8011538:	4630      	mov	r0, r6
 801153a:	f000 fa2f 	bl	801199c <__multadd>
 801153e:	f1ba 0f00 	cmp.w	sl, #0
 8011542:	4607      	mov	r7, r0
 8011544:	f300 808d 	bgt.w	8011662 <_dtoa_r+0x8a2>
 8011548:	9b06      	ldr	r3, [sp, #24]
 801154a:	2b02      	cmp	r3, #2
 801154c:	dc50      	bgt.n	80115f0 <_dtoa_r+0x830>
 801154e:	e088      	b.n	8011662 <_dtoa_r+0x8a2>
 8011550:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011552:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8011556:	e751      	b.n	80113fc <_dtoa_r+0x63c>
 8011558:	f109 34ff 	add.w	r4, r9, #4294967295
 801155c:	42a3      	cmp	r3, r4
 801155e:	bfbf      	itttt	lt
 8011560:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8011562:	1ae3      	sublt	r3, r4, r3
 8011564:	18d2      	addlt	r2, r2, r3
 8011566:	9209      	strlt	r2, [sp, #36]	; 0x24
 8011568:	bfb6      	itet	lt
 801156a:	4623      	movlt	r3, r4
 801156c:	1b1c      	subge	r4, r3, r4
 801156e:	2400      	movlt	r4, #0
 8011570:	f1b9 0f00 	cmp.w	r9, #0
 8011574:	bfb5      	itete	lt
 8011576:	9a04      	ldrlt	r2, [sp, #16]
 8011578:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801157c:	eba2 0809 	sublt.w	r8, r2, r9
 8011580:	464a      	movge	r2, r9
 8011582:	bfb8      	it	lt
 8011584:	2200      	movlt	r2, #0
 8011586:	e73c      	b.n	8011402 <_dtoa_r+0x642>
 8011588:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801158c:	9f07      	ldr	r7, [sp, #28]
 801158e:	461c      	mov	r4, r3
 8011590:	e744      	b.n	801141c <_dtoa_r+0x65c>
 8011592:	461a      	mov	r2, r3
 8011594:	e770      	b.n	8011478 <_dtoa_r+0x6b8>
 8011596:	9b06      	ldr	r3, [sp, #24]
 8011598:	2b01      	cmp	r3, #1
 801159a:	dc18      	bgt.n	80115ce <_dtoa_r+0x80e>
 801159c:	9b02      	ldr	r3, [sp, #8]
 801159e:	b9b3      	cbnz	r3, 80115ce <_dtoa_r+0x80e>
 80115a0:	9b03      	ldr	r3, [sp, #12]
 80115a2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80115a6:	b9a2      	cbnz	r2, 80115d2 <_dtoa_r+0x812>
 80115a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80115ac:	0d12      	lsrs	r2, r2, #20
 80115ae:	0512      	lsls	r2, r2, #20
 80115b0:	b18a      	cbz	r2, 80115d6 <_dtoa_r+0x816>
 80115b2:	9b04      	ldr	r3, [sp, #16]
 80115b4:	3301      	adds	r3, #1
 80115b6:	9304      	str	r3, [sp, #16]
 80115b8:	9b05      	ldr	r3, [sp, #20]
 80115ba:	3301      	adds	r3, #1
 80115bc:	9305      	str	r3, [sp, #20]
 80115be:	2301      	movs	r3, #1
 80115c0:	930a      	str	r3, [sp, #40]	; 0x28
 80115c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	f47f af70 	bne.w	80114aa <_dtoa_r+0x6ea>
 80115ca:	2001      	movs	r0, #1
 80115cc:	e775      	b.n	80114ba <_dtoa_r+0x6fa>
 80115ce:	2300      	movs	r3, #0
 80115d0:	e7f6      	b.n	80115c0 <_dtoa_r+0x800>
 80115d2:	9b02      	ldr	r3, [sp, #8]
 80115d4:	e7f4      	b.n	80115c0 <_dtoa_r+0x800>
 80115d6:	920a      	str	r2, [sp, #40]	; 0x28
 80115d8:	e7f3      	b.n	80115c2 <_dtoa_r+0x802>
 80115da:	d082      	beq.n	80114e2 <_dtoa_r+0x722>
 80115dc:	4610      	mov	r0, r2
 80115de:	301c      	adds	r0, #28
 80115e0:	e778      	b.n	80114d4 <_dtoa_r+0x714>
 80115e2:	f1b9 0f00 	cmp.w	r9, #0
 80115e6:	dc37      	bgt.n	8011658 <_dtoa_r+0x898>
 80115e8:	9b06      	ldr	r3, [sp, #24]
 80115ea:	2b02      	cmp	r3, #2
 80115ec:	dd34      	ble.n	8011658 <_dtoa_r+0x898>
 80115ee:	46ca      	mov	sl, r9
 80115f0:	f1ba 0f00 	cmp.w	sl, #0
 80115f4:	d10d      	bne.n	8011612 <_dtoa_r+0x852>
 80115f6:	4621      	mov	r1, r4
 80115f8:	4653      	mov	r3, sl
 80115fa:	2205      	movs	r2, #5
 80115fc:	4630      	mov	r0, r6
 80115fe:	f000 f9cd 	bl	801199c <__multadd>
 8011602:	4601      	mov	r1, r0
 8011604:	4604      	mov	r4, r0
 8011606:	4628      	mov	r0, r5
 8011608:	f000 fbe8 	bl	8011ddc <__mcmp>
 801160c:	2800      	cmp	r0, #0
 801160e:	f73f adeb 	bgt.w	80111e8 <_dtoa_r+0x428>
 8011612:	9b08      	ldr	r3, [sp, #32]
 8011614:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011618:	ea6f 0b03 	mvn.w	fp, r3
 801161c:	f04f 0900 	mov.w	r9, #0
 8011620:	4621      	mov	r1, r4
 8011622:	4630      	mov	r0, r6
 8011624:	f000 f998 	bl	8011958 <_Bfree>
 8011628:	2f00      	cmp	r7, #0
 801162a:	f43f aea8 	beq.w	801137e <_dtoa_r+0x5be>
 801162e:	f1b9 0f00 	cmp.w	r9, #0
 8011632:	d005      	beq.n	8011640 <_dtoa_r+0x880>
 8011634:	45b9      	cmp	r9, r7
 8011636:	d003      	beq.n	8011640 <_dtoa_r+0x880>
 8011638:	4649      	mov	r1, r9
 801163a:	4630      	mov	r0, r6
 801163c:	f000 f98c 	bl	8011958 <_Bfree>
 8011640:	4639      	mov	r1, r7
 8011642:	4630      	mov	r0, r6
 8011644:	f000 f988 	bl	8011958 <_Bfree>
 8011648:	e699      	b.n	801137e <_dtoa_r+0x5be>
 801164a:	2400      	movs	r4, #0
 801164c:	4627      	mov	r7, r4
 801164e:	e7e0      	b.n	8011612 <_dtoa_r+0x852>
 8011650:	46bb      	mov	fp, r7
 8011652:	4604      	mov	r4, r0
 8011654:	4607      	mov	r7, r0
 8011656:	e5c7      	b.n	80111e8 <_dtoa_r+0x428>
 8011658:	9b07      	ldr	r3, [sp, #28]
 801165a:	46ca      	mov	sl, r9
 801165c:	2b00      	cmp	r3, #0
 801165e:	f000 8100 	beq.w	8011862 <_dtoa_r+0xaa2>
 8011662:	f1b8 0f00 	cmp.w	r8, #0
 8011666:	dd05      	ble.n	8011674 <_dtoa_r+0x8b4>
 8011668:	4639      	mov	r1, r7
 801166a:	4642      	mov	r2, r8
 801166c:	4630      	mov	r0, r6
 801166e:	f000 fb45 	bl	8011cfc <__lshift>
 8011672:	4607      	mov	r7, r0
 8011674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011676:	2b00      	cmp	r3, #0
 8011678:	d05d      	beq.n	8011736 <_dtoa_r+0x976>
 801167a:	6879      	ldr	r1, [r7, #4]
 801167c:	4630      	mov	r0, r6
 801167e:	f000 f92b 	bl	80118d8 <_Balloc>
 8011682:	4680      	mov	r8, r0
 8011684:	b928      	cbnz	r0, 8011692 <_dtoa_r+0x8d2>
 8011686:	4b82      	ldr	r3, [pc, #520]	; (8011890 <_dtoa_r+0xad0>)
 8011688:	4602      	mov	r2, r0
 801168a:	f240 21ea 	movw	r1, #746	; 0x2ea
 801168e:	f7ff bbaf 	b.w	8010df0 <_dtoa_r+0x30>
 8011692:	693a      	ldr	r2, [r7, #16]
 8011694:	3202      	adds	r2, #2
 8011696:	0092      	lsls	r2, r2, #2
 8011698:	f107 010c 	add.w	r1, r7, #12
 801169c:	300c      	adds	r0, #12
 801169e:	f7fe fcfd 	bl	801009c <memcpy>
 80116a2:	2201      	movs	r2, #1
 80116a4:	4641      	mov	r1, r8
 80116a6:	4630      	mov	r0, r6
 80116a8:	f000 fb28 	bl	8011cfc <__lshift>
 80116ac:	9b01      	ldr	r3, [sp, #4]
 80116ae:	3301      	adds	r3, #1
 80116b0:	9304      	str	r3, [sp, #16]
 80116b2:	9b01      	ldr	r3, [sp, #4]
 80116b4:	4453      	add	r3, sl
 80116b6:	9308      	str	r3, [sp, #32]
 80116b8:	9b02      	ldr	r3, [sp, #8]
 80116ba:	f003 0301 	and.w	r3, r3, #1
 80116be:	46b9      	mov	r9, r7
 80116c0:	9307      	str	r3, [sp, #28]
 80116c2:	4607      	mov	r7, r0
 80116c4:	9b04      	ldr	r3, [sp, #16]
 80116c6:	4621      	mov	r1, r4
 80116c8:	3b01      	subs	r3, #1
 80116ca:	4628      	mov	r0, r5
 80116cc:	9302      	str	r3, [sp, #8]
 80116ce:	f7ff fae9 	bl	8010ca4 <quorem>
 80116d2:	4603      	mov	r3, r0
 80116d4:	3330      	adds	r3, #48	; 0x30
 80116d6:	9005      	str	r0, [sp, #20]
 80116d8:	4649      	mov	r1, r9
 80116da:	4628      	mov	r0, r5
 80116dc:	9309      	str	r3, [sp, #36]	; 0x24
 80116de:	f000 fb7d 	bl	8011ddc <__mcmp>
 80116e2:	463a      	mov	r2, r7
 80116e4:	4682      	mov	sl, r0
 80116e6:	4621      	mov	r1, r4
 80116e8:	4630      	mov	r0, r6
 80116ea:	f000 fb93 	bl	8011e14 <__mdiff>
 80116ee:	68c2      	ldr	r2, [r0, #12]
 80116f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116f2:	4680      	mov	r8, r0
 80116f4:	bb0a      	cbnz	r2, 801173a <_dtoa_r+0x97a>
 80116f6:	4601      	mov	r1, r0
 80116f8:	4628      	mov	r0, r5
 80116fa:	f000 fb6f 	bl	8011ddc <__mcmp>
 80116fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011700:	4602      	mov	r2, r0
 8011702:	4641      	mov	r1, r8
 8011704:	4630      	mov	r0, r6
 8011706:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801170a:	f000 f925 	bl	8011958 <_Bfree>
 801170e:	9b06      	ldr	r3, [sp, #24]
 8011710:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011712:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011716:	ea43 0102 	orr.w	r1, r3, r2
 801171a:	9b07      	ldr	r3, [sp, #28]
 801171c:	430b      	orrs	r3, r1
 801171e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011720:	d10d      	bne.n	801173e <_dtoa_r+0x97e>
 8011722:	2b39      	cmp	r3, #57	; 0x39
 8011724:	d029      	beq.n	801177a <_dtoa_r+0x9ba>
 8011726:	f1ba 0f00 	cmp.w	sl, #0
 801172a:	dd01      	ble.n	8011730 <_dtoa_r+0x970>
 801172c:	9b05      	ldr	r3, [sp, #20]
 801172e:	3331      	adds	r3, #49	; 0x31
 8011730:	9a02      	ldr	r2, [sp, #8]
 8011732:	7013      	strb	r3, [r2, #0]
 8011734:	e774      	b.n	8011620 <_dtoa_r+0x860>
 8011736:	4638      	mov	r0, r7
 8011738:	e7b8      	b.n	80116ac <_dtoa_r+0x8ec>
 801173a:	2201      	movs	r2, #1
 801173c:	e7e1      	b.n	8011702 <_dtoa_r+0x942>
 801173e:	f1ba 0f00 	cmp.w	sl, #0
 8011742:	db06      	blt.n	8011752 <_dtoa_r+0x992>
 8011744:	9906      	ldr	r1, [sp, #24]
 8011746:	ea41 0a0a 	orr.w	sl, r1, sl
 801174a:	9907      	ldr	r1, [sp, #28]
 801174c:	ea5a 0101 	orrs.w	r1, sl, r1
 8011750:	d120      	bne.n	8011794 <_dtoa_r+0x9d4>
 8011752:	2a00      	cmp	r2, #0
 8011754:	ddec      	ble.n	8011730 <_dtoa_r+0x970>
 8011756:	4629      	mov	r1, r5
 8011758:	2201      	movs	r2, #1
 801175a:	4630      	mov	r0, r6
 801175c:	9304      	str	r3, [sp, #16]
 801175e:	f000 facd 	bl	8011cfc <__lshift>
 8011762:	4621      	mov	r1, r4
 8011764:	4605      	mov	r5, r0
 8011766:	f000 fb39 	bl	8011ddc <__mcmp>
 801176a:	2800      	cmp	r0, #0
 801176c:	9b04      	ldr	r3, [sp, #16]
 801176e:	dc02      	bgt.n	8011776 <_dtoa_r+0x9b6>
 8011770:	d1de      	bne.n	8011730 <_dtoa_r+0x970>
 8011772:	07da      	lsls	r2, r3, #31
 8011774:	d5dc      	bpl.n	8011730 <_dtoa_r+0x970>
 8011776:	2b39      	cmp	r3, #57	; 0x39
 8011778:	d1d8      	bne.n	801172c <_dtoa_r+0x96c>
 801177a:	9a02      	ldr	r2, [sp, #8]
 801177c:	2339      	movs	r3, #57	; 0x39
 801177e:	7013      	strb	r3, [r2, #0]
 8011780:	4643      	mov	r3, r8
 8011782:	4698      	mov	r8, r3
 8011784:	3b01      	subs	r3, #1
 8011786:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801178a:	2a39      	cmp	r2, #57	; 0x39
 801178c:	d051      	beq.n	8011832 <_dtoa_r+0xa72>
 801178e:	3201      	adds	r2, #1
 8011790:	701a      	strb	r2, [r3, #0]
 8011792:	e745      	b.n	8011620 <_dtoa_r+0x860>
 8011794:	2a00      	cmp	r2, #0
 8011796:	dd03      	ble.n	80117a0 <_dtoa_r+0x9e0>
 8011798:	2b39      	cmp	r3, #57	; 0x39
 801179a:	d0ee      	beq.n	801177a <_dtoa_r+0x9ba>
 801179c:	3301      	adds	r3, #1
 801179e:	e7c7      	b.n	8011730 <_dtoa_r+0x970>
 80117a0:	9a04      	ldr	r2, [sp, #16]
 80117a2:	9908      	ldr	r1, [sp, #32]
 80117a4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80117a8:	428a      	cmp	r2, r1
 80117aa:	d02b      	beq.n	8011804 <_dtoa_r+0xa44>
 80117ac:	4629      	mov	r1, r5
 80117ae:	2300      	movs	r3, #0
 80117b0:	220a      	movs	r2, #10
 80117b2:	4630      	mov	r0, r6
 80117b4:	f000 f8f2 	bl	801199c <__multadd>
 80117b8:	45b9      	cmp	r9, r7
 80117ba:	4605      	mov	r5, r0
 80117bc:	f04f 0300 	mov.w	r3, #0
 80117c0:	f04f 020a 	mov.w	r2, #10
 80117c4:	4649      	mov	r1, r9
 80117c6:	4630      	mov	r0, r6
 80117c8:	d107      	bne.n	80117da <_dtoa_r+0xa1a>
 80117ca:	f000 f8e7 	bl	801199c <__multadd>
 80117ce:	4681      	mov	r9, r0
 80117d0:	4607      	mov	r7, r0
 80117d2:	9b04      	ldr	r3, [sp, #16]
 80117d4:	3301      	adds	r3, #1
 80117d6:	9304      	str	r3, [sp, #16]
 80117d8:	e774      	b.n	80116c4 <_dtoa_r+0x904>
 80117da:	f000 f8df 	bl	801199c <__multadd>
 80117de:	4639      	mov	r1, r7
 80117e0:	4681      	mov	r9, r0
 80117e2:	2300      	movs	r3, #0
 80117e4:	220a      	movs	r2, #10
 80117e6:	4630      	mov	r0, r6
 80117e8:	f000 f8d8 	bl	801199c <__multadd>
 80117ec:	4607      	mov	r7, r0
 80117ee:	e7f0      	b.n	80117d2 <_dtoa_r+0xa12>
 80117f0:	f1ba 0f00 	cmp.w	sl, #0
 80117f4:	9a01      	ldr	r2, [sp, #4]
 80117f6:	bfcc      	ite	gt
 80117f8:	46d0      	movgt	r8, sl
 80117fa:	f04f 0801 	movle.w	r8, #1
 80117fe:	4490      	add	r8, r2
 8011800:	f04f 0900 	mov.w	r9, #0
 8011804:	4629      	mov	r1, r5
 8011806:	2201      	movs	r2, #1
 8011808:	4630      	mov	r0, r6
 801180a:	9302      	str	r3, [sp, #8]
 801180c:	f000 fa76 	bl	8011cfc <__lshift>
 8011810:	4621      	mov	r1, r4
 8011812:	4605      	mov	r5, r0
 8011814:	f000 fae2 	bl	8011ddc <__mcmp>
 8011818:	2800      	cmp	r0, #0
 801181a:	dcb1      	bgt.n	8011780 <_dtoa_r+0x9c0>
 801181c:	d102      	bne.n	8011824 <_dtoa_r+0xa64>
 801181e:	9b02      	ldr	r3, [sp, #8]
 8011820:	07db      	lsls	r3, r3, #31
 8011822:	d4ad      	bmi.n	8011780 <_dtoa_r+0x9c0>
 8011824:	4643      	mov	r3, r8
 8011826:	4698      	mov	r8, r3
 8011828:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801182c:	2a30      	cmp	r2, #48	; 0x30
 801182e:	d0fa      	beq.n	8011826 <_dtoa_r+0xa66>
 8011830:	e6f6      	b.n	8011620 <_dtoa_r+0x860>
 8011832:	9a01      	ldr	r2, [sp, #4]
 8011834:	429a      	cmp	r2, r3
 8011836:	d1a4      	bne.n	8011782 <_dtoa_r+0x9c2>
 8011838:	f10b 0b01 	add.w	fp, fp, #1
 801183c:	2331      	movs	r3, #49	; 0x31
 801183e:	e778      	b.n	8011732 <_dtoa_r+0x972>
 8011840:	4b14      	ldr	r3, [pc, #80]	; (8011894 <_dtoa_r+0xad4>)
 8011842:	f7ff bb27 	b.w	8010e94 <_dtoa_r+0xd4>
 8011846:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011848:	2b00      	cmp	r3, #0
 801184a:	f47f ab03 	bne.w	8010e54 <_dtoa_r+0x94>
 801184e:	4b12      	ldr	r3, [pc, #72]	; (8011898 <_dtoa_r+0xad8>)
 8011850:	f7ff bb20 	b.w	8010e94 <_dtoa_r+0xd4>
 8011854:	f1ba 0f00 	cmp.w	sl, #0
 8011858:	dc03      	bgt.n	8011862 <_dtoa_r+0xaa2>
 801185a:	9b06      	ldr	r3, [sp, #24]
 801185c:	2b02      	cmp	r3, #2
 801185e:	f73f aec7 	bgt.w	80115f0 <_dtoa_r+0x830>
 8011862:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011866:	4621      	mov	r1, r4
 8011868:	4628      	mov	r0, r5
 801186a:	f7ff fa1b 	bl	8010ca4 <quorem>
 801186e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011872:	f808 3b01 	strb.w	r3, [r8], #1
 8011876:	9a01      	ldr	r2, [sp, #4]
 8011878:	eba8 0202 	sub.w	r2, r8, r2
 801187c:	4592      	cmp	sl, r2
 801187e:	ddb7      	ble.n	80117f0 <_dtoa_r+0xa30>
 8011880:	4629      	mov	r1, r5
 8011882:	2300      	movs	r3, #0
 8011884:	220a      	movs	r2, #10
 8011886:	4630      	mov	r0, r6
 8011888:	f000 f888 	bl	801199c <__multadd>
 801188c:	4605      	mov	r5, r0
 801188e:	e7ea      	b.n	8011866 <_dtoa_r+0xaa6>
 8011890:	0801d7c3 	.word	0x0801d7c3
 8011894:	0801d62c 	.word	0x0801d62c
 8011898:	0801d75b 	.word	0x0801d75b

0801189c <fiprintf>:
 801189c:	b40e      	push	{r1, r2, r3}
 801189e:	b503      	push	{r0, r1, lr}
 80118a0:	4601      	mov	r1, r0
 80118a2:	ab03      	add	r3, sp, #12
 80118a4:	4805      	ldr	r0, [pc, #20]	; (80118bc <fiprintf+0x20>)
 80118a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80118aa:	6800      	ldr	r0, [r0, #0]
 80118ac:	9301      	str	r3, [sp, #4]
 80118ae:	f000 fe13 	bl	80124d8 <_vfiprintf_r>
 80118b2:	b002      	add	sp, #8
 80118b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80118b8:	b003      	add	sp, #12
 80118ba:	4770      	bx	lr
 80118bc:	2400049c 	.word	0x2400049c

080118c0 <_localeconv_r>:
 80118c0:	4800      	ldr	r0, [pc, #0]	; (80118c4 <_localeconv_r+0x4>)
 80118c2:	4770      	bx	lr
 80118c4:	240005f0 	.word	0x240005f0

080118c8 <malloc>:
 80118c8:	4b02      	ldr	r3, [pc, #8]	; (80118d4 <malloc+0xc>)
 80118ca:	4601      	mov	r1, r0
 80118cc:	6818      	ldr	r0, [r3, #0]
 80118ce:	f000 bc09 	b.w	80120e4 <_malloc_r>
 80118d2:	bf00      	nop
 80118d4:	2400049c 	.word	0x2400049c

080118d8 <_Balloc>:
 80118d8:	b570      	push	{r4, r5, r6, lr}
 80118da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80118dc:	4604      	mov	r4, r0
 80118de:	460d      	mov	r5, r1
 80118e0:	b976      	cbnz	r6, 8011900 <_Balloc+0x28>
 80118e2:	2010      	movs	r0, #16
 80118e4:	f7ff fff0 	bl	80118c8 <malloc>
 80118e8:	4602      	mov	r2, r0
 80118ea:	6260      	str	r0, [r4, #36]	; 0x24
 80118ec:	b920      	cbnz	r0, 80118f8 <_Balloc+0x20>
 80118ee:	4b18      	ldr	r3, [pc, #96]	; (8011950 <_Balloc+0x78>)
 80118f0:	4818      	ldr	r0, [pc, #96]	; (8011954 <_Balloc+0x7c>)
 80118f2:	2166      	movs	r1, #102	; 0x66
 80118f4:	f7ff f9b8 	bl	8010c68 <__assert_func>
 80118f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80118fc:	6006      	str	r6, [r0, #0]
 80118fe:	60c6      	str	r6, [r0, #12]
 8011900:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011902:	68f3      	ldr	r3, [r6, #12]
 8011904:	b183      	cbz	r3, 8011928 <_Balloc+0x50>
 8011906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011908:	68db      	ldr	r3, [r3, #12]
 801190a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801190e:	b9b8      	cbnz	r0, 8011940 <_Balloc+0x68>
 8011910:	2101      	movs	r1, #1
 8011912:	fa01 f605 	lsl.w	r6, r1, r5
 8011916:	1d72      	adds	r2, r6, #5
 8011918:	0092      	lsls	r2, r2, #2
 801191a:	4620      	mov	r0, r4
 801191c:	f000 fb60 	bl	8011fe0 <_calloc_r>
 8011920:	b160      	cbz	r0, 801193c <_Balloc+0x64>
 8011922:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011926:	e00e      	b.n	8011946 <_Balloc+0x6e>
 8011928:	2221      	movs	r2, #33	; 0x21
 801192a:	2104      	movs	r1, #4
 801192c:	4620      	mov	r0, r4
 801192e:	f000 fb57 	bl	8011fe0 <_calloc_r>
 8011932:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011934:	60f0      	str	r0, [r6, #12]
 8011936:	68db      	ldr	r3, [r3, #12]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d1e4      	bne.n	8011906 <_Balloc+0x2e>
 801193c:	2000      	movs	r0, #0
 801193e:	bd70      	pop	{r4, r5, r6, pc}
 8011940:	6802      	ldr	r2, [r0, #0]
 8011942:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011946:	2300      	movs	r3, #0
 8011948:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801194c:	e7f7      	b.n	801193e <_Balloc+0x66>
 801194e:	bf00      	nop
 8011950:	0801d650 	.word	0x0801d650
 8011954:	0801d7d4 	.word	0x0801d7d4

08011958 <_Bfree>:
 8011958:	b570      	push	{r4, r5, r6, lr}
 801195a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801195c:	4605      	mov	r5, r0
 801195e:	460c      	mov	r4, r1
 8011960:	b976      	cbnz	r6, 8011980 <_Bfree+0x28>
 8011962:	2010      	movs	r0, #16
 8011964:	f7ff ffb0 	bl	80118c8 <malloc>
 8011968:	4602      	mov	r2, r0
 801196a:	6268      	str	r0, [r5, #36]	; 0x24
 801196c:	b920      	cbnz	r0, 8011978 <_Bfree+0x20>
 801196e:	4b09      	ldr	r3, [pc, #36]	; (8011994 <_Bfree+0x3c>)
 8011970:	4809      	ldr	r0, [pc, #36]	; (8011998 <_Bfree+0x40>)
 8011972:	218a      	movs	r1, #138	; 0x8a
 8011974:	f7ff f978 	bl	8010c68 <__assert_func>
 8011978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801197c:	6006      	str	r6, [r0, #0]
 801197e:	60c6      	str	r6, [r0, #12]
 8011980:	b13c      	cbz	r4, 8011992 <_Bfree+0x3a>
 8011982:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011984:	6862      	ldr	r2, [r4, #4]
 8011986:	68db      	ldr	r3, [r3, #12]
 8011988:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801198c:	6021      	str	r1, [r4, #0]
 801198e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011992:	bd70      	pop	{r4, r5, r6, pc}
 8011994:	0801d650 	.word	0x0801d650
 8011998:	0801d7d4 	.word	0x0801d7d4

0801199c <__multadd>:
 801199c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119a0:	690d      	ldr	r5, [r1, #16]
 80119a2:	4607      	mov	r7, r0
 80119a4:	460c      	mov	r4, r1
 80119a6:	461e      	mov	r6, r3
 80119a8:	f101 0c14 	add.w	ip, r1, #20
 80119ac:	2000      	movs	r0, #0
 80119ae:	f8dc 3000 	ldr.w	r3, [ip]
 80119b2:	b299      	uxth	r1, r3
 80119b4:	fb02 6101 	mla	r1, r2, r1, r6
 80119b8:	0c1e      	lsrs	r6, r3, #16
 80119ba:	0c0b      	lsrs	r3, r1, #16
 80119bc:	fb02 3306 	mla	r3, r2, r6, r3
 80119c0:	b289      	uxth	r1, r1
 80119c2:	3001      	adds	r0, #1
 80119c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80119c8:	4285      	cmp	r5, r0
 80119ca:	f84c 1b04 	str.w	r1, [ip], #4
 80119ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80119d2:	dcec      	bgt.n	80119ae <__multadd+0x12>
 80119d4:	b30e      	cbz	r6, 8011a1a <__multadd+0x7e>
 80119d6:	68a3      	ldr	r3, [r4, #8]
 80119d8:	42ab      	cmp	r3, r5
 80119da:	dc19      	bgt.n	8011a10 <__multadd+0x74>
 80119dc:	6861      	ldr	r1, [r4, #4]
 80119de:	4638      	mov	r0, r7
 80119e0:	3101      	adds	r1, #1
 80119e2:	f7ff ff79 	bl	80118d8 <_Balloc>
 80119e6:	4680      	mov	r8, r0
 80119e8:	b928      	cbnz	r0, 80119f6 <__multadd+0x5a>
 80119ea:	4602      	mov	r2, r0
 80119ec:	4b0c      	ldr	r3, [pc, #48]	; (8011a20 <__multadd+0x84>)
 80119ee:	480d      	ldr	r0, [pc, #52]	; (8011a24 <__multadd+0x88>)
 80119f0:	21b5      	movs	r1, #181	; 0xb5
 80119f2:	f7ff f939 	bl	8010c68 <__assert_func>
 80119f6:	6922      	ldr	r2, [r4, #16]
 80119f8:	3202      	adds	r2, #2
 80119fa:	f104 010c 	add.w	r1, r4, #12
 80119fe:	0092      	lsls	r2, r2, #2
 8011a00:	300c      	adds	r0, #12
 8011a02:	f7fe fb4b 	bl	801009c <memcpy>
 8011a06:	4621      	mov	r1, r4
 8011a08:	4638      	mov	r0, r7
 8011a0a:	f7ff ffa5 	bl	8011958 <_Bfree>
 8011a0e:	4644      	mov	r4, r8
 8011a10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011a14:	3501      	adds	r5, #1
 8011a16:	615e      	str	r6, [r3, #20]
 8011a18:	6125      	str	r5, [r4, #16]
 8011a1a:	4620      	mov	r0, r4
 8011a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a20:	0801d7c3 	.word	0x0801d7c3
 8011a24:	0801d7d4 	.word	0x0801d7d4

08011a28 <__hi0bits>:
 8011a28:	0c03      	lsrs	r3, r0, #16
 8011a2a:	041b      	lsls	r3, r3, #16
 8011a2c:	b9d3      	cbnz	r3, 8011a64 <__hi0bits+0x3c>
 8011a2e:	0400      	lsls	r0, r0, #16
 8011a30:	2310      	movs	r3, #16
 8011a32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011a36:	bf04      	itt	eq
 8011a38:	0200      	lsleq	r0, r0, #8
 8011a3a:	3308      	addeq	r3, #8
 8011a3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011a40:	bf04      	itt	eq
 8011a42:	0100      	lsleq	r0, r0, #4
 8011a44:	3304      	addeq	r3, #4
 8011a46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011a4a:	bf04      	itt	eq
 8011a4c:	0080      	lsleq	r0, r0, #2
 8011a4e:	3302      	addeq	r3, #2
 8011a50:	2800      	cmp	r0, #0
 8011a52:	db05      	blt.n	8011a60 <__hi0bits+0x38>
 8011a54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011a58:	f103 0301 	add.w	r3, r3, #1
 8011a5c:	bf08      	it	eq
 8011a5e:	2320      	moveq	r3, #32
 8011a60:	4618      	mov	r0, r3
 8011a62:	4770      	bx	lr
 8011a64:	2300      	movs	r3, #0
 8011a66:	e7e4      	b.n	8011a32 <__hi0bits+0xa>

08011a68 <__lo0bits>:
 8011a68:	6803      	ldr	r3, [r0, #0]
 8011a6a:	f013 0207 	ands.w	r2, r3, #7
 8011a6e:	4601      	mov	r1, r0
 8011a70:	d00b      	beq.n	8011a8a <__lo0bits+0x22>
 8011a72:	07da      	lsls	r2, r3, #31
 8011a74:	d423      	bmi.n	8011abe <__lo0bits+0x56>
 8011a76:	0798      	lsls	r0, r3, #30
 8011a78:	bf49      	itett	mi
 8011a7a:	085b      	lsrmi	r3, r3, #1
 8011a7c:	089b      	lsrpl	r3, r3, #2
 8011a7e:	2001      	movmi	r0, #1
 8011a80:	600b      	strmi	r3, [r1, #0]
 8011a82:	bf5c      	itt	pl
 8011a84:	600b      	strpl	r3, [r1, #0]
 8011a86:	2002      	movpl	r0, #2
 8011a88:	4770      	bx	lr
 8011a8a:	b298      	uxth	r0, r3
 8011a8c:	b9a8      	cbnz	r0, 8011aba <__lo0bits+0x52>
 8011a8e:	0c1b      	lsrs	r3, r3, #16
 8011a90:	2010      	movs	r0, #16
 8011a92:	b2da      	uxtb	r2, r3
 8011a94:	b90a      	cbnz	r2, 8011a9a <__lo0bits+0x32>
 8011a96:	3008      	adds	r0, #8
 8011a98:	0a1b      	lsrs	r3, r3, #8
 8011a9a:	071a      	lsls	r2, r3, #28
 8011a9c:	bf04      	itt	eq
 8011a9e:	091b      	lsreq	r3, r3, #4
 8011aa0:	3004      	addeq	r0, #4
 8011aa2:	079a      	lsls	r2, r3, #30
 8011aa4:	bf04      	itt	eq
 8011aa6:	089b      	lsreq	r3, r3, #2
 8011aa8:	3002      	addeq	r0, #2
 8011aaa:	07da      	lsls	r2, r3, #31
 8011aac:	d403      	bmi.n	8011ab6 <__lo0bits+0x4e>
 8011aae:	085b      	lsrs	r3, r3, #1
 8011ab0:	f100 0001 	add.w	r0, r0, #1
 8011ab4:	d005      	beq.n	8011ac2 <__lo0bits+0x5a>
 8011ab6:	600b      	str	r3, [r1, #0]
 8011ab8:	4770      	bx	lr
 8011aba:	4610      	mov	r0, r2
 8011abc:	e7e9      	b.n	8011a92 <__lo0bits+0x2a>
 8011abe:	2000      	movs	r0, #0
 8011ac0:	4770      	bx	lr
 8011ac2:	2020      	movs	r0, #32
 8011ac4:	4770      	bx	lr
	...

08011ac8 <__i2b>:
 8011ac8:	b510      	push	{r4, lr}
 8011aca:	460c      	mov	r4, r1
 8011acc:	2101      	movs	r1, #1
 8011ace:	f7ff ff03 	bl	80118d8 <_Balloc>
 8011ad2:	4602      	mov	r2, r0
 8011ad4:	b928      	cbnz	r0, 8011ae2 <__i2b+0x1a>
 8011ad6:	4b05      	ldr	r3, [pc, #20]	; (8011aec <__i2b+0x24>)
 8011ad8:	4805      	ldr	r0, [pc, #20]	; (8011af0 <__i2b+0x28>)
 8011ada:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011ade:	f7ff f8c3 	bl	8010c68 <__assert_func>
 8011ae2:	2301      	movs	r3, #1
 8011ae4:	6144      	str	r4, [r0, #20]
 8011ae6:	6103      	str	r3, [r0, #16]
 8011ae8:	bd10      	pop	{r4, pc}
 8011aea:	bf00      	nop
 8011aec:	0801d7c3 	.word	0x0801d7c3
 8011af0:	0801d7d4 	.word	0x0801d7d4

08011af4 <__multiply>:
 8011af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011af8:	4691      	mov	r9, r2
 8011afa:	690a      	ldr	r2, [r1, #16]
 8011afc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011b00:	429a      	cmp	r2, r3
 8011b02:	bfb8      	it	lt
 8011b04:	460b      	movlt	r3, r1
 8011b06:	460c      	mov	r4, r1
 8011b08:	bfbc      	itt	lt
 8011b0a:	464c      	movlt	r4, r9
 8011b0c:	4699      	movlt	r9, r3
 8011b0e:	6927      	ldr	r7, [r4, #16]
 8011b10:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011b14:	68a3      	ldr	r3, [r4, #8]
 8011b16:	6861      	ldr	r1, [r4, #4]
 8011b18:	eb07 060a 	add.w	r6, r7, sl
 8011b1c:	42b3      	cmp	r3, r6
 8011b1e:	b085      	sub	sp, #20
 8011b20:	bfb8      	it	lt
 8011b22:	3101      	addlt	r1, #1
 8011b24:	f7ff fed8 	bl	80118d8 <_Balloc>
 8011b28:	b930      	cbnz	r0, 8011b38 <__multiply+0x44>
 8011b2a:	4602      	mov	r2, r0
 8011b2c:	4b44      	ldr	r3, [pc, #272]	; (8011c40 <__multiply+0x14c>)
 8011b2e:	4845      	ldr	r0, [pc, #276]	; (8011c44 <__multiply+0x150>)
 8011b30:	f240 115d 	movw	r1, #349	; 0x15d
 8011b34:	f7ff f898 	bl	8010c68 <__assert_func>
 8011b38:	f100 0514 	add.w	r5, r0, #20
 8011b3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011b40:	462b      	mov	r3, r5
 8011b42:	2200      	movs	r2, #0
 8011b44:	4543      	cmp	r3, r8
 8011b46:	d321      	bcc.n	8011b8c <__multiply+0x98>
 8011b48:	f104 0314 	add.w	r3, r4, #20
 8011b4c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011b50:	f109 0314 	add.w	r3, r9, #20
 8011b54:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011b58:	9202      	str	r2, [sp, #8]
 8011b5a:	1b3a      	subs	r2, r7, r4
 8011b5c:	3a15      	subs	r2, #21
 8011b5e:	f022 0203 	bic.w	r2, r2, #3
 8011b62:	3204      	adds	r2, #4
 8011b64:	f104 0115 	add.w	r1, r4, #21
 8011b68:	428f      	cmp	r7, r1
 8011b6a:	bf38      	it	cc
 8011b6c:	2204      	movcc	r2, #4
 8011b6e:	9201      	str	r2, [sp, #4]
 8011b70:	9a02      	ldr	r2, [sp, #8]
 8011b72:	9303      	str	r3, [sp, #12]
 8011b74:	429a      	cmp	r2, r3
 8011b76:	d80c      	bhi.n	8011b92 <__multiply+0x9e>
 8011b78:	2e00      	cmp	r6, #0
 8011b7a:	dd03      	ble.n	8011b84 <__multiply+0x90>
 8011b7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d05a      	beq.n	8011c3a <__multiply+0x146>
 8011b84:	6106      	str	r6, [r0, #16]
 8011b86:	b005      	add	sp, #20
 8011b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b8c:	f843 2b04 	str.w	r2, [r3], #4
 8011b90:	e7d8      	b.n	8011b44 <__multiply+0x50>
 8011b92:	f8b3 a000 	ldrh.w	sl, [r3]
 8011b96:	f1ba 0f00 	cmp.w	sl, #0
 8011b9a:	d024      	beq.n	8011be6 <__multiply+0xf2>
 8011b9c:	f104 0e14 	add.w	lr, r4, #20
 8011ba0:	46a9      	mov	r9, r5
 8011ba2:	f04f 0c00 	mov.w	ip, #0
 8011ba6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011baa:	f8d9 1000 	ldr.w	r1, [r9]
 8011bae:	fa1f fb82 	uxth.w	fp, r2
 8011bb2:	b289      	uxth	r1, r1
 8011bb4:	fb0a 110b 	mla	r1, sl, fp, r1
 8011bb8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011bbc:	f8d9 2000 	ldr.w	r2, [r9]
 8011bc0:	4461      	add	r1, ip
 8011bc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011bc6:	fb0a c20b 	mla	r2, sl, fp, ip
 8011bca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011bce:	b289      	uxth	r1, r1
 8011bd0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011bd4:	4577      	cmp	r7, lr
 8011bd6:	f849 1b04 	str.w	r1, [r9], #4
 8011bda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011bde:	d8e2      	bhi.n	8011ba6 <__multiply+0xb2>
 8011be0:	9a01      	ldr	r2, [sp, #4]
 8011be2:	f845 c002 	str.w	ip, [r5, r2]
 8011be6:	9a03      	ldr	r2, [sp, #12]
 8011be8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011bec:	3304      	adds	r3, #4
 8011bee:	f1b9 0f00 	cmp.w	r9, #0
 8011bf2:	d020      	beq.n	8011c36 <__multiply+0x142>
 8011bf4:	6829      	ldr	r1, [r5, #0]
 8011bf6:	f104 0c14 	add.w	ip, r4, #20
 8011bfa:	46ae      	mov	lr, r5
 8011bfc:	f04f 0a00 	mov.w	sl, #0
 8011c00:	f8bc b000 	ldrh.w	fp, [ip]
 8011c04:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011c08:	fb09 220b 	mla	r2, r9, fp, r2
 8011c0c:	4492      	add	sl, r2
 8011c0e:	b289      	uxth	r1, r1
 8011c10:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011c14:	f84e 1b04 	str.w	r1, [lr], #4
 8011c18:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011c1c:	f8be 1000 	ldrh.w	r1, [lr]
 8011c20:	0c12      	lsrs	r2, r2, #16
 8011c22:	fb09 1102 	mla	r1, r9, r2, r1
 8011c26:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011c2a:	4567      	cmp	r7, ip
 8011c2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011c30:	d8e6      	bhi.n	8011c00 <__multiply+0x10c>
 8011c32:	9a01      	ldr	r2, [sp, #4]
 8011c34:	50a9      	str	r1, [r5, r2]
 8011c36:	3504      	adds	r5, #4
 8011c38:	e79a      	b.n	8011b70 <__multiply+0x7c>
 8011c3a:	3e01      	subs	r6, #1
 8011c3c:	e79c      	b.n	8011b78 <__multiply+0x84>
 8011c3e:	bf00      	nop
 8011c40:	0801d7c3 	.word	0x0801d7c3
 8011c44:	0801d7d4 	.word	0x0801d7d4

08011c48 <__pow5mult>:
 8011c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c4c:	4615      	mov	r5, r2
 8011c4e:	f012 0203 	ands.w	r2, r2, #3
 8011c52:	4606      	mov	r6, r0
 8011c54:	460f      	mov	r7, r1
 8011c56:	d007      	beq.n	8011c68 <__pow5mult+0x20>
 8011c58:	4c25      	ldr	r4, [pc, #148]	; (8011cf0 <__pow5mult+0xa8>)
 8011c5a:	3a01      	subs	r2, #1
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011c62:	f7ff fe9b 	bl	801199c <__multadd>
 8011c66:	4607      	mov	r7, r0
 8011c68:	10ad      	asrs	r5, r5, #2
 8011c6a:	d03d      	beq.n	8011ce8 <__pow5mult+0xa0>
 8011c6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011c6e:	b97c      	cbnz	r4, 8011c90 <__pow5mult+0x48>
 8011c70:	2010      	movs	r0, #16
 8011c72:	f7ff fe29 	bl	80118c8 <malloc>
 8011c76:	4602      	mov	r2, r0
 8011c78:	6270      	str	r0, [r6, #36]	; 0x24
 8011c7a:	b928      	cbnz	r0, 8011c88 <__pow5mult+0x40>
 8011c7c:	4b1d      	ldr	r3, [pc, #116]	; (8011cf4 <__pow5mult+0xac>)
 8011c7e:	481e      	ldr	r0, [pc, #120]	; (8011cf8 <__pow5mult+0xb0>)
 8011c80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011c84:	f7fe fff0 	bl	8010c68 <__assert_func>
 8011c88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011c8c:	6004      	str	r4, [r0, #0]
 8011c8e:	60c4      	str	r4, [r0, #12]
 8011c90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011c94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011c98:	b94c      	cbnz	r4, 8011cae <__pow5mult+0x66>
 8011c9a:	f240 2171 	movw	r1, #625	; 0x271
 8011c9e:	4630      	mov	r0, r6
 8011ca0:	f7ff ff12 	bl	8011ac8 <__i2b>
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	f8c8 0008 	str.w	r0, [r8, #8]
 8011caa:	4604      	mov	r4, r0
 8011cac:	6003      	str	r3, [r0, #0]
 8011cae:	f04f 0900 	mov.w	r9, #0
 8011cb2:	07eb      	lsls	r3, r5, #31
 8011cb4:	d50a      	bpl.n	8011ccc <__pow5mult+0x84>
 8011cb6:	4639      	mov	r1, r7
 8011cb8:	4622      	mov	r2, r4
 8011cba:	4630      	mov	r0, r6
 8011cbc:	f7ff ff1a 	bl	8011af4 <__multiply>
 8011cc0:	4639      	mov	r1, r7
 8011cc2:	4680      	mov	r8, r0
 8011cc4:	4630      	mov	r0, r6
 8011cc6:	f7ff fe47 	bl	8011958 <_Bfree>
 8011cca:	4647      	mov	r7, r8
 8011ccc:	106d      	asrs	r5, r5, #1
 8011cce:	d00b      	beq.n	8011ce8 <__pow5mult+0xa0>
 8011cd0:	6820      	ldr	r0, [r4, #0]
 8011cd2:	b938      	cbnz	r0, 8011ce4 <__pow5mult+0x9c>
 8011cd4:	4622      	mov	r2, r4
 8011cd6:	4621      	mov	r1, r4
 8011cd8:	4630      	mov	r0, r6
 8011cda:	f7ff ff0b 	bl	8011af4 <__multiply>
 8011cde:	6020      	str	r0, [r4, #0]
 8011ce0:	f8c0 9000 	str.w	r9, [r0]
 8011ce4:	4604      	mov	r4, r0
 8011ce6:	e7e4      	b.n	8011cb2 <__pow5mult+0x6a>
 8011ce8:	4638      	mov	r0, r7
 8011cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cee:	bf00      	nop
 8011cf0:	0801d920 	.word	0x0801d920
 8011cf4:	0801d650 	.word	0x0801d650
 8011cf8:	0801d7d4 	.word	0x0801d7d4

08011cfc <__lshift>:
 8011cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d00:	460c      	mov	r4, r1
 8011d02:	6849      	ldr	r1, [r1, #4]
 8011d04:	6923      	ldr	r3, [r4, #16]
 8011d06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011d0a:	68a3      	ldr	r3, [r4, #8]
 8011d0c:	4607      	mov	r7, r0
 8011d0e:	4691      	mov	r9, r2
 8011d10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011d14:	f108 0601 	add.w	r6, r8, #1
 8011d18:	42b3      	cmp	r3, r6
 8011d1a:	db0b      	blt.n	8011d34 <__lshift+0x38>
 8011d1c:	4638      	mov	r0, r7
 8011d1e:	f7ff fddb 	bl	80118d8 <_Balloc>
 8011d22:	4605      	mov	r5, r0
 8011d24:	b948      	cbnz	r0, 8011d3a <__lshift+0x3e>
 8011d26:	4602      	mov	r2, r0
 8011d28:	4b2a      	ldr	r3, [pc, #168]	; (8011dd4 <__lshift+0xd8>)
 8011d2a:	482b      	ldr	r0, [pc, #172]	; (8011dd8 <__lshift+0xdc>)
 8011d2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011d30:	f7fe ff9a 	bl	8010c68 <__assert_func>
 8011d34:	3101      	adds	r1, #1
 8011d36:	005b      	lsls	r3, r3, #1
 8011d38:	e7ee      	b.n	8011d18 <__lshift+0x1c>
 8011d3a:	2300      	movs	r3, #0
 8011d3c:	f100 0114 	add.w	r1, r0, #20
 8011d40:	f100 0210 	add.w	r2, r0, #16
 8011d44:	4618      	mov	r0, r3
 8011d46:	4553      	cmp	r3, sl
 8011d48:	db37      	blt.n	8011dba <__lshift+0xbe>
 8011d4a:	6920      	ldr	r0, [r4, #16]
 8011d4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011d50:	f104 0314 	add.w	r3, r4, #20
 8011d54:	f019 091f 	ands.w	r9, r9, #31
 8011d58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011d5c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011d60:	d02f      	beq.n	8011dc2 <__lshift+0xc6>
 8011d62:	f1c9 0e20 	rsb	lr, r9, #32
 8011d66:	468a      	mov	sl, r1
 8011d68:	f04f 0c00 	mov.w	ip, #0
 8011d6c:	681a      	ldr	r2, [r3, #0]
 8011d6e:	fa02 f209 	lsl.w	r2, r2, r9
 8011d72:	ea42 020c 	orr.w	r2, r2, ip
 8011d76:	f84a 2b04 	str.w	r2, [sl], #4
 8011d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d7e:	4298      	cmp	r0, r3
 8011d80:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011d84:	d8f2      	bhi.n	8011d6c <__lshift+0x70>
 8011d86:	1b03      	subs	r3, r0, r4
 8011d88:	3b15      	subs	r3, #21
 8011d8a:	f023 0303 	bic.w	r3, r3, #3
 8011d8e:	3304      	adds	r3, #4
 8011d90:	f104 0215 	add.w	r2, r4, #21
 8011d94:	4290      	cmp	r0, r2
 8011d96:	bf38      	it	cc
 8011d98:	2304      	movcc	r3, #4
 8011d9a:	f841 c003 	str.w	ip, [r1, r3]
 8011d9e:	f1bc 0f00 	cmp.w	ip, #0
 8011da2:	d001      	beq.n	8011da8 <__lshift+0xac>
 8011da4:	f108 0602 	add.w	r6, r8, #2
 8011da8:	3e01      	subs	r6, #1
 8011daa:	4638      	mov	r0, r7
 8011dac:	612e      	str	r6, [r5, #16]
 8011dae:	4621      	mov	r1, r4
 8011db0:	f7ff fdd2 	bl	8011958 <_Bfree>
 8011db4:	4628      	mov	r0, r5
 8011db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dba:	f842 0f04 	str.w	r0, [r2, #4]!
 8011dbe:	3301      	adds	r3, #1
 8011dc0:	e7c1      	b.n	8011d46 <__lshift+0x4a>
 8011dc2:	3904      	subs	r1, #4
 8011dc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8011dc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8011dcc:	4298      	cmp	r0, r3
 8011dce:	d8f9      	bhi.n	8011dc4 <__lshift+0xc8>
 8011dd0:	e7ea      	b.n	8011da8 <__lshift+0xac>
 8011dd2:	bf00      	nop
 8011dd4:	0801d7c3 	.word	0x0801d7c3
 8011dd8:	0801d7d4 	.word	0x0801d7d4

08011ddc <__mcmp>:
 8011ddc:	b530      	push	{r4, r5, lr}
 8011dde:	6902      	ldr	r2, [r0, #16]
 8011de0:	690c      	ldr	r4, [r1, #16]
 8011de2:	1b12      	subs	r2, r2, r4
 8011de4:	d10e      	bne.n	8011e04 <__mcmp+0x28>
 8011de6:	f100 0314 	add.w	r3, r0, #20
 8011dea:	3114      	adds	r1, #20
 8011dec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011df0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011df4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011df8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011dfc:	42a5      	cmp	r5, r4
 8011dfe:	d003      	beq.n	8011e08 <__mcmp+0x2c>
 8011e00:	d305      	bcc.n	8011e0e <__mcmp+0x32>
 8011e02:	2201      	movs	r2, #1
 8011e04:	4610      	mov	r0, r2
 8011e06:	bd30      	pop	{r4, r5, pc}
 8011e08:	4283      	cmp	r3, r0
 8011e0a:	d3f3      	bcc.n	8011df4 <__mcmp+0x18>
 8011e0c:	e7fa      	b.n	8011e04 <__mcmp+0x28>
 8011e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8011e12:	e7f7      	b.n	8011e04 <__mcmp+0x28>

08011e14 <__mdiff>:
 8011e14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e18:	460c      	mov	r4, r1
 8011e1a:	4606      	mov	r6, r0
 8011e1c:	4611      	mov	r1, r2
 8011e1e:	4620      	mov	r0, r4
 8011e20:	4690      	mov	r8, r2
 8011e22:	f7ff ffdb 	bl	8011ddc <__mcmp>
 8011e26:	1e05      	subs	r5, r0, #0
 8011e28:	d110      	bne.n	8011e4c <__mdiff+0x38>
 8011e2a:	4629      	mov	r1, r5
 8011e2c:	4630      	mov	r0, r6
 8011e2e:	f7ff fd53 	bl	80118d8 <_Balloc>
 8011e32:	b930      	cbnz	r0, 8011e42 <__mdiff+0x2e>
 8011e34:	4b3a      	ldr	r3, [pc, #232]	; (8011f20 <__mdiff+0x10c>)
 8011e36:	4602      	mov	r2, r0
 8011e38:	f240 2132 	movw	r1, #562	; 0x232
 8011e3c:	4839      	ldr	r0, [pc, #228]	; (8011f24 <__mdiff+0x110>)
 8011e3e:	f7fe ff13 	bl	8010c68 <__assert_func>
 8011e42:	2301      	movs	r3, #1
 8011e44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011e48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e4c:	bfa4      	itt	ge
 8011e4e:	4643      	movge	r3, r8
 8011e50:	46a0      	movge	r8, r4
 8011e52:	4630      	mov	r0, r6
 8011e54:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011e58:	bfa6      	itte	ge
 8011e5a:	461c      	movge	r4, r3
 8011e5c:	2500      	movge	r5, #0
 8011e5e:	2501      	movlt	r5, #1
 8011e60:	f7ff fd3a 	bl	80118d8 <_Balloc>
 8011e64:	b920      	cbnz	r0, 8011e70 <__mdiff+0x5c>
 8011e66:	4b2e      	ldr	r3, [pc, #184]	; (8011f20 <__mdiff+0x10c>)
 8011e68:	4602      	mov	r2, r0
 8011e6a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011e6e:	e7e5      	b.n	8011e3c <__mdiff+0x28>
 8011e70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011e74:	6926      	ldr	r6, [r4, #16]
 8011e76:	60c5      	str	r5, [r0, #12]
 8011e78:	f104 0914 	add.w	r9, r4, #20
 8011e7c:	f108 0514 	add.w	r5, r8, #20
 8011e80:	f100 0e14 	add.w	lr, r0, #20
 8011e84:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011e88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011e8c:	f108 0210 	add.w	r2, r8, #16
 8011e90:	46f2      	mov	sl, lr
 8011e92:	2100      	movs	r1, #0
 8011e94:	f859 3b04 	ldr.w	r3, [r9], #4
 8011e98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011e9c:	fa1f f883 	uxth.w	r8, r3
 8011ea0:	fa11 f18b 	uxtah	r1, r1, fp
 8011ea4:	0c1b      	lsrs	r3, r3, #16
 8011ea6:	eba1 0808 	sub.w	r8, r1, r8
 8011eaa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011eae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011eb2:	fa1f f888 	uxth.w	r8, r8
 8011eb6:	1419      	asrs	r1, r3, #16
 8011eb8:	454e      	cmp	r6, r9
 8011eba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011ebe:	f84a 3b04 	str.w	r3, [sl], #4
 8011ec2:	d8e7      	bhi.n	8011e94 <__mdiff+0x80>
 8011ec4:	1b33      	subs	r3, r6, r4
 8011ec6:	3b15      	subs	r3, #21
 8011ec8:	f023 0303 	bic.w	r3, r3, #3
 8011ecc:	3304      	adds	r3, #4
 8011ece:	3415      	adds	r4, #21
 8011ed0:	42a6      	cmp	r6, r4
 8011ed2:	bf38      	it	cc
 8011ed4:	2304      	movcc	r3, #4
 8011ed6:	441d      	add	r5, r3
 8011ed8:	4473      	add	r3, lr
 8011eda:	469e      	mov	lr, r3
 8011edc:	462e      	mov	r6, r5
 8011ede:	4566      	cmp	r6, ip
 8011ee0:	d30e      	bcc.n	8011f00 <__mdiff+0xec>
 8011ee2:	f10c 0203 	add.w	r2, ip, #3
 8011ee6:	1b52      	subs	r2, r2, r5
 8011ee8:	f022 0203 	bic.w	r2, r2, #3
 8011eec:	3d03      	subs	r5, #3
 8011eee:	45ac      	cmp	ip, r5
 8011ef0:	bf38      	it	cc
 8011ef2:	2200      	movcc	r2, #0
 8011ef4:	441a      	add	r2, r3
 8011ef6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011efa:	b17b      	cbz	r3, 8011f1c <__mdiff+0x108>
 8011efc:	6107      	str	r7, [r0, #16]
 8011efe:	e7a3      	b.n	8011e48 <__mdiff+0x34>
 8011f00:	f856 8b04 	ldr.w	r8, [r6], #4
 8011f04:	fa11 f288 	uxtah	r2, r1, r8
 8011f08:	1414      	asrs	r4, r2, #16
 8011f0a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011f0e:	b292      	uxth	r2, r2
 8011f10:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011f14:	f84e 2b04 	str.w	r2, [lr], #4
 8011f18:	1421      	asrs	r1, r4, #16
 8011f1a:	e7e0      	b.n	8011ede <__mdiff+0xca>
 8011f1c:	3f01      	subs	r7, #1
 8011f1e:	e7ea      	b.n	8011ef6 <__mdiff+0xe2>
 8011f20:	0801d7c3 	.word	0x0801d7c3
 8011f24:	0801d7d4 	.word	0x0801d7d4

08011f28 <__d2b>:
 8011f28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011f2c:	4689      	mov	r9, r1
 8011f2e:	2101      	movs	r1, #1
 8011f30:	ec57 6b10 	vmov	r6, r7, d0
 8011f34:	4690      	mov	r8, r2
 8011f36:	f7ff fccf 	bl	80118d8 <_Balloc>
 8011f3a:	4604      	mov	r4, r0
 8011f3c:	b930      	cbnz	r0, 8011f4c <__d2b+0x24>
 8011f3e:	4602      	mov	r2, r0
 8011f40:	4b25      	ldr	r3, [pc, #148]	; (8011fd8 <__d2b+0xb0>)
 8011f42:	4826      	ldr	r0, [pc, #152]	; (8011fdc <__d2b+0xb4>)
 8011f44:	f240 310a 	movw	r1, #778	; 0x30a
 8011f48:	f7fe fe8e 	bl	8010c68 <__assert_func>
 8011f4c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011f50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011f54:	bb35      	cbnz	r5, 8011fa4 <__d2b+0x7c>
 8011f56:	2e00      	cmp	r6, #0
 8011f58:	9301      	str	r3, [sp, #4]
 8011f5a:	d028      	beq.n	8011fae <__d2b+0x86>
 8011f5c:	4668      	mov	r0, sp
 8011f5e:	9600      	str	r6, [sp, #0]
 8011f60:	f7ff fd82 	bl	8011a68 <__lo0bits>
 8011f64:	9900      	ldr	r1, [sp, #0]
 8011f66:	b300      	cbz	r0, 8011faa <__d2b+0x82>
 8011f68:	9a01      	ldr	r2, [sp, #4]
 8011f6a:	f1c0 0320 	rsb	r3, r0, #32
 8011f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8011f72:	430b      	orrs	r3, r1
 8011f74:	40c2      	lsrs	r2, r0
 8011f76:	6163      	str	r3, [r4, #20]
 8011f78:	9201      	str	r2, [sp, #4]
 8011f7a:	9b01      	ldr	r3, [sp, #4]
 8011f7c:	61a3      	str	r3, [r4, #24]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	bf14      	ite	ne
 8011f82:	2202      	movne	r2, #2
 8011f84:	2201      	moveq	r2, #1
 8011f86:	6122      	str	r2, [r4, #16]
 8011f88:	b1d5      	cbz	r5, 8011fc0 <__d2b+0x98>
 8011f8a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011f8e:	4405      	add	r5, r0
 8011f90:	f8c9 5000 	str.w	r5, [r9]
 8011f94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011f98:	f8c8 0000 	str.w	r0, [r8]
 8011f9c:	4620      	mov	r0, r4
 8011f9e:	b003      	add	sp, #12
 8011fa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011fa4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011fa8:	e7d5      	b.n	8011f56 <__d2b+0x2e>
 8011faa:	6161      	str	r1, [r4, #20]
 8011fac:	e7e5      	b.n	8011f7a <__d2b+0x52>
 8011fae:	a801      	add	r0, sp, #4
 8011fb0:	f7ff fd5a 	bl	8011a68 <__lo0bits>
 8011fb4:	9b01      	ldr	r3, [sp, #4]
 8011fb6:	6163      	str	r3, [r4, #20]
 8011fb8:	2201      	movs	r2, #1
 8011fba:	6122      	str	r2, [r4, #16]
 8011fbc:	3020      	adds	r0, #32
 8011fbe:	e7e3      	b.n	8011f88 <__d2b+0x60>
 8011fc0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011fc4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011fc8:	f8c9 0000 	str.w	r0, [r9]
 8011fcc:	6918      	ldr	r0, [r3, #16]
 8011fce:	f7ff fd2b 	bl	8011a28 <__hi0bits>
 8011fd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011fd6:	e7df      	b.n	8011f98 <__d2b+0x70>
 8011fd8:	0801d7c3 	.word	0x0801d7c3
 8011fdc:	0801d7d4 	.word	0x0801d7d4

08011fe0 <_calloc_r>:
 8011fe0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011fe2:	fba1 2402 	umull	r2, r4, r1, r2
 8011fe6:	b94c      	cbnz	r4, 8011ffc <_calloc_r+0x1c>
 8011fe8:	4611      	mov	r1, r2
 8011fea:	9201      	str	r2, [sp, #4]
 8011fec:	f000 f87a 	bl	80120e4 <_malloc_r>
 8011ff0:	9a01      	ldr	r2, [sp, #4]
 8011ff2:	4605      	mov	r5, r0
 8011ff4:	b930      	cbnz	r0, 8012004 <_calloc_r+0x24>
 8011ff6:	4628      	mov	r0, r5
 8011ff8:	b003      	add	sp, #12
 8011ffa:	bd30      	pop	{r4, r5, pc}
 8011ffc:	220c      	movs	r2, #12
 8011ffe:	6002      	str	r2, [r0, #0]
 8012000:	2500      	movs	r5, #0
 8012002:	e7f8      	b.n	8011ff6 <_calloc_r+0x16>
 8012004:	4621      	mov	r1, r4
 8012006:	f7fe f857 	bl	80100b8 <memset>
 801200a:	e7f4      	b.n	8011ff6 <_calloc_r+0x16>

0801200c <_free_r>:
 801200c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801200e:	2900      	cmp	r1, #0
 8012010:	d044      	beq.n	801209c <_free_r+0x90>
 8012012:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012016:	9001      	str	r0, [sp, #4]
 8012018:	2b00      	cmp	r3, #0
 801201a:	f1a1 0404 	sub.w	r4, r1, #4
 801201e:	bfb8      	it	lt
 8012020:	18e4      	addlt	r4, r4, r3
 8012022:	f000 fead 	bl	8012d80 <__malloc_lock>
 8012026:	4a1e      	ldr	r2, [pc, #120]	; (80120a0 <_free_r+0x94>)
 8012028:	9801      	ldr	r0, [sp, #4]
 801202a:	6813      	ldr	r3, [r2, #0]
 801202c:	b933      	cbnz	r3, 801203c <_free_r+0x30>
 801202e:	6063      	str	r3, [r4, #4]
 8012030:	6014      	str	r4, [r2, #0]
 8012032:	b003      	add	sp, #12
 8012034:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012038:	f000 bea8 	b.w	8012d8c <__malloc_unlock>
 801203c:	42a3      	cmp	r3, r4
 801203e:	d908      	bls.n	8012052 <_free_r+0x46>
 8012040:	6825      	ldr	r5, [r4, #0]
 8012042:	1961      	adds	r1, r4, r5
 8012044:	428b      	cmp	r3, r1
 8012046:	bf01      	itttt	eq
 8012048:	6819      	ldreq	r1, [r3, #0]
 801204a:	685b      	ldreq	r3, [r3, #4]
 801204c:	1949      	addeq	r1, r1, r5
 801204e:	6021      	streq	r1, [r4, #0]
 8012050:	e7ed      	b.n	801202e <_free_r+0x22>
 8012052:	461a      	mov	r2, r3
 8012054:	685b      	ldr	r3, [r3, #4]
 8012056:	b10b      	cbz	r3, 801205c <_free_r+0x50>
 8012058:	42a3      	cmp	r3, r4
 801205a:	d9fa      	bls.n	8012052 <_free_r+0x46>
 801205c:	6811      	ldr	r1, [r2, #0]
 801205e:	1855      	adds	r5, r2, r1
 8012060:	42a5      	cmp	r5, r4
 8012062:	d10b      	bne.n	801207c <_free_r+0x70>
 8012064:	6824      	ldr	r4, [r4, #0]
 8012066:	4421      	add	r1, r4
 8012068:	1854      	adds	r4, r2, r1
 801206a:	42a3      	cmp	r3, r4
 801206c:	6011      	str	r1, [r2, #0]
 801206e:	d1e0      	bne.n	8012032 <_free_r+0x26>
 8012070:	681c      	ldr	r4, [r3, #0]
 8012072:	685b      	ldr	r3, [r3, #4]
 8012074:	6053      	str	r3, [r2, #4]
 8012076:	4421      	add	r1, r4
 8012078:	6011      	str	r1, [r2, #0]
 801207a:	e7da      	b.n	8012032 <_free_r+0x26>
 801207c:	d902      	bls.n	8012084 <_free_r+0x78>
 801207e:	230c      	movs	r3, #12
 8012080:	6003      	str	r3, [r0, #0]
 8012082:	e7d6      	b.n	8012032 <_free_r+0x26>
 8012084:	6825      	ldr	r5, [r4, #0]
 8012086:	1961      	adds	r1, r4, r5
 8012088:	428b      	cmp	r3, r1
 801208a:	bf04      	itt	eq
 801208c:	6819      	ldreq	r1, [r3, #0]
 801208e:	685b      	ldreq	r3, [r3, #4]
 8012090:	6063      	str	r3, [r4, #4]
 8012092:	bf04      	itt	eq
 8012094:	1949      	addeq	r1, r1, r5
 8012096:	6021      	streq	r1, [r4, #0]
 8012098:	6054      	str	r4, [r2, #4]
 801209a:	e7ca      	b.n	8012032 <_free_r+0x26>
 801209c:	b003      	add	sp, #12
 801209e:	bd30      	pop	{r4, r5, pc}
 80120a0:	2400e558 	.word	0x2400e558

080120a4 <sbrk_aligned>:
 80120a4:	b570      	push	{r4, r5, r6, lr}
 80120a6:	4e0e      	ldr	r6, [pc, #56]	; (80120e0 <sbrk_aligned+0x3c>)
 80120a8:	460c      	mov	r4, r1
 80120aa:	6831      	ldr	r1, [r6, #0]
 80120ac:	4605      	mov	r5, r0
 80120ae:	b911      	cbnz	r1, 80120b6 <sbrk_aligned+0x12>
 80120b0:	f000 fb42 	bl	8012738 <_sbrk_r>
 80120b4:	6030      	str	r0, [r6, #0]
 80120b6:	4621      	mov	r1, r4
 80120b8:	4628      	mov	r0, r5
 80120ba:	f000 fb3d 	bl	8012738 <_sbrk_r>
 80120be:	1c43      	adds	r3, r0, #1
 80120c0:	d00a      	beq.n	80120d8 <sbrk_aligned+0x34>
 80120c2:	1cc4      	adds	r4, r0, #3
 80120c4:	f024 0403 	bic.w	r4, r4, #3
 80120c8:	42a0      	cmp	r0, r4
 80120ca:	d007      	beq.n	80120dc <sbrk_aligned+0x38>
 80120cc:	1a21      	subs	r1, r4, r0
 80120ce:	4628      	mov	r0, r5
 80120d0:	f000 fb32 	bl	8012738 <_sbrk_r>
 80120d4:	3001      	adds	r0, #1
 80120d6:	d101      	bne.n	80120dc <sbrk_aligned+0x38>
 80120d8:	f04f 34ff 	mov.w	r4, #4294967295
 80120dc:	4620      	mov	r0, r4
 80120de:	bd70      	pop	{r4, r5, r6, pc}
 80120e0:	2400e55c 	.word	0x2400e55c

080120e4 <_malloc_r>:
 80120e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120e8:	1ccd      	adds	r5, r1, #3
 80120ea:	f025 0503 	bic.w	r5, r5, #3
 80120ee:	3508      	adds	r5, #8
 80120f0:	2d0c      	cmp	r5, #12
 80120f2:	bf38      	it	cc
 80120f4:	250c      	movcc	r5, #12
 80120f6:	2d00      	cmp	r5, #0
 80120f8:	4607      	mov	r7, r0
 80120fa:	db01      	blt.n	8012100 <_malloc_r+0x1c>
 80120fc:	42a9      	cmp	r1, r5
 80120fe:	d905      	bls.n	801210c <_malloc_r+0x28>
 8012100:	230c      	movs	r3, #12
 8012102:	603b      	str	r3, [r7, #0]
 8012104:	2600      	movs	r6, #0
 8012106:	4630      	mov	r0, r6
 8012108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801210c:	4e2e      	ldr	r6, [pc, #184]	; (80121c8 <_malloc_r+0xe4>)
 801210e:	f000 fe37 	bl	8012d80 <__malloc_lock>
 8012112:	6833      	ldr	r3, [r6, #0]
 8012114:	461c      	mov	r4, r3
 8012116:	bb34      	cbnz	r4, 8012166 <_malloc_r+0x82>
 8012118:	4629      	mov	r1, r5
 801211a:	4638      	mov	r0, r7
 801211c:	f7ff ffc2 	bl	80120a4 <sbrk_aligned>
 8012120:	1c43      	adds	r3, r0, #1
 8012122:	4604      	mov	r4, r0
 8012124:	d14d      	bne.n	80121c2 <_malloc_r+0xde>
 8012126:	6834      	ldr	r4, [r6, #0]
 8012128:	4626      	mov	r6, r4
 801212a:	2e00      	cmp	r6, #0
 801212c:	d140      	bne.n	80121b0 <_malloc_r+0xcc>
 801212e:	6823      	ldr	r3, [r4, #0]
 8012130:	4631      	mov	r1, r6
 8012132:	4638      	mov	r0, r7
 8012134:	eb04 0803 	add.w	r8, r4, r3
 8012138:	f000 fafe 	bl	8012738 <_sbrk_r>
 801213c:	4580      	cmp	r8, r0
 801213e:	d13a      	bne.n	80121b6 <_malloc_r+0xd2>
 8012140:	6821      	ldr	r1, [r4, #0]
 8012142:	3503      	adds	r5, #3
 8012144:	1a6d      	subs	r5, r5, r1
 8012146:	f025 0503 	bic.w	r5, r5, #3
 801214a:	3508      	adds	r5, #8
 801214c:	2d0c      	cmp	r5, #12
 801214e:	bf38      	it	cc
 8012150:	250c      	movcc	r5, #12
 8012152:	4629      	mov	r1, r5
 8012154:	4638      	mov	r0, r7
 8012156:	f7ff ffa5 	bl	80120a4 <sbrk_aligned>
 801215a:	3001      	adds	r0, #1
 801215c:	d02b      	beq.n	80121b6 <_malloc_r+0xd2>
 801215e:	6823      	ldr	r3, [r4, #0]
 8012160:	442b      	add	r3, r5
 8012162:	6023      	str	r3, [r4, #0]
 8012164:	e00e      	b.n	8012184 <_malloc_r+0xa0>
 8012166:	6822      	ldr	r2, [r4, #0]
 8012168:	1b52      	subs	r2, r2, r5
 801216a:	d41e      	bmi.n	80121aa <_malloc_r+0xc6>
 801216c:	2a0b      	cmp	r2, #11
 801216e:	d916      	bls.n	801219e <_malloc_r+0xba>
 8012170:	1961      	adds	r1, r4, r5
 8012172:	42a3      	cmp	r3, r4
 8012174:	6025      	str	r5, [r4, #0]
 8012176:	bf18      	it	ne
 8012178:	6059      	strne	r1, [r3, #4]
 801217a:	6863      	ldr	r3, [r4, #4]
 801217c:	bf08      	it	eq
 801217e:	6031      	streq	r1, [r6, #0]
 8012180:	5162      	str	r2, [r4, r5]
 8012182:	604b      	str	r3, [r1, #4]
 8012184:	4638      	mov	r0, r7
 8012186:	f104 060b 	add.w	r6, r4, #11
 801218a:	f000 fdff 	bl	8012d8c <__malloc_unlock>
 801218e:	f026 0607 	bic.w	r6, r6, #7
 8012192:	1d23      	adds	r3, r4, #4
 8012194:	1af2      	subs	r2, r6, r3
 8012196:	d0b6      	beq.n	8012106 <_malloc_r+0x22>
 8012198:	1b9b      	subs	r3, r3, r6
 801219a:	50a3      	str	r3, [r4, r2]
 801219c:	e7b3      	b.n	8012106 <_malloc_r+0x22>
 801219e:	6862      	ldr	r2, [r4, #4]
 80121a0:	42a3      	cmp	r3, r4
 80121a2:	bf0c      	ite	eq
 80121a4:	6032      	streq	r2, [r6, #0]
 80121a6:	605a      	strne	r2, [r3, #4]
 80121a8:	e7ec      	b.n	8012184 <_malloc_r+0xa0>
 80121aa:	4623      	mov	r3, r4
 80121ac:	6864      	ldr	r4, [r4, #4]
 80121ae:	e7b2      	b.n	8012116 <_malloc_r+0x32>
 80121b0:	4634      	mov	r4, r6
 80121b2:	6876      	ldr	r6, [r6, #4]
 80121b4:	e7b9      	b.n	801212a <_malloc_r+0x46>
 80121b6:	230c      	movs	r3, #12
 80121b8:	603b      	str	r3, [r7, #0]
 80121ba:	4638      	mov	r0, r7
 80121bc:	f000 fde6 	bl	8012d8c <__malloc_unlock>
 80121c0:	e7a1      	b.n	8012106 <_malloc_r+0x22>
 80121c2:	6025      	str	r5, [r4, #0]
 80121c4:	e7de      	b.n	8012184 <_malloc_r+0xa0>
 80121c6:	bf00      	nop
 80121c8:	2400e558 	.word	0x2400e558

080121cc <__ssputs_r>:
 80121cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80121d0:	688e      	ldr	r6, [r1, #8]
 80121d2:	429e      	cmp	r6, r3
 80121d4:	4682      	mov	sl, r0
 80121d6:	460c      	mov	r4, r1
 80121d8:	4690      	mov	r8, r2
 80121da:	461f      	mov	r7, r3
 80121dc:	d838      	bhi.n	8012250 <__ssputs_r+0x84>
 80121de:	898a      	ldrh	r2, [r1, #12]
 80121e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80121e4:	d032      	beq.n	801224c <__ssputs_r+0x80>
 80121e6:	6825      	ldr	r5, [r4, #0]
 80121e8:	6909      	ldr	r1, [r1, #16]
 80121ea:	eba5 0901 	sub.w	r9, r5, r1
 80121ee:	6965      	ldr	r5, [r4, #20]
 80121f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80121f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80121f8:	3301      	adds	r3, #1
 80121fa:	444b      	add	r3, r9
 80121fc:	106d      	asrs	r5, r5, #1
 80121fe:	429d      	cmp	r5, r3
 8012200:	bf38      	it	cc
 8012202:	461d      	movcc	r5, r3
 8012204:	0553      	lsls	r3, r2, #21
 8012206:	d531      	bpl.n	801226c <__ssputs_r+0xa0>
 8012208:	4629      	mov	r1, r5
 801220a:	f7ff ff6b 	bl	80120e4 <_malloc_r>
 801220e:	4606      	mov	r6, r0
 8012210:	b950      	cbnz	r0, 8012228 <__ssputs_r+0x5c>
 8012212:	230c      	movs	r3, #12
 8012214:	f8ca 3000 	str.w	r3, [sl]
 8012218:	89a3      	ldrh	r3, [r4, #12]
 801221a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801221e:	81a3      	strh	r3, [r4, #12]
 8012220:	f04f 30ff 	mov.w	r0, #4294967295
 8012224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012228:	6921      	ldr	r1, [r4, #16]
 801222a:	464a      	mov	r2, r9
 801222c:	f7fd ff36 	bl	801009c <memcpy>
 8012230:	89a3      	ldrh	r3, [r4, #12]
 8012232:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801223a:	81a3      	strh	r3, [r4, #12]
 801223c:	6126      	str	r6, [r4, #16]
 801223e:	6165      	str	r5, [r4, #20]
 8012240:	444e      	add	r6, r9
 8012242:	eba5 0509 	sub.w	r5, r5, r9
 8012246:	6026      	str	r6, [r4, #0]
 8012248:	60a5      	str	r5, [r4, #8]
 801224a:	463e      	mov	r6, r7
 801224c:	42be      	cmp	r6, r7
 801224e:	d900      	bls.n	8012252 <__ssputs_r+0x86>
 8012250:	463e      	mov	r6, r7
 8012252:	6820      	ldr	r0, [r4, #0]
 8012254:	4632      	mov	r2, r6
 8012256:	4641      	mov	r1, r8
 8012258:	f000 fd78 	bl	8012d4c <memmove>
 801225c:	68a3      	ldr	r3, [r4, #8]
 801225e:	1b9b      	subs	r3, r3, r6
 8012260:	60a3      	str	r3, [r4, #8]
 8012262:	6823      	ldr	r3, [r4, #0]
 8012264:	4433      	add	r3, r6
 8012266:	6023      	str	r3, [r4, #0]
 8012268:	2000      	movs	r0, #0
 801226a:	e7db      	b.n	8012224 <__ssputs_r+0x58>
 801226c:	462a      	mov	r2, r5
 801226e:	f000 fd93 	bl	8012d98 <_realloc_r>
 8012272:	4606      	mov	r6, r0
 8012274:	2800      	cmp	r0, #0
 8012276:	d1e1      	bne.n	801223c <__ssputs_r+0x70>
 8012278:	6921      	ldr	r1, [r4, #16]
 801227a:	4650      	mov	r0, sl
 801227c:	f7ff fec6 	bl	801200c <_free_r>
 8012280:	e7c7      	b.n	8012212 <__ssputs_r+0x46>
	...

08012284 <_svfiprintf_r>:
 8012284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012288:	4698      	mov	r8, r3
 801228a:	898b      	ldrh	r3, [r1, #12]
 801228c:	061b      	lsls	r3, r3, #24
 801228e:	b09d      	sub	sp, #116	; 0x74
 8012290:	4607      	mov	r7, r0
 8012292:	460d      	mov	r5, r1
 8012294:	4614      	mov	r4, r2
 8012296:	d50e      	bpl.n	80122b6 <_svfiprintf_r+0x32>
 8012298:	690b      	ldr	r3, [r1, #16]
 801229a:	b963      	cbnz	r3, 80122b6 <_svfiprintf_r+0x32>
 801229c:	2140      	movs	r1, #64	; 0x40
 801229e:	f7ff ff21 	bl	80120e4 <_malloc_r>
 80122a2:	6028      	str	r0, [r5, #0]
 80122a4:	6128      	str	r0, [r5, #16]
 80122a6:	b920      	cbnz	r0, 80122b2 <_svfiprintf_r+0x2e>
 80122a8:	230c      	movs	r3, #12
 80122aa:	603b      	str	r3, [r7, #0]
 80122ac:	f04f 30ff 	mov.w	r0, #4294967295
 80122b0:	e0d1      	b.n	8012456 <_svfiprintf_r+0x1d2>
 80122b2:	2340      	movs	r3, #64	; 0x40
 80122b4:	616b      	str	r3, [r5, #20]
 80122b6:	2300      	movs	r3, #0
 80122b8:	9309      	str	r3, [sp, #36]	; 0x24
 80122ba:	2320      	movs	r3, #32
 80122bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80122c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80122c4:	2330      	movs	r3, #48	; 0x30
 80122c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012470 <_svfiprintf_r+0x1ec>
 80122ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80122ce:	f04f 0901 	mov.w	r9, #1
 80122d2:	4623      	mov	r3, r4
 80122d4:	469a      	mov	sl, r3
 80122d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80122da:	b10a      	cbz	r2, 80122e0 <_svfiprintf_r+0x5c>
 80122dc:	2a25      	cmp	r2, #37	; 0x25
 80122de:	d1f9      	bne.n	80122d4 <_svfiprintf_r+0x50>
 80122e0:	ebba 0b04 	subs.w	fp, sl, r4
 80122e4:	d00b      	beq.n	80122fe <_svfiprintf_r+0x7a>
 80122e6:	465b      	mov	r3, fp
 80122e8:	4622      	mov	r2, r4
 80122ea:	4629      	mov	r1, r5
 80122ec:	4638      	mov	r0, r7
 80122ee:	f7ff ff6d 	bl	80121cc <__ssputs_r>
 80122f2:	3001      	adds	r0, #1
 80122f4:	f000 80aa 	beq.w	801244c <_svfiprintf_r+0x1c8>
 80122f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80122fa:	445a      	add	r2, fp
 80122fc:	9209      	str	r2, [sp, #36]	; 0x24
 80122fe:	f89a 3000 	ldrb.w	r3, [sl]
 8012302:	2b00      	cmp	r3, #0
 8012304:	f000 80a2 	beq.w	801244c <_svfiprintf_r+0x1c8>
 8012308:	2300      	movs	r3, #0
 801230a:	f04f 32ff 	mov.w	r2, #4294967295
 801230e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012312:	f10a 0a01 	add.w	sl, sl, #1
 8012316:	9304      	str	r3, [sp, #16]
 8012318:	9307      	str	r3, [sp, #28]
 801231a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801231e:	931a      	str	r3, [sp, #104]	; 0x68
 8012320:	4654      	mov	r4, sl
 8012322:	2205      	movs	r2, #5
 8012324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012328:	4851      	ldr	r0, [pc, #324]	; (8012470 <_svfiprintf_r+0x1ec>)
 801232a:	f7ed ffe1 	bl	80002f0 <memchr>
 801232e:	9a04      	ldr	r2, [sp, #16]
 8012330:	b9d8      	cbnz	r0, 801236a <_svfiprintf_r+0xe6>
 8012332:	06d0      	lsls	r0, r2, #27
 8012334:	bf44      	itt	mi
 8012336:	2320      	movmi	r3, #32
 8012338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801233c:	0711      	lsls	r1, r2, #28
 801233e:	bf44      	itt	mi
 8012340:	232b      	movmi	r3, #43	; 0x2b
 8012342:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012346:	f89a 3000 	ldrb.w	r3, [sl]
 801234a:	2b2a      	cmp	r3, #42	; 0x2a
 801234c:	d015      	beq.n	801237a <_svfiprintf_r+0xf6>
 801234e:	9a07      	ldr	r2, [sp, #28]
 8012350:	4654      	mov	r4, sl
 8012352:	2000      	movs	r0, #0
 8012354:	f04f 0c0a 	mov.w	ip, #10
 8012358:	4621      	mov	r1, r4
 801235a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801235e:	3b30      	subs	r3, #48	; 0x30
 8012360:	2b09      	cmp	r3, #9
 8012362:	d94e      	bls.n	8012402 <_svfiprintf_r+0x17e>
 8012364:	b1b0      	cbz	r0, 8012394 <_svfiprintf_r+0x110>
 8012366:	9207      	str	r2, [sp, #28]
 8012368:	e014      	b.n	8012394 <_svfiprintf_r+0x110>
 801236a:	eba0 0308 	sub.w	r3, r0, r8
 801236e:	fa09 f303 	lsl.w	r3, r9, r3
 8012372:	4313      	orrs	r3, r2
 8012374:	9304      	str	r3, [sp, #16]
 8012376:	46a2      	mov	sl, r4
 8012378:	e7d2      	b.n	8012320 <_svfiprintf_r+0x9c>
 801237a:	9b03      	ldr	r3, [sp, #12]
 801237c:	1d19      	adds	r1, r3, #4
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	9103      	str	r1, [sp, #12]
 8012382:	2b00      	cmp	r3, #0
 8012384:	bfbb      	ittet	lt
 8012386:	425b      	neglt	r3, r3
 8012388:	f042 0202 	orrlt.w	r2, r2, #2
 801238c:	9307      	strge	r3, [sp, #28]
 801238e:	9307      	strlt	r3, [sp, #28]
 8012390:	bfb8      	it	lt
 8012392:	9204      	strlt	r2, [sp, #16]
 8012394:	7823      	ldrb	r3, [r4, #0]
 8012396:	2b2e      	cmp	r3, #46	; 0x2e
 8012398:	d10c      	bne.n	80123b4 <_svfiprintf_r+0x130>
 801239a:	7863      	ldrb	r3, [r4, #1]
 801239c:	2b2a      	cmp	r3, #42	; 0x2a
 801239e:	d135      	bne.n	801240c <_svfiprintf_r+0x188>
 80123a0:	9b03      	ldr	r3, [sp, #12]
 80123a2:	1d1a      	adds	r2, r3, #4
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	9203      	str	r2, [sp, #12]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	bfb8      	it	lt
 80123ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80123b0:	3402      	adds	r4, #2
 80123b2:	9305      	str	r3, [sp, #20]
 80123b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012480 <_svfiprintf_r+0x1fc>
 80123b8:	7821      	ldrb	r1, [r4, #0]
 80123ba:	2203      	movs	r2, #3
 80123bc:	4650      	mov	r0, sl
 80123be:	f7ed ff97 	bl	80002f0 <memchr>
 80123c2:	b140      	cbz	r0, 80123d6 <_svfiprintf_r+0x152>
 80123c4:	2340      	movs	r3, #64	; 0x40
 80123c6:	eba0 000a 	sub.w	r0, r0, sl
 80123ca:	fa03 f000 	lsl.w	r0, r3, r0
 80123ce:	9b04      	ldr	r3, [sp, #16]
 80123d0:	4303      	orrs	r3, r0
 80123d2:	3401      	adds	r4, #1
 80123d4:	9304      	str	r3, [sp, #16]
 80123d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123da:	4826      	ldr	r0, [pc, #152]	; (8012474 <_svfiprintf_r+0x1f0>)
 80123dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80123e0:	2206      	movs	r2, #6
 80123e2:	f7ed ff85 	bl	80002f0 <memchr>
 80123e6:	2800      	cmp	r0, #0
 80123e8:	d038      	beq.n	801245c <_svfiprintf_r+0x1d8>
 80123ea:	4b23      	ldr	r3, [pc, #140]	; (8012478 <_svfiprintf_r+0x1f4>)
 80123ec:	bb1b      	cbnz	r3, 8012436 <_svfiprintf_r+0x1b2>
 80123ee:	9b03      	ldr	r3, [sp, #12]
 80123f0:	3307      	adds	r3, #7
 80123f2:	f023 0307 	bic.w	r3, r3, #7
 80123f6:	3308      	adds	r3, #8
 80123f8:	9303      	str	r3, [sp, #12]
 80123fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123fc:	4433      	add	r3, r6
 80123fe:	9309      	str	r3, [sp, #36]	; 0x24
 8012400:	e767      	b.n	80122d2 <_svfiprintf_r+0x4e>
 8012402:	fb0c 3202 	mla	r2, ip, r2, r3
 8012406:	460c      	mov	r4, r1
 8012408:	2001      	movs	r0, #1
 801240a:	e7a5      	b.n	8012358 <_svfiprintf_r+0xd4>
 801240c:	2300      	movs	r3, #0
 801240e:	3401      	adds	r4, #1
 8012410:	9305      	str	r3, [sp, #20]
 8012412:	4619      	mov	r1, r3
 8012414:	f04f 0c0a 	mov.w	ip, #10
 8012418:	4620      	mov	r0, r4
 801241a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801241e:	3a30      	subs	r2, #48	; 0x30
 8012420:	2a09      	cmp	r2, #9
 8012422:	d903      	bls.n	801242c <_svfiprintf_r+0x1a8>
 8012424:	2b00      	cmp	r3, #0
 8012426:	d0c5      	beq.n	80123b4 <_svfiprintf_r+0x130>
 8012428:	9105      	str	r1, [sp, #20]
 801242a:	e7c3      	b.n	80123b4 <_svfiprintf_r+0x130>
 801242c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012430:	4604      	mov	r4, r0
 8012432:	2301      	movs	r3, #1
 8012434:	e7f0      	b.n	8012418 <_svfiprintf_r+0x194>
 8012436:	ab03      	add	r3, sp, #12
 8012438:	9300      	str	r3, [sp, #0]
 801243a:	462a      	mov	r2, r5
 801243c:	4b0f      	ldr	r3, [pc, #60]	; (801247c <_svfiprintf_r+0x1f8>)
 801243e:	a904      	add	r1, sp, #16
 8012440:	4638      	mov	r0, r7
 8012442:	f7fd fed1 	bl	80101e8 <_printf_float>
 8012446:	1c42      	adds	r2, r0, #1
 8012448:	4606      	mov	r6, r0
 801244a:	d1d6      	bne.n	80123fa <_svfiprintf_r+0x176>
 801244c:	89ab      	ldrh	r3, [r5, #12]
 801244e:	065b      	lsls	r3, r3, #25
 8012450:	f53f af2c 	bmi.w	80122ac <_svfiprintf_r+0x28>
 8012454:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012456:	b01d      	add	sp, #116	; 0x74
 8012458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801245c:	ab03      	add	r3, sp, #12
 801245e:	9300      	str	r3, [sp, #0]
 8012460:	462a      	mov	r2, r5
 8012462:	4b06      	ldr	r3, [pc, #24]	; (801247c <_svfiprintf_r+0x1f8>)
 8012464:	a904      	add	r1, sp, #16
 8012466:	4638      	mov	r0, r7
 8012468:	f7fe f94a 	bl	8010700 <_printf_i>
 801246c:	e7eb      	b.n	8012446 <_svfiprintf_r+0x1c2>
 801246e:	bf00      	nop
 8012470:	0801d92c 	.word	0x0801d92c
 8012474:	0801d936 	.word	0x0801d936
 8012478:	080101e9 	.word	0x080101e9
 801247c:	080121cd 	.word	0x080121cd
 8012480:	0801d932 	.word	0x0801d932

08012484 <__sfputc_r>:
 8012484:	6893      	ldr	r3, [r2, #8]
 8012486:	3b01      	subs	r3, #1
 8012488:	2b00      	cmp	r3, #0
 801248a:	b410      	push	{r4}
 801248c:	6093      	str	r3, [r2, #8]
 801248e:	da08      	bge.n	80124a2 <__sfputc_r+0x1e>
 8012490:	6994      	ldr	r4, [r2, #24]
 8012492:	42a3      	cmp	r3, r4
 8012494:	db01      	blt.n	801249a <__sfputc_r+0x16>
 8012496:	290a      	cmp	r1, #10
 8012498:	d103      	bne.n	80124a2 <__sfputc_r+0x1e>
 801249a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801249e:	f000 b95b 	b.w	8012758 <__swbuf_r>
 80124a2:	6813      	ldr	r3, [r2, #0]
 80124a4:	1c58      	adds	r0, r3, #1
 80124a6:	6010      	str	r0, [r2, #0]
 80124a8:	7019      	strb	r1, [r3, #0]
 80124aa:	4608      	mov	r0, r1
 80124ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80124b0:	4770      	bx	lr

080124b2 <__sfputs_r>:
 80124b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124b4:	4606      	mov	r6, r0
 80124b6:	460f      	mov	r7, r1
 80124b8:	4614      	mov	r4, r2
 80124ba:	18d5      	adds	r5, r2, r3
 80124bc:	42ac      	cmp	r4, r5
 80124be:	d101      	bne.n	80124c4 <__sfputs_r+0x12>
 80124c0:	2000      	movs	r0, #0
 80124c2:	e007      	b.n	80124d4 <__sfputs_r+0x22>
 80124c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124c8:	463a      	mov	r2, r7
 80124ca:	4630      	mov	r0, r6
 80124cc:	f7ff ffda 	bl	8012484 <__sfputc_r>
 80124d0:	1c43      	adds	r3, r0, #1
 80124d2:	d1f3      	bne.n	80124bc <__sfputs_r+0xa>
 80124d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080124d8 <_vfiprintf_r>:
 80124d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124dc:	460d      	mov	r5, r1
 80124de:	b09d      	sub	sp, #116	; 0x74
 80124e0:	4614      	mov	r4, r2
 80124e2:	4698      	mov	r8, r3
 80124e4:	4606      	mov	r6, r0
 80124e6:	b118      	cbz	r0, 80124f0 <_vfiprintf_r+0x18>
 80124e8:	6983      	ldr	r3, [r0, #24]
 80124ea:	b90b      	cbnz	r3, 80124f0 <_vfiprintf_r+0x18>
 80124ec:	f000 fb16 	bl	8012b1c <__sinit>
 80124f0:	4b89      	ldr	r3, [pc, #548]	; (8012718 <_vfiprintf_r+0x240>)
 80124f2:	429d      	cmp	r5, r3
 80124f4:	d11b      	bne.n	801252e <_vfiprintf_r+0x56>
 80124f6:	6875      	ldr	r5, [r6, #4]
 80124f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80124fa:	07d9      	lsls	r1, r3, #31
 80124fc:	d405      	bmi.n	801250a <_vfiprintf_r+0x32>
 80124fe:	89ab      	ldrh	r3, [r5, #12]
 8012500:	059a      	lsls	r2, r3, #22
 8012502:	d402      	bmi.n	801250a <_vfiprintf_r+0x32>
 8012504:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012506:	f000 fba7 	bl	8012c58 <__retarget_lock_acquire_recursive>
 801250a:	89ab      	ldrh	r3, [r5, #12]
 801250c:	071b      	lsls	r3, r3, #28
 801250e:	d501      	bpl.n	8012514 <_vfiprintf_r+0x3c>
 8012510:	692b      	ldr	r3, [r5, #16]
 8012512:	b9eb      	cbnz	r3, 8012550 <_vfiprintf_r+0x78>
 8012514:	4629      	mov	r1, r5
 8012516:	4630      	mov	r0, r6
 8012518:	f000 f970 	bl	80127fc <__swsetup_r>
 801251c:	b1c0      	cbz	r0, 8012550 <_vfiprintf_r+0x78>
 801251e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012520:	07dc      	lsls	r4, r3, #31
 8012522:	d50e      	bpl.n	8012542 <_vfiprintf_r+0x6a>
 8012524:	f04f 30ff 	mov.w	r0, #4294967295
 8012528:	b01d      	add	sp, #116	; 0x74
 801252a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801252e:	4b7b      	ldr	r3, [pc, #492]	; (801271c <_vfiprintf_r+0x244>)
 8012530:	429d      	cmp	r5, r3
 8012532:	d101      	bne.n	8012538 <_vfiprintf_r+0x60>
 8012534:	68b5      	ldr	r5, [r6, #8]
 8012536:	e7df      	b.n	80124f8 <_vfiprintf_r+0x20>
 8012538:	4b79      	ldr	r3, [pc, #484]	; (8012720 <_vfiprintf_r+0x248>)
 801253a:	429d      	cmp	r5, r3
 801253c:	bf08      	it	eq
 801253e:	68f5      	ldreq	r5, [r6, #12]
 8012540:	e7da      	b.n	80124f8 <_vfiprintf_r+0x20>
 8012542:	89ab      	ldrh	r3, [r5, #12]
 8012544:	0598      	lsls	r0, r3, #22
 8012546:	d4ed      	bmi.n	8012524 <_vfiprintf_r+0x4c>
 8012548:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801254a:	f000 fb86 	bl	8012c5a <__retarget_lock_release_recursive>
 801254e:	e7e9      	b.n	8012524 <_vfiprintf_r+0x4c>
 8012550:	2300      	movs	r3, #0
 8012552:	9309      	str	r3, [sp, #36]	; 0x24
 8012554:	2320      	movs	r3, #32
 8012556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801255a:	f8cd 800c 	str.w	r8, [sp, #12]
 801255e:	2330      	movs	r3, #48	; 0x30
 8012560:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012724 <_vfiprintf_r+0x24c>
 8012564:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012568:	f04f 0901 	mov.w	r9, #1
 801256c:	4623      	mov	r3, r4
 801256e:	469a      	mov	sl, r3
 8012570:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012574:	b10a      	cbz	r2, 801257a <_vfiprintf_r+0xa2>
 8012576:	2a25      	cmp	r2, #37	; 0x25
 8012578:	d1f9      	bne.n	801256e <_vfiprintf_r+0x96>
 801257a:	ebba 0b04 	subs.w	fp, sl, r4
 801257e:	d00b      	beq.n	8012598 <_vfiprintf_r+0xc0>
 8012580:	465b      	mov	r3, fp
 8012582:	4622      	mov	r2, r4
 8012584:	4629      	mov	r1, r5
 8012586:	4630      	mov	r0, r6
 8012588:	f7ff ff93 	bl	80124b2 <__sfputs_r>
 801258c:	3001      	adds	r0, #1
 801258e:	f000 80aa 	beq.w	80126e6 <_vfiprintf_r+0x20e>
 8012592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012594:	445a      	add	r2, fp
 8012596:	9209      	str	r2, [sp, #36]	; 0x24
 8012598:	f89a 3000 	ldrb.w	r3, [sl]
 801259c:	2b00      	cmp	r3, #0
 801259e:	f000 80a2 	beq.w	80126e6 <_vfiprintf_r+0x20e>
 80125a2:	2300      	movs	r3, #0
 80125a4:	f04f 32ff 	mov.w	r2, #4294967295
 80125a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80125ac:	f10a 0a01 	add.w	sl, sl, #1
 80125b0:	9304      	str	r3, [sp, #16]
 80125b2:	9307      	str	r3, [sp, #28]
 80125b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80125b8:	931a      	str	r3, [sp, #104]	; 0x68
 80125ba:	4654      	mov	r4, sl
 80125bc:	2205      	movs	r2, #5
 80125be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125c2:	4858      	ldr	r0, [pc, #352]	; (8012724 <_vfiprintf_r+0x24c>)
 80125c4:	f7ed fe94 	bl	80002f0 <memchr>
 80125c8:	9a04      	ldr	r2, [sp, #16]
 80125ca:	b9d8      	cbnz	r0, 8012604 <_vfiprintf_r+0x12c>
 80125cc:	06d1      	lsls	r1, r2, #27
 80125ce:	bf44      	itt	mi
 80125d0:	2320      	movmi	r3, #32
 80125d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80125d6:	0713      	lsls	r3, r2, #28
 80125d8:	bf44      	itt	mi
 80125da:	232b      	movmi	r3, #43	; 0x2b
 80125dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80125e0:	f89a 3000 	ldrb.w	r3, [sl]
 80125e4:	2b2a      	cmp	r3, #42	; 0x2a
 80125e6:	d015      	beq.n	8012614 <_vfiprintf_r+0x13c>
 80125e8:	9a07      	ldr	r2, [sp, #28]
 80125ea:	4654      	mov	r4, sl
 80125ec:	2000      	movs	r0, #0
 80125ee:	f04f 0c0a 	mov.w	ip, #10
 80125f2:	4621      	mov	r1, r4
 80125f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80125f8:	3b30      	subs	r3, #48	; 0x30
 80125fa:	2b09      	cmp	r3, #9
 80125fc:	d94e      	bls.n	801269c <_vfiprintf_r+0x1c4>
 80125fe:	b1b0      	cbz	r0, 801262e <_vfiprintf_r+0x156>
 8012600:	9207      	str	r2, [sp, #28]
 8012602:	e014      	b.n	801262e <_vfiprintf_r+0x156>
 8012604:	eba0 0308 	sub.w	r3, r0, r8
 8012608:	fa09 f303 	lsl.w	r3, r9, r3
 801260c:	4313      	orrs	r3, r2
 801260e:	9304      	str	r3, [sp, #16]
 8012610:	46a2      	mov	sl, r4
 8012612:	e7d2      	b.n	80125ba <_vfiprintf_r+0xe2>
 8012614:	9b03      	ldr	r3, [sp, #12]
 8012616:	1d19      	adds	r1, r3, #4
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	9103      	str	r1, [sp, #12]
 801261c:	2b00      	cmp	r3, #0
 801261e:	bfbb      	ittet	lt
 8012620:	425b      	neglt	r3, r3
 8012622:	f042 0202 	orrlt.w	r2, r2, #2
 8012626:	9307      	strge	r3, [sp, #28]
 8012628:	9307      	strlt	r3, [sp, #28]
 801262a:	bfb8      	it	lt
 801262c:	9204      	strlt	r2, [sp, #16]
 801262e:	7823      	ldrb	r3, [r4, #0]
 8012630:	2b2e      	cmp	r3, #46	; 0x2e
 8012632:	d10c      	bne.n	801264e <_vfiprintf_r+0x176>
 8012634:	7863      	ldrb	r3, [r4, #1]
 8012636:	2b2a      	cmp	r3, #42	; 0x2a
 8012638:	d135      	bne.n	80126a6 <_vfiprintf_r+0x1ce>
 801263a:	9b03      	ldr	r3, [sp, #12]
 801263c:	1d1a      	adds	r2, r3, #4
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	9203      	str	r2, [sp, #12]
 8012642:	2b00      	cmp	r3, #0
 8012644:	bfb8      	it	lt
 8012646:	f04f 33ff 	movlt.w	r3, #4294967295
 801264a:	3402      	adds	r4, #2
 801264c:	9305      	str	r3, [sp, #20]
 801264e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012734 <_vfiprintf_r+0x25c>
 8012652:	7821      	ldrb	r1, [r4, #0]
 8012654:	2203      	movs	r2, #3
 8012656:	4650      	mov	r0, sl
 8012658:	f7ed fe4a 	bl	80002f0 <memchr>
 801265c:	b140      	cbz	r0, 8012670 <_vfiprintf_r+0x198>
 801265e:	2340      	movs	r3, #64	; 0x40
 8012660:	eba0 000a 	sub.w	r0, r0, sl
 8012664:	fa03 f000 	lsl.w	r0, r3, r0
 8012668:	9b04      	ldr	r3, [sp, #16]
 801266a:	4303      	orrs	r3, r0
 801266c:	3401      	adds	r4, #1
 801266e:	9304      	str	r3, [sp, #16]
 8012670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012674:	482c      	ldr	r0, [pc, #176]	; (8012728 <_vfiprintf_r+0x250>)
 8012676:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801267a:	2206      	movs	r2, #6
 801267c:	f7ed fe38 	bl	80002f0 <memchr>
 8012680:	2800      	cmp	r0, #0
 8012682:	d03f      	beq.n	8012704 <_vfiprintf_r+0x22c>
 8012684:	4b29      	ldr	r3, [pc, #164]	; (801272c <_vfiprintf_r+0x254>)
 8012686:	bb1b      	cbnz	r3, 80126d0 <_vfiprintf_r+0x1f8>
 8012688:	9b03      	ldr	r3, [sp, #12]
 801268a:	3307      	adds	r3, #7
 801268c:	f023 0307 	bic.w	r3, r3, #7
 8012690:	3308      	adds	r3, #8
 8012692:	9303      	str	r3, [sp, #12]
 8012694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012696:	443b      	add	r3, r7
 8012698:	9309      	str	r3, [sp, #36]	; 0x24
 801269a:	e767      	b.n	801256c <_vfiprintf_r+0x94>
 801269c:	fb0c 3202 	mla	r2, ip, r2, r3
 80126a0:	460c      	mov	r4, r1
 80126a2:	2001      	movs	r0, #1
 80126a4:	e7a5      	b.n	80125f2 <_vfiprintf_r+0x11a>
 80126a6:	2300      	movs	r3, #0
 80126a8:	3401      	adds	r4, #1
 80126aa:	9305      	str	r3, [sp, #20]
 80126ac:	4619      	mov	r1, r3
 80126ae:	f04f 0c0a 	mov.w	ip, #10
 80126b2:	4620      	mov	r0, r4
 80126b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80126b8:	3a30      	subs	r2, #48	; 0x30
 80126ba:	2a09      	cmp	r2, #9
 80126bc:	d903      	bls.n	80126c6 <_vfiprintf_r+0x1ee>
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d0c5      	beq.n	801264e <_vfiprintf_r+0x176>
 80126c2:	9105      	str	r1, [sp, #20]
 80126c4:	e7c3      	b.n	801264e <_vfiprintf_r+0x176>
 80126c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80126ca:	4604      	mov	r4, r0
 80126cc:	2301      	movs	r3, #1
 80126ce:	e7f0      	b.n	80126b2 <_vfiprintf_r+0x1da>
 80126d0:	ab03      	add	r3, sp, #12
 80126d2:	9300      	str	r3, [sp, #0]
 80126d4:	462a      	mov	r2, r5
 80126d6:	4b16      	ldr	r3, [pc, #88]	; (8012730 <_vfiprintf_r+0x258>)
 80126d8:	a904      	add	r1, sp, #16
 80126da:	4630      	mov	r0, r6
 80126dc:	f7fd fd84 	bl	80101e8 <_printf_float>
 80126e0:	4607      	mov	r7, r0
 80126e2:	1c78      	adds	r0, r7, #1
 80126e4:	d1d6      	bne.n	8012694 <_vfiprintf_r+0x1bc>
 80126e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80126e8:	07d9      	lsls	r1, r3, #31
 80126ea:	d405      	bmi.n	80126f8 <_vfiprintf_r+0x220>
 80126ec:	89ab      	ldrh	r3, [r5, #12]
 80126ee:	059a      	lsls	r2, r3, #22
 80126f0:	d402      	bmi.n	80126f8 <_vfiprintf_r+0x220>
 80126f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80126f4:	f000 fab1 	bl	8012c5a <__retarget_lock_release_recursive>
 80126f8:	89ab      	ldrh	r3, [r5, #12]
 80126fa:	065b      	lsls	r3, r3, #25
 80126fc:	f53f af12 	bmi.w	8012524 <_vfiprintf_r+0x4c>
 8012700:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012702:	e711      	b.n	8012528 <_vfiprintf_r+0x50>
 8012704:	ab03      	add	r3, sp, #12
 8012706:	9300      	str	r3, [sp, #0]
 8012708:	462a      	mov	r2, r5
 801270a:	4b09      	ldr	r3, [pc, #36]	; (8012730 <_vfiprintf_r+0x258>)
 801270c:	a904      	add	r1, sp, #16
 801270e:	4630      	mov	r0, r6
 8012710:	f7fd fff6 	bl	8010700 <_printf_i>
 8012714:	e7e4      	b.n	80126e0 <_vfiprintf_r+0x208>
 8012716:	bf00      	nop
 8012718:	0801d960 	.word	0x0801d960
 801271c:	0801d980 	.word	0x0801d980
 8012720:	0801d940 	.word	0x0801d940
 8012724:	0801d92c 	.word	0x0801d92c
 8012728:	0801d936 	.word	0x0801d936
 801272c:	080101e9 	.word	0x080101e9
 8012730:	080124b3 	.word	0x080124b3
 8012734:	0801d932 	.word	0x0801d932

08012738 <_sbrk_r>:
 8012738:	b538      	push	{r3, r4, r5, lr}
 801273a:	4d06      	ldr	r5, [pc, #24]	; (8012754 <_sbrk_r+0x1c>)
 801273c:	2300      	movs	r3, #0
 801273e:	4604      	mov	r4, r0
 8012740:	4608      	mov	r0, r1
 8012742:	602b      	str	r3, [r5, #0]
 8012744:	f7f3 f9b2 	bl	8005aac <_sbrk>
 8012748:	1c43      	adds	r3, r0, #1
 801274a:	d102      	bne.n	8012752 <_sbrk_r+0x1a>
 801274c:	682b      	ldr	r3, [r5, #0]
 801274e:	b103      	cbz	r3, 8012752 <_sbrk_r+0x1a>
 8012750:	6023      	str	r3, [r4, #0]
 8012752:	bd38      	pop	{r3, r4, r5, pc}
 8012754:	2400e564 	.word	0x2400e564

08012758 <__swbuf_r>:
 8012758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801275a:	460e      	mov	r6, r1
 801275c:	4614      	mov	r4, r2
 801275e:	4605      	mov	r5, r0
 8012760:	b118      	cbz	r0, 801276a <__swbuf_r+0x12>
 8012762:	6983      	ldr	r3, [r0, #24]
 8012764:	b90b      	cbnz	r3, 801276a <__swbuf_r+0x12>
 8012766:	f000 f9d9 	bl	8012b1c <__sinit>
 801276a:	4b21      	ldr	r3, [pc, #132]	; (80127f0 <__swbuf_r+0x98>)
 801276c:	429c      	cmp	r4, r3
 801276e:	d12b      	bne.n	80127c8 <__swbuf_r+0x70>
 8012770:	686c      	ldr	r4, [r5, #4]
 8012772:	69a3      	ldr	r3, [r4, #24]
 8012774:	60a3      	str	r3, [r4, #8]
 8012776:	89a3      	ldrh	r3, [r4, #12]
 8012778:	071a      	lsls	r2, r3, #28
 801277a:	d52f      	bpl.n	80127dc <__swbuf_r+0x84>
 801277c:	6923      	ldr	r3, [r4, #16]
 801277e:	b36b      	cbz	r3, 80127dc <__swbuf_r+0x84>
 8012780:	6923      	ldr	r3, [r4, #16]
 8012782:	6820      	ldr	r0, [r4, #0]
 8012784:	1ac0      	subs	r0, r0, r3
 8012786:	6963      	ldr	r3, [r4, #20]
 8012788:	b2f6      	uxtb	r6, r6
 801278a:	4283      	cmp	r3, r0
 801278c:	4637      	mov	r7, r6
 801278e:	dc04      	bgt.n	801279a <__swbuf_r+0x42>
 8012790:	4621      	mov	r1, r4
 8012792:	4628      	mov	r0, r5
 8012794:	f000 f92e 	bl	80129f4 <_fflush_r>
 8012798:	bb30      	cbnz	r0, 80127e8 <__swbuf_r+0x90>
 801279a:	68a3      	ldr	r3, [r4, #8]
 801279c:	3b01      	subs	r3, #1
 801279e:	60a3      	str	r3, [r4, #8]
 80127a0:	6823      	ldr	r3, [r4, #0]
 80127a2:	1c5a      	adds	r2, r3, #1
 80127a4:	6022      	str	r2, [r4, #0]
 80127a6:	701e      	strb	r6, [r3, #0]
 80127a8:	6963      	ldr	r3, [r4, #20]
 80127aa:	3001      	adds	r0, #1
 80127ac:	4283      	cmp	r3, r0
 80127ae:	d004      	beq.n	80127ba <__swbuf_r+0x62>
 80127b0:	89a3      	ldrh	r3, [r4, #12]
 80127b2:	07db      	lsls	r3, r3, #31
 80127b4:	d506      	bpl.n	80127c4 <__swbuf_r+0x6c>
 80127b6:	2e0a      	cmp	r6, #10
 80127b8:	d104      	bne.n	80127c4 <__swbuf_r+0x6c>
 80127ba:	4621      	mov	r1, r4
 80127bc:	4628      	mov	r0, r5
 80127be:	f000 f919 	bl	80129f4 <_fflush_r>
 80127c2:	b988      	cbnz	r0, 80127e8 <__swbuf_r+0x90>
 80127c4:	4638      	mov	r0, r7
 80127c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127c8:	4b0a      	ldr	r3, [pc, #40]	; (80127f4 <__swbuf_r+0x9c>)
 80127ca:	429c      	cmp	r4, r3
 80127cc:	d101      	bne.n	80127d2 <__swbuf_r+0x7a>
 80127ce:	68ac      	ldr	r4, [r5, #8]
 80127d0:	e7cf      	b.n	8012772 <__swbuf_r+0x1a>
 80127d2:	4b09      	ldr	r3, [pc, #36]	; (80127f8 <__swbuf_r+0xa0>)
 80127d4:	429c      	cmp	r4, r3
 80127d6:	bf08      	it	eq
 80127d8:	68ec      	ldreq	r4, [r5, #12]
 80127da:	e7ca      	b.n	8012772 <__swbuf_r+0x1a>
 80127dc:	4621      	mov	r1, r4
 80127de:	4628      	mov	r0, r5
 80127e0:	f000 f80c 	bl	80127fc <__swsetup_r>
 80127e4:	2800      	cmp	r0, #0
 80127e6:	d0cb      	beq.n	8012780 <__swbuf_r+0x28>
 80127e8:	f04f 37ff 	mov.w	r7, #4294967295
 80127ec:	e7ea      	b.n	80127c4 <__swbuf_r+0x6c>
 80127ee:	bf00      	nop
 80127f0:	0801d960 	.word	0x0801d960
 80127f4:	0801d980 	.word	0x0801d980
 80127f8:	0801d940 	.word	0x0801d940

080127fc <__swsetup_r>:
 80127fc:	4b32      	ldr	r3, [pc, #200]	; (80128c8 <__swsetup_r+0xcc>)
 80127fe:	b570      	push	{r4, r5, r6, lr}
 8012800:	681d      	ldr	r5, [r3, #0]
 8012802:	4606      	mov	r6, r0
 8012804:	460c      	mov	r4, r1
 8012806:	b125      	cbz	r5, 8012812 <__swsetup_r+0x16>
 8012808:	69ab      	ldr	r3, [r5, #24]
 801280a:	b913      	cbnz	r3, 8012812 <__swsetup_r+0x16>
 801280c:	4628      	mov	r0, r5
 801280e:	f000 f985 	bl	8012b1c <__sinit>
 8012812:	4b2e      	ldr	r3, [pc, #184]	; (80128cc <__swsetup_r+0xd0>)
 8012814:	429c      	cmp	r4, r3
 8012816:	d10f      	bne.n	8012838 <__swsetup_r+0x3c>
 8012818:	686c      	ldr	r4, [r5, #4]
 801281a:	89a3      	ldrh	r3, [r4, #12]
 801281c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012820:	0719      	lsls	r1, r3, #28
 8012822:	d42c      	bmi.n	801287e <__swsetup_r+0x82>
 8012824:	06dd      	lsls	r5, r3, #27
 8012826:	d411      	bmi.n	801284c <__swsetup_r+0x50>
 8012828:	2309      	movs	r3, #9
 801282a:	6033      	str	r3, [r6, #0]
 801282c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012830:	81a3      	strh	r3, [r4, #12]
 8012832:	f04f 30ff 	mov.w	r0, #4294967295
 8012836:	e03e      	b.n	80128b6 <__swsetup_r+0xba>
 8012838:	4b25      	ldr	r3, [pc, #148]	; (80128d0 <__swsetup_r+0xd4>)
 801283a:	429c      	cmp	r4, r3
 801283c:	d101      	bne.n	8012842 <__swsetup_r+0x46>
 801283e:	68ac      	ldr	r4, [r5, #8]
 8012840:	e7eb      	b.n	801281a <__swsetup_r+0x1e>
 8012842:	4b24      	ldr	r3, [pc, #144]	; (80128d4 <__swsetup_r+0xd8>)
 8012844:	429c      	cmp	r4, r3
 8012846:	bf08      	it	eq
 8012848:	68ec      	ldreq	r4, [r5, #12]
 801284a:	e7e6      	b.n	801281a <__swsetup_r+0x1e>
 801284c:	0758      	lsls	r0, r3, #29
 801284e:	d512      	bpl.n	8012876 <__swsetup_r+0x7a>
 8012850:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012852:	b141      	cbz	r1, 8012866 <__swsetup_r+0x6a>
 8012854:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012858:	4299      	cmp	r1, r3
 801285a:	d002      	beq.n	8012862 <__swsetup_r+0x66>
 801285c:	4630      	mov	r0, r6
 801285e:	f7ff fbd5 	bl	801200c <_free_r>
 8012862:	2300      	movs	r3, #0
 8012864:	6363      	str	r3, [r4, #52]	; 0x34
 8012866:	89a3      	ldrh	r3, [r4, #12]
 8012868:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801286c:	81a3      	strh	r3, [r4, #12]
 801286e:	2300      	movs	r3, #0
 8012870:	6063      	str	r3, [r4, #4]
 8012872:	6923      	ldr	r3, [r4, #16]
 8012874:	6023      	str	r3, [r4, #0]
 8012876:	89a3      	ldrh	r3, [r4, #12]
 8012878:	f043 0308 	orr.w	r3, r3, #8
 801287c:	81a3      	strh	r3, [r4, #12]
 801287e:	6923      	ldr	r3, [r4, #16]
 8012880:	b94b      	cbnz	r3, 8012896 <__swsetup_r+0x9a>
 8012882:	89a3      	ldrh	r3, [r4, #12]
 8012884:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801288c:	d003      	beq.n	8012896 <__swsetup_r+0x9a>
 801288e:	4621      	mov	r1, r4
 8012890:	4630      	mov	r0, r6
 8012892:	f000 fa09 	bl	8012ca8 <__smakebuf_r>
 8012896:	89a0      	ldrh	r0, [r4, #12]
 8012898:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801289c:	f010 0301 	ands.w	r3, r0, #1
 80128a0:	d00a      	beq.n	80128b8 <__swsetup_r+0xbc>
 80128a2:	2300      	movs	r3, #0
 80128a4:	60a3      	str	r3, [r4, #8]
 80128a6:	6963      	ldr	r3, [r4, #20]
 80128a8:	425b      	negs	r3, r3
 80128aa:	61a3      	str	r3, [r4, #24]
 80128ac:	6923      	ldr	r3, [r4, #16]
 80128ae:	b943      	cbnz	r3, 80128c2 <__swsetup_r+0xc6>
 80128b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80128b4:	d1ba      	bne.n	801282c <__swsetup_r+0x30>
 80128b6:	bd70      	pop	{r4, r5, r6, pc}
 80128b8:	0781      	lsls	r1, r0, #30
 80128ba:	bf58      	it	pl
 80128bc:	6963      	ldrpl	r3, [r4, #20]
 80128be:	60a3      	str	r3, [r4, #8]
 80128c0:	e7f4      	b.n	80128ac <__swsetup_r+0xb0>
 80128c2:	2000      	movs	r0, #0
 80128c4:	e7f7      	b.n	80128b6 <__swsetup_r+0xba>
 80128c6:	bf00      	nop
 80128c8:	2400049c 	.word	0x2400049c
 80128cc:	0801d960 	.word	0x0801d960
 80128d0:	0801d980 	.word	0x0801d980
 80128d4:	0801d940 	.word	0x0801d940

080128d8 <abort>:
 80128d8:	b508      	push	{r3, lr}
 80128da:	2006      	movs	r0, #6
 80128dc:	f000 fab4 	bl	8012e48 <raise>
 80128e0:	2001      	movs	r0, #1
 80128e2:	f7f3 f8b3 	bl	8005a4c <_exit>
	...

080128e8 <__sflush_r>:
 80128e8:	898a      	ldrh	r2, [r1, #12]
 80128ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128ee:	4605      	mov	r5, r0
 80128f0:	0710      	lsls	r0, r2, #28
 80128f2:	460c      	mov	r4, r1
 80128f4:	d458      	bmi.n	80129a8 <__sflush_r+0xc0>
 80128f6:	684b      	ldr	r3, [r1, #4]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	dc05      	bgt.n	8012908 <__sflush_r+0x20>
 80128fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80128fe:	2b00      	cmp	r3, #0
 8012900:	dc02      	bgt.n	8012908 <__sflush_r+0x20>
 8012902:	2000      	movs	r0, #0
 8012904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012908:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801290a:	2e00      	cmp	r6, #0
 801290c:	d0f9      	beq.n	8012902 <__sflush_r+0x1a>
 801290e:	2300      	movs	r3, #0
 8012910:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012914:	682f      	ldr	r7, [r5, #0]
 8012916:	602b      	str	r3, [r5, #0]
 8012918:	d032      	beq.n	8012980 <__sflush_r+0x98>
 801291a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801291c:	89a3      	ldrh	r3, [r4, #12]
 801291e:	075a      	lsls	r2, r3, #29
 8012920:	d505      	bpl.n	801292e <__sflush_r+0x46>
 8012922:	6863      	ldr	r3, [r4, #4]
 8012924:	1ac0      	subs	r0, r0, r3
 8012926:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012928:	b10b      	cbz	r3, 801292e <__sflush_r+0x46>
 801292a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801292c:	1ac0      	subs	r0, r0, r3
 801292e:	2300      	movs	r3, #0
 8012930:	4602      	mov	r2, r0
 8012932:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012934:	6a21      	ldr	r1, [r4, #32]
 8012936:	4628      	mov	r0, r5
 8012938:	47b0      	blx	r6
 801293a:	1c43      	adds	r3, r0, #1
 801293c:	89a3      	ldrh	r3, [r4, #12]
 801293e:	d106      	bne.n	801294e <__sflush_r+0x66>
 8012940:	6829      	ldr	r1, [r5, #0]
 8012942:	291d      	cmp	r1, #29
 8012944:	d82c      	bhi.n	80129a0 <__sflush_r+0xb8>
 8012946:	4a2a      	ldr	r2, [pc, #168]	; (80129f0 <__sflush_r+0x108>)
 8012948:	40ca      	lsrs	r2, r1
 801294a:	07d6      	lsls	r6, r2, #31
 801294c:	d528      	bpl.n	80129a0 <__sflush_r+0xb8>
 801294e:	2200      	movs	r2, #0
 8012950:	6062      	str	r2, [r4, #4]
 8012952:	04d9      	lsls	r1, r3, #19
 8012954:	6922      	ldr	r2, [r4, #16]
 8012956:	6022      	str	r2, [r4, #0]
 8012958:	d504      	bpl.n	8012964 <__sflush_r+0x7c>
 801295a:	1c42      	adds	r2, r0, #1
 801295c:	d101      	bne.n	8012962 <__sflush_r+0x7a>
 801295e:	682b      	ldr	r3, [r5, #0]
 8012960:	b903      	cbnz	r3, 8012964 <__sflush_r+0x7c>
 8012962:	6560      	str	r0, [r4, #84]	; 0x54
 8012964:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012966:	602f      	str	r7, [r5, #0]
 8012968:	2900      	cmp	r1, #0
 801296a:	d0ca      	beq.n	8012902 <__sflush_r+0x1a>
 801296c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012970:	4299      	cmp	r1, r3
 8012972:	d002      	beq.n	801297a <__sflush_r+0x92>
 8012974:	4628      	mov	r0, r5
 8012976:	f7ff fb49 	bl	801200c <_free_r>
 801297a:	2000      	movs	r0, #0
 801297c:	6360      	str	r0, [r4, #52]	; 0x34
 801297e:	e7c1      	b.n	8012904 <__sflush_r+0x1c>
 8012980:	6a21      	ldr	r1, [r4, #32]
 8012982:	2301      	movs	r3, #1
 8012984:	4628      	mov	r0, r5
 8012986:	47b0      	blx	r6
 8012988:	1c41      	adds	r1, r0, #1
 801298a:	d1c7      	bne.n	801291c <__sflush_r+0x34>
 801298c:	682b      	ldr	r3, [r5, #0]
 801298e:	2b00      	cmp	r3, #0
 8012990:	d0c4      	beq.n	801291c <__sflush_r+0x34>
 8012992:	2b1d      	cmp	r3, #29
 8012994:	d001      	beq.n	801299a <__sflush_r+0xb2>
 8012996:	2b16      	cmp	r3, #22
 8012998:	d101      	bne.n	801299e <__sflush_r+0xb6>
 801299a:	602f      	str	r7, [r5, #0]
 801299c:	e7b1      	b.n	8012902 <__sflush_r+0x1a>
 801299e:	89a3      	ldrh	r3, [r4, #12]
 80129a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129a4:	81a3      	strh	r3, [r4, #12]
 80129a6:	e7ad      	b.n	8012904 <__sflush_r+0x1c>
 80129a8:	690f      	ldr	r7, [r1, #16]
 80129aa:	2f00      	cmp	r7, #0
 80129ac:	d0a9      	beq.n	8012902 <__sflush_r+0x1a>
 80129ae:	0793      	lsls	r3, r2, #30
 80129b0:	680e      	ldr	r6, [r1, #0]
 80129b2:	bf08      	it	eq
 80129b4:	694b      	ldreq	r3, [r1, #20]
 80129b6:	600f      	str	r7, [r1, #0]
 80129b8:	bf18      	it	ne
 80129ba:	2300      	movne	r3, #0
 80129bc:	eba6 0807 	sub.w	r8, r6, r7
 80129c0:	608b      	str	r3, [r1, #8]
 80129c2:	f1b8 0f00 	cmp.w	r8, #0
 80129c6:	dd9c      	ble.n	8012902 <__sflush_r+0x1a>
 80129c8:	6a21      	ldr	r1, [r4, #32]
 80129ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80129cc:	4643      	mov	r3, r8
 80129ce:	463a      	mov	r2, r7
 80129d0:	4628      	mov	r0, r5
 80129d2:	47b0      	blx	r6
 80129d4:	2800      	cmp	r0, #0
 80129d6:	dc06      	bgt.n	80129e6 <__sflush_r+0xfe>
 80129d8:	89a3      	ldrh	r3, [r4, #12]
 80129da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129de:	81a3      	strh	r3, [r4, #12]
 80129e0:	f04f 30ff 	mov.w	r0, #4294967295
 80129e4:	e78e      	b.n	8012904 <__sflush_r+0x1c>
 80129e6:	4407      	add	r7, r0
 80129e8:	eba8 0800 	sub.w	r8, r8, r0
 80129ec:	e7e9      	b.n	80129c2 <__sflush_r+0xda>
 80129ee:	bf00      	nop
 80129f0:	20400001 	.word	0x20400001

080129f4 <_fflush_r>:
 80129f4:	b538      	push	{r3, r4, r5, lr}
 80129f6:	690b      	ldr	r3, [r1, #16]
 80129f8:	4605      	mov	r5, r0
 80129fa:	460c      	mov	r4, r1
 80129fc:	b913      	cbnz	r3, 8012a04 <_fflush_r+0x10>
 80129fe:	2500      	movs	r5, #0
 8012a00:	4628      	mov	r0, r5
 8012a02:	bd38      	pop	{r3, r4, r5, pc}
 8012a04:	b118      	cbz	r0, 8012a0e <_fflush_r+0x1a>
 8012a06:	6983      	ldr	r3, [r0, #24]
 8012a08:	b90b      	cbnz	r3, 8012a0e <_fflush_r+0x1a>
 8012a0a:	f000 f887 	bl	8012b1c <__sinit>
 8012a0e:	4b14      	ldr	r3, [pc, #80]	; (8012a60 <_fflush_r+0x6c>)
 8012a10:	429c      	cmp	r4, r3
 8012a12:	d11b      	bne.n	8012a4c <_fflush_r+0x58>
 8012a14:	686c      	ldr	r4, [r5, #4]
 8012a16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d0ef      	beq.n	80129fe <_fflush_r+0xa>
 8012a1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012a20:	07d0      	lsls	r0, r2, #31
 8012a22:	d404      	bmi.n	8012a2e <_fflush_r+0x3a>
 8012a24:	0599      	lsls	r1, r3, #22
 8012a26:	d402      	bmi.n	8012a2e <_fflush_r+0x3a>
 8012a28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a2a:	f000 f915 	bl	8012c58 <__retarget_lock_acquire_recursive>
 8012a2e:	4628      	mov	r0, r5
 8012a30:	4621      	mov	r1, r4
 8012a32:	f7ff ff59 	bl	80128e8 <__sflush_r>
 8012a36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012a38:	07da      	lsls	r2, r3, #31
 8012a3a:	4605      	mov	r5, r0
 8012a3c:	d4e0      	bmi.n	8012a00 <_fflush_r+0xc>
 8012a3e:	89a3      	ldrh	r3, [r4, #12]
 8012a40:	059b      	lsls	r3, r3, #22
 8012a42:	d4dd      	bmi.n	8012a00 <_fflush_r+0xc>
 8012a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a46:	f000 f908 	bl	8012c5a <__retarget_lock_release_recursive>
 8012a4a:	e7d9      	b.n	8012a00 <_fflush_r+0xc>
 8012a4c:	4b05      	ldr	r3, [pc, #20]	; (8012a64 <_fflush_r+0x70>)
 8012a4e:	429c      	cmp	r4, r3
 8012a50:	d101      	bne.n	8012a56 <_fflush_r+0x62>
 8012a52:	68ac      	ldr	r4, [r5, #8]
 8012a54:	e7df      	b.n	8012a16 <_fflush_r+0x22>
 8012a56:	4b04      	ldr	r3, [pc, #16]	; (8012a68 <_fflush_r+0x74>)
 8012a58:	429c      	cmp	r4, r3
 8012a5a:	bf08      	it	eq
 8012a5c:	68ec      	ldreq	r4, [r5, #12]
 8012a5e:	e7da      	b.n	8012a16 <_fflush_r+0x22>
 8012a60:	0801d960 	.word	0x0801d960
 8012a64:	0801d980 	.word	0x0801d980
 8012a68:	0801d940 	.word	0x0801d940

08012a6c <std>:
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	b510      	push	{r4, lr}
 8012a70:	4604      	mov	r4, r0
 8012a72:	e9c0 3300 	strd	r3, r3, [r0]
 8012a76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a7a:	6083      	str	r3, [r0, #8]
 8012a7c:	8181      	strh	r1, [r0, #12]
 8012a7e:	6643      	str	r3, [r0, #100]	; 0x64
 8012a80:	81c2      	strh	r2, [r0, #14]
 8012a82:	6183      	str	r3, [r0, #24]
 8012a84:	4619      	mov	r1, r3
 8012a86:	2208      	movs	r2, #8
 8012a88:	305c      	adds	r0, #92	; 0x5c
 8012a8a:	f7fd fb15 	bl	80100b8 <memset>
 8012a8e:	4b05      	ldr	r3, [pc, #20]	; (8012aa4 <std+0x38>)
 8012a90:	6263      	str	r3, [r4, #36]	; 0x24
 8012a92:	4b05      	ldr	r3, [pc, #20]	; (8012aa8 <std+0x3c>)
 8012a94:	62a3      	str	r3, [r4, #40]	; 0x28
 8012a96:	4b05      	ldr	r3, [pc, #20]	; (8012aac <std+0x40>)
 8012a98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012a9a:	4b05      	ldr	r3, [pc, #20]	; (8012ab0 <std+0x44>)
 8012a9c:	6224      	str	r4, [r4, #32]
 8012a9e:	6323      	str	r3, [r4, #48]	; 0x30
 8012aa0:	bd10      	pop	{r4, pc}
 8012aa2:	bf00      	nop
 8012aa4:	08012e81 	.word	0x08012e81
 8012aa8:	08012ea3 	.word	0x08012ea3
 8012aac:	08012edb 	.word	0x08012edb
 8012ab0:	08012eff 	.word	0x08012eff

08012ab4 <_cleanup_r>:
 8012ab4:	4901      	ldr	r1, [pc, #4]	; (8012abc <_cleanup_r+0x8>)
 8012ab6:	f000 b8af 	b.w	8012c18 <_fwalk_reent>
 8012aba:	bf00      	nop
 8012abc:	080129f5 	.word	0x080129f5

08012ac0 <__sfmoreglue>:
 8012ac0:	b570      	push	{r4, r5, r6, lr}
 8012ac2:	2268      	movs	r2, #104	; 0x68
 8012ac4:	1e4d      	subs	r5, r1, #1
 8012ac6:	4355      	muls	r5, r2
 8012ac8:	460e      	mov	r6, r1
 8012aca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012ace:	f7ff fb09 	bl	80120e4 <_malloc_r>
 8012ad2:	4604      	mov	r4, r0
 8012ad4:	b140      	cbz	r0, 8012ae8 <__sfmoreglue+0x28>
 8012ad6:	2100      	movs	r1, #0
 8012ad8:	e9c0 1600 	strd	r1, r6, [r0]
 8012adc:	300c      	adds	r0, #12
 8012ade:	60a0      	str	r0, [r4, #8]
 8012ae0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012ae4:	f7fd fae8 	bl	80100b8 <memset>
 8012ae8:	4620      	mov	r0, r4
 8012aea:	bd70      	pop	{r4, r5, r6, pc}

08012aec <__sfp_lock_acquire>:
 8012aec:	4801      	ldr	r0, [pc, #4]	; (8012af4 <__sfp_lock_acquire+0x8>)
 8012aee:	f000 b8b3 	b.w	8012c58 <__retarget_lock_acquire_recursive>
 8012af2:	bf00      	nop
 8012af4:	2400e561 	.word	0x2400e561

08012af8 <__sfp_lock_release>:
 8012af8:	4801      	ldr	r0, [pc, #4]	; (8012b00 <__sfp_lock_release+0x8>)
 8012afa:	f000 b8ae 	b.w	8012c5a <__retarget_lock_release_recursive>
 8012afe:	bf00      	nop
 8012b00:	2400e561 	.word	0x2400e561

08012b04 <__sinit_lock_acquire>:
 8012b04:	4801      	ldr	r0, [pc, #4]	; (8012b0c <__sinit_lock_acquire+0x8>)
 8012b06:	f000 b8a7 	b.w	8012c58 <__retarget_lock_acquire_recursive>
 8012b0a:	bf00      	nop
 8012b0c:	2400e562 	.word	0x2400e562

08012b10 <__sinit_lock_release>:
 8012b10:	4801      	ldr	r0, [pc, #4]	; (8012b18 <__sinit_lock_release+0x8>)
 8012b12:	f000 b8a2 	b.w	8012c5a <__retarget_lock_release_recursive>
 8012b16:	bf00      	nop
 8012b18:	2400e562 	.word	0x2400e562

08012b1c <__sinit>:
 8012b1c:	b510      	push	{r4, lr}
 8012b1e:	4604      	mov	r4, r0
 8012b20:	f7ff fff0 	bl	8012b04 <__sinit_lock_acquire>
 8012b24:	69a3      	ldr	r3, [r4, #24]
 8012b26:	b11b      	cbz	r3, 8012b30 <__sinit+0x14>
 8012b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b2c:	f7ff bff0 	b.w	8012b10 <__sinit_lock_release>
 8012b30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012b34:	6523      	str	r3, [r4, #80]	; 0x50
 8012b36:	4b13      	ldr	r3, [pc, #76]	; (8012b84 <__sinit+0x68>)
 8012b38:	4a13      	ldr	r2, [pc, #76]	; (8012b88 <__sinit+0x6c>)
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8012b3e:	42a3      	cmp	r3, r4
 8012b40:	bf04      	itt	eq
 8012b42:	2301      	moveq	r3, #1
 8012b44:	61a3      	streq	r3, [r4, #24]
 8012b46:	4620      	mov	r0, r4
 8012b48:	f000 f820 	bl	8012b8c <__sfp>
 8012b4c:	6060      	str	r0, [r4, #4]
 8012b4e:	4620      	mov	r0, r4
 8012b50:	f000 f81c 	bl	8012b8c <__sfp>
 8012b54:	60a0      	str	r0, [r4, #8]
 8012b56:	4620      	mov	r0, r4
 8012b58:	f000 f818 	bl	8012b8c <__sfp>
 8012b5c:	2200      	movs	r2, #0
 8012b5e:	60e0      	str	r0, [r4, #12]
 8012b60:	2104      	movs	r1, #4
 8012b62:	6860      	ldr	r0, [r4, #4]
 8012b64:	f7ff ff82 	bl	8012a6c <std>
 8012b68:	68a0      	ldr	r0, [r4, #8]
 8012b6a:	2201      	movs	r2, #1
 8012b6c:	2109      	movs	r1, #9
 8012b6e:	f7ff ff7d 	bl	8012a6c <std>
 8012b72:	68e0      	ldr	r0, [r4, #12]
 8012b74:	2202      	movs	r2, #2
 8012b76:	2112      	movs	r1, #18
 8012b78:	f7ff ff78 	bl	8012a6c <std>
 8012b7c:	2301      	movs	r3, #1
 8012b7e:	61a3      	str	r3, [r4, #24]
 8012b80:	e7d2      	b.n	8012b28 <__sinit+0xc>
 8012b82:	bf00      	nop
 8012b84:	0801d618 	.word	0x0801d618
 8012b88:	08012ab5 	.word	0x08012ab5

08012b8c <__sfp>:
 8012b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b8e:	4607      	mov	r7, r0
 8012b90:	f7ff ffac 	bl	8012aec <__sfp_lock_acquire>
 8012b94:	4b1e      	ldr	r3, [pc, #120]	; (8012c10 <__sfp+0x84>)
 8012b96:	681e      	ldr	r6, [r3, #0]
 8012b98:	69b3      	ldr	r3, [r6, #24]
 8012b9a:	b913      	cbnz	r3, 8012ba2 <__sfp+0x16>
 8012b9c:	4630      	mov	r0, r6
 8012b9e:	f7ff ffbd 	bl	8012b1c <__sinit>
 8012ba2:	3648      	adds	r6, #72	; 0x48
 8012ba4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012ba8:	3b01      	subs	r3, #1
 8012baa:	d503      	bpl.n	8012bb4 <__sfp+0x28>
 8012bac:	6833      	ldr	r3, [r6, #0]
 8012bae:	b30b      	cbz	r3, 8012bf4 <__sfp+0x68>
 8012bb0:	6836      	ldr	r6, [r6, #0]
 8012bb2:	e7f7      	b.n	8012ba4 <__sfp+0x18>
 8012bb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012bb8:	b9d5      	cbnz	r5, 8012bf0 <__sfp+0x64>
 8012bba:	4b16      	ldr	r3, [pc, #88]	; (8012c14 <__sfp+0x88>)
 8012bbc:	60e3      	str	r3, [r4, #12]
 8012bbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012bc2:	6665      	str	r5, [r4, #100]	; 0x64
 8012bc4:	f000 f847 	bl	8012c56 <__retarget_lock_init_recursive>
 8012bc8:	f7ff ff96 	bl	8012af8 <__sfp_lock_release>
 8012bcc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012bd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012bd4:	6025      	str	r5, [r4, #0]
 8012bd6:	61a5      	str	r5, [r4, #24]
 8012bd8:	2208      	movs	r2, #8
 8012bda:	4629      	mov	r1, r5
 8012bdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012be0:	f7fd fa6a 	bl	80100b8 <memset>
 8012be4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012be8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012bec:	4620      	mov	r0, r4
 8012bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012bf0:	3468      	adds	r4, #104	; 0x68
 8012bf2:	e7d9      	b.n	8012ba8 <__sfp+0x1c>
 8012bf4:	2104      	movs	r1, #4
 8012bf6:	4638      	mov	r0, r7
 8012bf8:	f7ff ff62 	bl	8012ac0 <__sfmoreglue>
 8012bfc:	4604      	mov	r4, r0
 8012bfe:	6030      	str	r0, [r6, #0]
 8012c00:	2800      	cmp	r0, #0
 8012c02:	d1d5      	bne.n	8012bb0 <__sfp+0x24>
 8012c04:	f7ff ff78 	bl	8012af8 <__sfp_lock_release>
 8012c08:	230c      	movs	r3, #12
 8012c0a:	603b      	str	r3, [r7, #0]
 8012c0c:	e7ee      	b.n	8012bec <__sfp+0x60>
 8012c0e:	bf00      	nop
 8012c10:	0801d618 	.word	0x0801d618
 8012c14:	ffff0001 	.word	0xffff0001

08012c18 <_fwalk_reent>:
 8012c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c1c:	4606      	mov	r6, r0
 8012c1e:	4688      	mov	r8, r1
 8012c20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012c24:	2700      	movs	r7, #0
 8012c26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012c2a:	f1b9 0901 	subs.w	r9, r9, #1
 8012c2e:	d505      	bpl.n	8012c3c <_fwalk_reent+0x24>
 8012c30:	6824      	ldr	r4, [r4, #0]
 8012c32:	2c00      	cmp	r4, #0
 8012c34:	d1f7      	bne.n	8012c26 <_fwalk_reent+0xe>
 8012c36:	4638      	mov	r0, r7
 8012c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c3c:	89ab      	ldrh	r3, [r5, #12]
 8012c3e:	2b01      	cmp	r3, #1
 8012c40:	d907      	bls.n	8012c52 <_fwalk_reent+0x3a>
 8012c42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012c46:	3301      	adds	r3, #1
 8012c48:	d003      	beq.n	8012c52 <_fwalk_reent+0x3a>
 8012c4a:	4629      	mov	r1, r5
 8012c4c:	4630      	mov	r0, r6
 8012c4e:	47c0      	blx	r8
 8012c50:	4307      	orrs	r7, r0
 8012c52:	3568      	adds	r5, #104	; 0x68
 8012c54:	e7e9      	b.n	8012c2a <_fwalk_reent+0x12>

08012c56 <__retarget_lock_init_recursive>:
 8012c56:	4770      	bx	lr

08012c58 <__retarget_lock_acquire_recursive>:
 8012c58:	4770      	bx	lr

08012c5a <__retarget_lock_release_recursive>:
 8012c5a:	4770      	bx	lr

08012c5c <__swhatbuf_r>:
 8012c5c:	b570      	push	{r4, r5, r6, lr}
 8012c5e:	460e      	mov	r6, r1
 8012c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c64:	2900      	cmp	r1, #0
 8012c66:	b096      	sub	sp, #88	; 0x58
 8012c68:	4614      	mov	r4, r2
 8012c6a:	461d      	mov	r5, r3
 8012c6c:	da08      	bge.n	8012c80 <__swhatbuf_r+0x24>
 8012c6e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012c72:	2200      	movs	r2, #0
 8012c74:	602a      	str	r2, [r5, #0]
 8012c76:	061a      	lsls	r2, r3, #24
 8012c78:	d410      	bmi.n	8012c9c <__swhatbuf_r+0x40>
 8012c7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012c7e:	e00e      	b.n	8012c9e <__swhatbuf_r+0x42>
 8012c80:	466a      	mov	r2, sp
 8012c82:	f000 f96f 	bl	8012f64 <_fstat_r>
 8012c86:	2800      	cmp	r0, #0
 8012c88:	dbf1      	blt.n	8012c6e <__swhatbuf_r+0x12>
 8012c8a:	9a01      	ldr	r2, [sp, #4]
 8012c8c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012c90:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012c94:	425a      	negs	r2, r3
 8012c96:	415a      	adcs	r2, r3
 8012c98:	602a      	str	r2, [r5, #0]
 8012c9a:	e7ee      	b.n	8012c7a <__swhatbuf_r+0x1e>
 8012c9c:	2340      	movs	r3, #64	; 0x40
 8012c9e:	2000      	movs	r0, #0
 8012ca0:	6023      	str	r3, [r4, #0]
 8012ca2:	b016      	add	sp, #88	; 0x58
 8012ca4:	bd70      	pop	{r4, r5, r6, pc}
	...

08012ca8 <__smakebuf_r>:
 8012ca8:	898b      	ldrh	r3, [r1, #12]
 8012caa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012cac:	079d      	lsls	r5, r3, #30
 8012cae:	4606      	mov	r6, r0
 8012cb0:	460c      	mov	r4, r1
 8012cb2:	d507      	bpl.n	8012cc4 <__smakebuf_r+0x1c>
 8012cb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012cb8:	6023      	str	r3, [r4, #0]
 8012cba:	6123      	str	r3, [r4, #16]
 8012cbc:	2301      	movs	r3, #1
 8012cbe:	6163      	str	r3, [r4, #20]
 8012cc0:	b002      	add	sp, #8
 8012cc2:	bd70      	pop	{r4, r5, r6, pc}
 8012cc4:	ab01      	add	r3, sp, #4
 8012cc6:	466a      	mov	r2, sp
 8012cc8:	f7ff ffc8 	bl	8012c5c <__swhatbuf_r>
 8012ccc:	9900      	ldr	r1, [sp, #0]
 8012cce:	4605      	mov	r5, r0
 8012cd0:	4630      	mov	r0, r6
 8012cd2:	f7ff fa07 	bl	80120e4 <_malloc_r>
 8012cd6:	b948      	cbnz	r0, 8012cec <__smakebuf_r+0x44>
 8012cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cdc:	059a      	lsls	r2, r3, #22
 8012cde:	d4ef      	bmi.n	8012cc0 <__smakebuf_r+0x18>
 8012ce0:	f023 0303 	bic.w	r3, r3, #3
 8012ce4:	f043 0302 	orr.w	r3, r3, #2
 8012ce8:	81a3      	strh	r3, [r4, #12]
 8012cea:	e7e3      	b.n	8012cb4 <__smakebuf_r+0xc>
 8012cec:	4b0d      	ldr	r3, [pc, #52]	; (8012d24 <__smakebuf_r+0x7c>)
 8012cee:	62b3      	str	r3, [r6, #40]	; 0x28
 8012cf0:	89a3      	ldrh	r3, [r4, #12]
 8012cf2:	6020      	str	r0, [r4, #0]
 8012cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012cf8:	81a3      	strh	r3, [r4, #12]
 8012cfa:	9b00      	ldr	r3, [sp, #0]
 8012cfc:	6163      	str	r3, [r4, #20]
 8012cfe:	9b01      	ldr	r3, [sp, #4]
 8012d00:	6120      	str	r0, [r4, #16]
 8012d02:	b15b      	cbz	r3, 8012d1c <__smakebuf_r+0x74>
 8012d04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012d08:	4630      	mov	r0, r6
 8012d0a:	f000 f93d 	bl	8012f88 <_isatty_r>
 8012d0e:	b128      	cbz	r0, 8012d1c <__smakebuf_r+0x74>
 8012d10:	89a3      	ldrh	r3, [r4, #12]
 8012d12:	f023 0303 	bic.w	r3, r3, #3
 8012d16:	f043 0301 	orr.w	r3, r3, #1
 8012d1a:	81a3      	strh	r3, [r4, #12]
 8012d1c:	89a0      	ldrh	r0, [r4, #12]
 8012d1e:	4305      	orrs	r5, r0
 8012d20:	81a5      	strh	r5, [r4, #12]
 8012d22:	e7cd      	b.n	8012cc0 <__smakebuf_r+0x18>
 8012d24:	08012ab5 	.word	0x08012ab5

08012d28 <__ascii_mbtowc>:
 8012d28:	b082      	sub	sp, #8
 8012d2a:	b901      	cbnz	r1, 8012d2e <__ascii_mbtowc+0x6>
 8012d2c:	a901      	add	r1, sp, #4
 8012d2e:	b142      	cbz	r2, 8012d42 <__ascii_mbtowc+0x1a>
 8012d30:	b14b      	cbz	r3, 8012d46 <__ascii_mbtowc+0x1e>
 8012d32:	7813      	ldrb	r3, [r2, #0]
 8012d34:	600b      	str	r3, [r1, #0]
 8012d36:	7812      	ldrb	r2, [r2, #0]
 8012d38:	1e10      	subs	r0, r2, #0
 8012d3a:	bf18      	it	ne
 8012d3c:	2001      	movne	r0, #1
 8012d3e:	b002      	add	sp, #8
 8012d40:	4770      	bx	lr
 8012d42:	4610      	mov	r0, r2
 8012d44:	e7fb      	b.n	8012d3e <__ascii_mbtowc+0x16>
 8012d46:	f06f 0001 	mvn.w	r0, #1
 8012d4a:	e7f8      	b.n	8012d3e <__ascii_mbtowc+0x16>

08012d4c <memmove>:
 8012d4c:	4288      	cmp	r0, r1
 8012d4e:	b510      	push	{r4, lr}
 8012d50:	eb01 0402 	add.w	r4, r1, r2
 8012d54:	d902      	bls.n	8012d5c <memmove+0x10>
 8012d56:	4284      	cmp	r4, r0
 8012d58:	4623      	mov	r3, r4
 8012d5a:	d807      	bhi.n	8012d6c <memmove+0x20>
 8012d5c:	1e43      	subs	r3, r0, #1
 8012d5e:	42a1      	cmp	r1, r4
 8012d60:	d008      	beq.n	8012d74 <memmove+0x28>
 8012d62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012d66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012d6a:	e7f8      	b.n	8012d5e <memmove+0x12>
 8012d6c:	4402      	add	r2, r0
 8012d6e:	4601      	mov	r1, r0
 8012d70:	428a      	cmp	r2, r1
 8012d72:	d100      	bne.n	8012d76 <memmove+0x2a>
 8012d74:	bd10      	pop	{r4, pc}
 8012d76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012d7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012d7e:	e7f7      	b.n	8012d70 <memmove+0x24>

08012d80 <__malloc_lock>:
 8012d80:	4801      	ldr	r0, [pc, #4]	; (8012d88 <__malloc_lock+0x8>)
 8012d82:	f7ff bf69 	b.w	8012c58 <__retarget_lock_acquire_recursive>
 8012d86:	bf00      	nop
 8012d88:	2400e560 	.word	0x2400e560

08012d8c <__malloc_unlock>:
 8012d8c:	4801      	ldr	r0, [pc, #4]	; (8012d94 <__malloc_unlock+0x8>)
 8012d8e:	f7ff bf64 	b.w	8012c5a <__retarget_lock_release_recursive>
 8012d92:	bf00      	nop
 8012d94:	2400e560 	.word	0x2400e560

08012d98 <_realloc_r>:
 8012d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d9c:	4680      	mov	r8, r0
 8012d9e:	4614      	mov	r4, r2
 8012da0:	460e      	mov	r6, r1
 8012da2:	b921      	cbnz	r1, 8012dae <_realloc_r+0x16>
 8012da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012da8:	4611      	mov	r1, r2
 8012daa:	f7ff b99b 	b.w	80120e4 <_malloc_r>
 8012dae:	b92a      	cbnz	r2, 8012dbc <_realloc_r+0x24>
 8012db0:	f7ff f92c 	bl	801200c <_free_r>
 8012db4:	4625      	mov	r5, r4
 8012db6:	4628      	mov	r0, r5
 8012db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dbc:	f000 f906 	bl	8012fcc <_malloc_usable_size_r>
 8012dc0:	4284      	cmp	r4, r0
 8012dc2:	4607      	mov	r7, r0
 8012dc4:	d802      	bhi.n	8012dcc <_realloc_r+0x34>
 8012dc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012dca:	d812      	bhi.n	8012df2 <_realloc_r+0x5a>
 8012dcc:	4621      	mov	r1, r4
 8012dce:	4640      	mov	r0, r8
 8012dd0:	f7ff f988 	bl	80120e4 <_malloc_r>
 8012dd4:	4605      	mov	r5, r0
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	d0ed      	beq.n	8012db6 <_realloc_r+0x1e>
 8012dda:	42bc      	cmp	r4, r7
 8012ddc:	4622      	mov	r2, r4
 8012dde:	4631      	mov	r1, r6
 8012de0:	bf28      	it	cs
 8012de2:	463a      	movcs	r2, r7
 8012de4:	f7fd f95a 	bl	801009c <memcpy>
 8012de8:	4631      	mov	r1, r6
 8012dea:	4640      	mov	r0, r8
 8012dec:	f7ff f90e 	bl	801200c <_free_r>
 8012df0:	e7e1      	b.n	8012db6 <_realloc_r+0x1e>
 8012df2:	4635      	mov	r5, r6
 8012df4:	e7df      	b.n	8012db6 <_realloc_r+0x1e>

08012df6 <_raise_r>:
 8012df6:	291f      	cmp	r1, #31
 8012df8:	b538      	push	{r3, r4, r5, lr}
 8012dfa:	4604      	mov	r4, r0
 8012dfc:	460d      	mov	r5, r1
 8012dfe:	d904      	bls.n	8012e0a <_raise_r+0x14>
 8012e00:	2316      	movs	r3, #22
 8012e02:	6003      	str	r3, [r0, #0]
 8012e04:	f04f 30ff 	mov.w	r0, #4294967295
 8012e08:	bd38      	pop	{r3, r4, r5, pc}
 8012e0a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012e0c:	b112      	cbz	r2, 8012e14 <_raise_r+0x1e>
 8012e0e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012e12:	b94b      	cbnz	r3, 8012e28 <_raise_r+0x32>
 8012e14:	4620      	mov	r0, r4
 8012e16:	f000 f831 	bl	8012e7c <_getpid_r>
 8012e1a:	462a      	mov	r2, r5
 8012e1c:	4601      	mov	r1, r0
 8012e1e:	4620      	mov	r0, r4
 8012e20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012e24:	f000 b818 	b.w	8012e58 <_kill_r>
 8012e28:	2b01      	cmp	r3, #1
 8012e2a:	d00a      	beq.n	8012e42 <_raise_r+0x4c>
 8012e2c:	1c59      	adds	r1, r3, #1
 8012e2e:	d103      	bne.n	8012e38 <_raise_r+0x42>
 8012e30:	2316      	movs	r3, #22
 8012e32:	6003      	str	r3, [r0, #0]
 8012e34:	2001      	movs	r0, #1
 8012e36:	e7e7      	b.n	8012e08 <_raise_r+0x12>
 8012e38:	2400      	movs	r4, #0
 8012e3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012e3e:	4628      	mov	r0, r5
 8012e40:	4798      	blx	r3
 8012e42:	2000      	movs	r0, #0
 8012e44:	e7e0      	b.n	8012e08 <_raise_r+0x12>
	...

08012e48 <raise>:
 8012e48:	4b02      	ldr	r3, [pc, #8]	; (8012e54 <raise+0xc>)
 8012e4a:	4601      	mov	r1, r0
 8012e4c:	6818      	ldr	r0, [r3, #0]
 8012e4e:	f7ff bfd2 	b.w	8012df6 <_raise_r>
 8012e52:	bf00      	nop
 8012e54:	2400049c 	.word	0x2400049c

08012e58 <_kill_r>:
 8012e58:	b538      	push	{r3, r4, r5, lr}
 8012e5a:	4d07      	ldr	r5, [pc, #28]	; (8012e78 <_kill_r+0x20>)
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	4604      	mov	r4, r0
 8012e60:	4608      	mov	r0, r1
 8012e62:	4611      	mov	r1, r2
 8012e64:	602b      	str	r3, [r5, #0]
 8012e66:	f7f2 fde7 	bl	8005a38 <_kill>
 8012e6a:	1c43      	adds	r3, r0, #1
 8012e6c:	d102      	bne.n	8012e74 <_kill_r+0x1c>
 8012e6e:	682b      	ldr	r3, [r5, #0]
 8012e70:	b103      	cbz	r3, 8012e74 <_kill_r+0x1c>
 8012e72:	6023      	str	r3, [r4, #0]
 8012e74:	bd38      	pop	{r3, r4, r5, pc}
 8012e76:	bf00      	nop
 8012e78:	2400e564 	.word	0x2400e564

08012e7c <_getpid_r>:
 8012e7c:	f7f2 bdda 	b.w	8005a34 <_getpid>

08012e80 <__sread>:
 8012e80:	b510      	push	{r4, lr}
 8012e82:	460c      	mov	r4, r1
 8012e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e88:	f000 f8a8 	bl	8012fdc <_read_r>
 8012e8c:	2800      	cmp	r0, #0
 8012e8e:	bfab      	itete	ge
 8012e90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012e92:	89a3      	ldrhlt	r3, [r4, #12]
 8012e94:	181b      	addge	r3, r3, r0
 8012e96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012e9a:	bfac      	ite	ge
 8012e9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012e9e:	81a3      	strhlt	r3, [r4, #12]
 8012ea0:	bd10      	pop	{r4, pc}

08012ea2 <__swrite>:
 8012ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ea6:	461f      	mov	r7, r3
 8012ea8:	898b      	ldrh	r3, [r1, #12]
 8012eaa:	05db      	lsls	r3, r3, #23
 8012eac:	4605      	mov	r5, r0
 8012eae:	460c      	mov	r4, r1
 8012eb0:	4616      	mov	r6, r2
 8012eb2:	d505      	bpl.n	8012ec0 <__swrite+0x1e>
 8012eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012eb8:	2302      	movs	r3, #2
 8012eba:	2200      	movs	r2, #0
 8012ebc:	f000 f874 	bl	8012fa8 <_lseek_r>
 8012ec0:	89a3      	ldrh	r3, [r4, #12]
 8012ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012ec6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012eca:	81a3      	strh	r3, [r4, #12]
 8012ecc:	4632      	mov	r2, r6
 8012ece:	463b      	mov	r3, r7
 8012ed0:	4628      	mov	r0, r5
 8012ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012ed6:	f000 b823 	b.w	8012f20 <_write_r>

08012eda <__sseek>:
 8012eda:	b510      	push	{r4, lr}
 8012edc:	460c      	mov	r4, r1
 8012ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ee2:	f000 f861 	bl	8012fa8 <_lseek_r>
 8012ee6:	1c43      	adds	r3, r0, #1
 8012ee8:	89a3      	ldrh	r3, [r4, #12]
 8012eea:	bf15      	itete	ne
 8012eec:	6560      	strne	r0, [r4, #84]	; 0x54
 8012eee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012ef2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012ef6:	81a3      	strheq	r3, [r4, #12]
 8012ef8:	bf18      	it	ne
 8012efa:	81a3      	strhne	r3, [r4, #12]
 8012efc:	bd10      	pop	{r4, pc}

08012efe <__sclose>:
 8012efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f02:	f000 b81f 	b.w	8012f44 <_close_r>

08012f06 <__ascii_wctomb>:
 8012f06:	b149      	cbz	r1, 8012f1c <__ascii_wctomb+0x16>
 8012f08:	2aff      	cmp	r2, #255	; 0xff
 8012f0a:	bf85      	ittet	hi
 8012f0c:	238a      	movhi	r3, #138	; 0x8a
 8012f0e:	6003      	strhi	r3, [r0, #0]
 8012f10:	700a      	strbls	r2, [r1, #0]
 8012f12:	f04f 30ff 	movhi.w	r0, #4294967295
 8012f16:	bf98      	it	ls
 8012f18:	2001      	movls	r0, #1
 8012f1a:	4770      	bx	lr
 8012f1c:	4608      	mov	r0, r1
 8012f1e:	4770      	bx	lr

08012f20 <_write_r>:
 8012f20:	b538      	push	{r3, r4, r5, lr}
 8012f22:	4d07      	ldr	r5, [pc, #28]	; (8012f40 <_write_r+0x20>)
 8012f24:	4604      	mov	r4, r0
 8012f26:	4608      	mov	r0, r1
 8012f28:	4611      	mov	r1, r2
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	602a      	str	r2, [r5, #0]
 8012f2e:	461a      	mov	r2, r3
 8012f30:	f7f2 fda0 	bl	8005a74 <_write>
 8012f34:	1c43      	adds	r3, r0, #1
 8012f36:	d102      	bne.n	8012f3e <_write_r+0x1e>
 8012f38:	682b      	ldr	r3, [r5, #0]
 8012f3a:	b103      	cbz	r3, 8012f3e <_write_r+0x1e>
 8012f3c:	6023      	str	r3, [r4, #0]
 8012f3e:	bd38      	pop	{r3, r4, r5, pc}
 8012f40:	2400e564 	.word	0x2400e564

08012f44 <_close_r>:
 8012f44:	b538      	push	{r3, r4, r5, lr}
 8012f46:	4d06      	ldr	r5, [pc, #24]	; (8012f60 <_close_r+0x1c>)
 8012f48:	2300      	movs	r3, #0
 8012f4a:	4604      	mov	r4, r0
 8012f4c:	4608      	mov	r0, r1
 8012f4e:	602b      	str	r3, [r5, #0]
 8012f50:	f7f2 fd9e 	bl	8005a90 <_close>
 8012f54:	1c43      	adds	r3, r0, #1
 8012f56:	d102      	bne.n	8012f5e <_close_r+0x1a>
 8012f58:	682b      	ldr	r3, [r5, #0]
 8012f5a:	b103      	cbz	r3, 8012f5e <_close_r+0x1a>
 8012f5c:	6023      	str	r3, [r4, #0]
 8012f5e:	bd38      	pop	{r3, r4, r5, pc}
 8012f60:	2400e564 	.word	0x2400e564

08012f64 <_fstat_r>:
 8012f64:	b538      	push	{r3, r4, r5, lr}
 8012f66:	4d07      	ldr	r5, [pc, #28]	; (8012f84 <_fstat_r+0x20>)
 8012f68:	2300      	movs	r3, #0
 8012f6a:	4604      	mov	r4, r0
 8012f6c:	4608      	mov	r0, r1
 8012f6e:	4611      	mov	r1, r2
 8012f70:	602b      	str	r3, [r5, #0]
 8012f72:	f7f2 fd91 	bl	8005a98 <_fstat>
 8012f76:	1c43      	adds	r3, r0, #1
 8012f78:	d102      	bne.n	8012f80 <_fstat_r+0x1c>
 8012f7a:	682b      	ldr	r3, [r5, #0]
 8012f7c:	b103      	cbz	r3, 8012f80 <_fstat_r+0x1c>
 8012f7e:	6023      	str	r3, [r4, #0]
 8012f80:	bd38      	pop	{r3, r4, r5, pc}
 8012f82:	bf00      	nop
 8012f84:	2400e564 	.word	0x2400e564

08012f88 <_isatty_r>:
 8012f88:	b538      	push	{r3, r4, r5, lr}
 8012f8a:	4d06      	ldr	r5, [pc, #24]	; (8012fa4 <_isatty_r+0x1c>)
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	4604      	mov	r4, r0
 8012f90:	4608      	mov	r0, r1
 8012f92:	602b      	str	r3, [r5, #0]
 8012f94:	f7f2 fd86 	bl	8005aa4 <_isatty>
 8012f98:	1c43      	adds	r3, r0, #1
 8012f9a:	d102      	bne.n	8012fa2 <_isatty_r+0x1a>
 8012f9c:	682b      	ldr	r3, [r5, #0]
 8012f9e:	b103      	cbz	r3, 8012fa2 <_isatty_r+0x1a>
 8012fa0:	6023      	str	r3, [r4, #0]
 8012fa2:	bd38      	pop	{r3, r4, r5, pc}
 8012fa4:	2400e564 	.word	0x2400e564

08012fa8 <_lseek_r>:
 8012fa8:	b538      	push	{r3, r4, r5, lr}
 8012faa:	4d07      	ldr	r5, [pc, #28]	; (8012fc8 <_lseek_r+0x20>)
 8012fac:	4604      	mov	r4, r0
 8012fae:	4608      	mov	r0, r1
 8012fb0:	4611      	mov	r1, r2
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	602a      	str	r2, [r5, #0]
 8012fb6:	461a      	mov	r2, r3
 8012fb8:	f7f2 fd76 	bl	8005aa8 <_lseek>
 8012fbc:	1c43      	adds	r3, r0, #1
 8012fbe:	d102      	bne.n	8012fc6 <_lseek_r+0x1e>
 8012fc0:	682b      	ldr	r3, [r5, #0]
 8012fc2:	b103      	cbz	r3, 8012fc6 <_lseek_r+0x1e>
 8012fc4:	6023      	str	r3, [r4, #0]
 8012fc6:	bd38      	pop	{r3, r4, r5, pc}
 8012fc8:	2400e564 	.word	0x2400e564

08012fcc <_malloc_usable_size_r>:
 8012fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012fd0:	1f18      	subs	r0, r3, #4
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	bfbc      	itt	lt
 8012fd6:	580b      	ldrlt	r3, [r1, r0]
 8012fd8:	18c0      	addlt	r0, r0, r3
 8012fda:	4770      	bx	lr

08012fdc <_read_r>:
 8012fdc:	b538      	push	{r3, r4, r5, lr}
 8012fde:	4d07      	ldr	r5, [pc, #28]	; (8012ffc <_read_r+0x20>)
 8012fe0:	4604      	mov	r4, r0
 8012fe2:	4608      	mov	r0, r1
 8012fe4:	4611      	mov	r1, r2
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	602a      	str	r2, [r5, #0]
 8012fea:	461a      	mov	r2, r3
 8012fec:	f7f2 fd34 	bl	8005a58 <_read>
 8012ff0:	1c43      	adds	r3, r0, #1
 8012ff2:	d102      	bne.n	8012ffa <_read_r+0x1e>
 8012ff4:	682b      	ldr	r3, [r5, #0]
 8012ff6:	b103      	cbz	r3, 8012ffa <_read_r+0x1e>
 8012ff8:	6023      	str	r3, [r4, #0]
 8012ffa:	bd38      	pop	{r3, r4, r5, pc}
 8012ffc:	2400e564 	.word	0x2400e564

08013000 <exp>:
 8013000:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8013002:	ee10 3a90 	vmov	r3, s1
 8013006:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 801300a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 801300e:	18a2      	adds	r2, r4, r2
 8013010:	2a3e      	cmp	r2, #62	; 0x3e
 8013012:	ee10 1a10 	vmov	r1, s0
 8013016:	d922      	bls.n	801305e <exp+0x5e>
 8013018:	2a00      	cmp	r2, #0
 801301a:	da06      	bge.n	801302a <exp+0x2a>
 801301c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8013020:	ee30 0b07 	vadd.f64	d0, d0, d7
 8013024:	b004      	add	sp, #16
 8013026:	bcf0      	pop	{r4, r5, r6, r7}
 8013028:	4770      	bx	lr
 801302a:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 801302e:	f04f 0000 	mov.w	r0, #0
 8013032:	d913      	bls.n	801305c <exp+0x5c>
 8013034:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8013038:	bf08      	it	eq
 801303a:	4281      	cmpeq	r1, r0
 801303c:	f000 80a0 	beq.w	8013180 <exp+0x180>
 8013040:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8013044:	4294      	cmp	r4, r2
 8013046:	d0e9      	beq.n	801301c <exp+0x1c>
 8013048:	4283      	cmp	r3, r0
 801304a:	da03      	bge.n	8013054 <exp+0x54>
 801304c:	b004      	add	sp, #16
 801304e:	bcf0      	pop	{r4, r5, r6, r7}
 8013050:	f000 b8c6 	b.w	80131e0 <__math_uflow>
 8013054:	b004      	add	sp, #16
 8013056:	bcf0      	pop	{r4, r5, r6, r7}
 8013058:	f000 b8ca 	b.w	80131f0 <__math_oflow>
 801305c:	4604      	mov	r4, r0
 801305e:	4950      	ldr	r1, [pc, #320]	; (80131a0 <exp+0x1a0>)
 8013060:	ed91 6b02 	vldr	d6, [r1, #8]
 8013064:	ed91 5b00 	vldr	d5, [r1]
 8013068:	eeb0 7b46 	vmov.f64	d7, d6
 801306c:	eea5 7b00 	vfma.f64	d7, d5, d0
 8013070:	ee17 5a10 	vmov	r5, s14
 8013074:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013078:	ed91 6b04 	vldr	d6, [r1, #16]
 801307c:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8013080:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013084:	ed91 6b06 	vldr	d6, [r1, #24]
 8013088:	18d8      	adds	r0, r3, r3
 801308a:	f100 030f 	add.w	r3, r0, #15
 801308e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8013092:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013096:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 801309a:	ee20 7b00 	vmul.f64	d7, d0, d0
 801309e:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 80130a2:	ed91 5b08 	vldr	d5, [r1, #32]
 80130a6:	ee30 6b06 	vadd.f64	d6, d0, d6
 80130aa:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 80130ae:	eea4 5b00 	vfma.f64	d5, d4, d0
 80130b2:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 80130b6:	eea5 6b07 	vfma.f64	d6, d5, d7
 80130ba:	ee27 7b07 	vmul.f64	d7, d7, d7
 80130be:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 80130c2:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 80130c6:	f8d2 c004 	ldr.w	ip, [r2, #4]
 80130ca:	eea4 5b00 	vfma.f64	d5, d4, d0
 80130ce:	2600      	movs	r6, #0
 80130d0:	19f2      	adds	r2, r6, r7
 80130d2:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 80130d6:	eea7 6b05 	vfma.f64	d6, d7, d5
 80130da:	2c00      	cmp	r4, #0
 80130dc:	d14b      	bne.n	8013176 <exp+0x176>
 80130de:	42b5      	cmp	r5, r6
 80130e0:	db10      	blt.n	8013104 <exp+0x104>
 80130e2:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 80130e6:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8013188 <exp+0x188>
 80130ea:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 80130ee:	4610      	mov	r0, r2
 80130f0:	ec41 0b10 	vmov	d0, r0, r1
 80130f4:	eea6 0b00 	vfma.f64	d0, d6, d0
 80130f8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80130fc:	b004      	add	sp, #16
 80130fe:	bcf0      	pop	{r4, r5, r6, r7}
 8013100:	f000 b8ae 	b.w	8013260 <__math_check_oflow>
 8013104:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8013108:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 801310c:	4610      	mov	r0, r2
 801310e:	ec41 0b17 	vmov	d7, r0, r1
 8013112:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8013116:	ee26 6b07 	vmul.f64	d6, d6, d7
 801311a:	ee37 5b06 	vadd.f64	d5, d7, d6
 801311e:	eeb4 5bc4 	vcmpe.f64	d5, d4
 8013122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013126:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013190 <exp+0x190>
 801312a:	d51e      	bpl.n	801316a <exp+0x16a>
 801312c:	ee35 3b04 	vadd.f64	d3, d5, d4
 8013130:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013134:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013138:	ee34 6b43 	vsub.f64	d6, d4, d3
 801313c:	ee36 5b05 	vadd.f64	d5, d6, d5
 8013140:	ee35 5b07 	vadd.f64	d5, d5, d7
 8013144:	ee35 5b03 	vadd.f64	d5, d5, d3
 8013148:	ee35 5b44 	vsub.f64	d5, d5, d4
 801314c:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8013150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013154:	d101      	bne.n	801315a <exp+0x15a>
 8013156:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8013198 <exp+0x198>
 801315a:	ed8d 0b00 	vstr	d0, [sp]
 801315e:	ed9d 7b00 	vldr	d7, [sp]
 8013162:	ee27 7b00 	vmul.f64	d7, d7, d0
 8013166:	ed8d 7b02 	vstr	d7, [sp, #8]
 801316a:	ee25 0b00 	vmul.f64	d0, d5, d0
 801316e:	b004      	add	sp, #16
 8013170:	bcf0      	pop	{r4, r5, r6, r7}
 8013172:	f000 b86c 	b.w	801324e <__math_check_uflow>
 8013176:	ec43 2b10 	vmov	d0, r2, r3
 801317a:	eea6 0b00 	vfma.f64	d0, d6, d0
 801317e:	e751      	b.n	8013024 <exp+0x24>
 8013180:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8013198 <exp+0x198>
 8013184:	e74e      	b.n	8013024 <exp+0x24>
 8013186:	bf00      	nop
 8013188:	00000000 	.word	0x00000000
 801318c:	7f000000 	.word	0x7f000000
 8013190:	00000000 	.word	0x00000000
 8013194:	00100000 	.word	0x00100000
	...
 80131a0:	0801d9b0 	.word	0x0801d9b0

080131a4 <with_errno>:
 80131a4:	b513      	push	{r0, r1, r4, lr}
 80131a6:	4604      	mov	r4, r0
 80131a8:	ed8d 0b00 	vstr	d0, [sp]
 80131ac:	f7fc ff4c 	bl	8010048 <__errno>
 80131b0:	ed9d 0b00 	vldr	d0, [sp]
 80131b4:	6004      	str	r4, [r0, #0]
 80131b6:	b002      	add	sp, #8
 80131b8:	bd10      	pop	{r4, pc}

080131ba <xflow>:
 80131ba:	b082      	sub	sp, #8
 80131bc:	b158      	cbz	r0, 80131d6 <xflow+0x1c>
 80131be:	eeb1 7b40 	vneg.f64	d7, d0
 80131c2:	ed8d 7b00 	vstr	d7, [sp]
 80131c6:	ed9d 7b00 	vldr	d7, [sp]
 80131ca:	2022      	movs	r0, #34	; 0x22
 80131cc:	ee20 0b07 	vmul.f64	d0, d0, d7
 80131d0:	b002      	add	sp, #8
 80131d2:	f7ff bfe7 	b.w	80131a4 <with_errno>
 80131d6:	eeb0 7b40 	vmov.f64	d7, d0
 80131da:	e7f2      	b.n	80131c2 <xflow+0x8>
 80131dc:	0000      	movs	r0, r0
	...

080131e0 <__math_uflow>:
 80131e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80131e8 <__math_uflow+0x8>
 80131e4:	f7ff bfe9 	b.w	80131ba <xflow>
 80131e8:	00000000 	.word	0x00000000
 80131ec:	10000000 	.word	0x10000000

080131f0 <__math_oflow>:
 80131f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80131f8 <__math_oflow+0x8>
 80131f4:	f7ff bfe1 	b.w	80131ba <xflow>
 80131f8:	00000000 	.word	0x00000000
 80131fc:	70000000 	.word	0x70000000

08013200 <__math_divzero>:
 8013200:	b082      	sub	sp, #8
 8013202:	2800      	cmp	r0, #0
 8013204:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8013208:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 801320c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8013210:	ed8d 7b00 	vstr	d7, [sp]
 8013214:	ed9d 0b00 	vldr	d0, [sp]
 8013218:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8013228 <__math_divzero+0x28>
 801321c:	2022      	movs	r0, #34	; 0x22
 801321e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8013222:	b002      	add	sp, #8
 8013224:	f7ff bfbe 	b.w	80131a4 <with_errno>
	...

08013230 <__math_invalid>:
 8013230:	eeb0 7b40 	vmov.f64	d7, d0
 8013234:	eeb4 7b47 	vcmp.f64	d7, d7
 8013238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801323c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8013240:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8013244:	d602      	bvs.n	801324c <__math_invalid+0x1c>
 8013246:	2021      	movs	r0, #33	; 0x21
 8013248:	f7ff bfac 	b.w	80131a4 <with_errno>
 801324c:	4770      	bx	lr

0801324e <__math_check_uflow>:
 801324e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8013252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013256:	d102      	bne.n	801325e <__math_check_uflow+0x10>
 8013258:	2022      	movs	r0, #34	; 0x22
 801325a:	f7ff bfa3 	b.w	80131a4 <with_errno>
 801325e:	4770      	bx	lr

08013260 <__math_check_oflow>:
 8013260:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8013280 <__math_check_oflow+0x20>
 8013264:	eeb0 7bc0 	vabs.f64	d7, d0
 8013268:	eeb4 7b46 	vcmp.f64	d7, d6
 801326c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013270:	dd02      	ble.n	8013278 <__math_check_oflow+0x18>
 8013272:	2022      	movs	r0, #34	; 0x22
 8013274:	f7ff bf96 	b.w	80131a4 <with_errno>
 8013278:	4770      	bx	lr
 801327a:	bf00      	nop
 801327c:	f3af 8000 	nop.w
 8013280:	ffffffff 	.word	0xffffffff
 8013284:	7fefffff 	.word	0x7fefffff

08013288 <cos>:
 8013288:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801328a:	eeb0 7b40 	vmov.f64	d7, d0
 801328e:	ee17 3a90 	vmov	r3, s15
 8013292:	4a21      	ldr	r2, [pc, #132]	; (8013318 <cos+0x90>)
 8013294:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013298:	4293      	cmp	r3, r2
 801329a:	dc06      	bgt.n	80132aa <cos+0x22>
 801329c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8013310 <cos+0x88>
 80132a0:	b005      	add	sp, #20
 80132a2:	f85d eb04 	ldr.w	lr, [sp], #4
 80132a6:	f000 ba6f 	b.w	8013788 <__kernel_cos>
 80132aa:	4a1c      	ldr	r2, [pc, #112]	; (801331c <cos+0x94>)
 80132ac:	4293      	cmp	r3, r2
 80132ae:	dd04      	ble.n	80132ba <cos+0x32>
 80132b0:	ee30 0b40 	vsub.f64	d0, d0, d0
 80132b4:	b005      	add	sp, #20
 80132b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80132ba:	4668      	mov	r0, sp
 80132bc:	f000 f920 	bl	8013500 <__ieee754_rem_pio2>
 80132c0:	f000 0003 	and.w	r0, r0, #3
 80132c4:	2801      	cmp	r0, #1
 80132c6:	d009      	beq.n	80132dc <cos+0x54>
 80132c8:	2802      	cmp	r0, #2
 80132ca:	d010      	beq.n	80132ee <cos+0x66>
 80132cc:	b9b0      	cbnz	r0, 80132fc <cos+0x74>
 80132ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132d2:	ed9d 0b00 	vldr	d0, [sp]
 80132d6:	f000 fa57 	bl	8013788 <__kernel_cos>
 80132da:	e7eb      	b.n	80132b4 <cos+0x2c>
 80132dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132e0:	ed9d 0b00 	vldr	d0, [sp]
 80132e4:	f000 fd54 	bl	8013d90 <__kernel_sin>
 80132e8:	eeb1 0b40 	vneg.f64	d0, d0
 80132ec:	e7e2      	b.n	80132b4 <cos+0x2c>
 80132ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132f2:	ed9d 0b00 	vldr	d0, [sp]
 80132f6:	f000 fa47 	bl	8013788 <__kernel_cos>
 80132fa:	e7f5      	b.n	80132e8 <cos+0x60>
 80132fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013300:	ed9d 0b00 	vldr	d0, [sp]
 8013304:	2001      	movs	r0, #1
 8013306:	f000 fd43 	bl	8013d90 <__kernel_sin>
 801330a:	e7d3      	b.n	80132b4 <cos+0x2c>
 801330c:	f3af 8000 	nop.w
	...
 8013318:	3fe921fb 	.word	0x3fe921fb
 801331c:	7fefffff 	.word	0x7fefffff

08013320 <sin>:
 8013320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013322:	eeb0 7b40 	vmov.f64	d7, d0
 8013326:	ee17 3a90 	vmov	r3, s15
 801332a:	4a21      	ldr	r2, [pc, #132]	; (80133b0 <sin+0x90>)
 801332c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013330:	4293      	cmp	r3, r2
 8013332:	dc07      	bgt.n	8013344 <sin+0x24>
 8013334:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 80133a8 <sin+0x88>
 8013338:	2000      	movs	r0, #0
 801333a:	b005      	add	sp, #20
 801333c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013340:	f000 bd26 	b.w	8013d90 <__kernel_sin>
 8013344:	4a1b      	ldr	r2, [pc, #108]	; (80133b4 <sin+0x94>)
 8013346:	4293      	cmp	r3, r2
 8013348:	dd04      	ble.n	8013354 <sin+0x34>
 801334a:	ee30 0b40 	vsub.f64	d0, d0, d0
 801334e:	b005      	add	sp, #20
 8013350:	f85d fb04 	ldr.w	pc, [sp], #4
 8013354:	4668      	mov	r0, sp
 8013356:	f000 f8d3 	bl	8013500 <__ieee754_rem_pio2>
 801335a:	f000 0003 	and.w	r0, r0, #3
 801335e:	2801      	cmp	r0, #1
 8013360:	d00a      	beq.n	8013378 <sin+0x58>
 8013362:	2802      	cmp	r0, #2
 8013364:	d00f      	beq.n	8013386 <sin+0x66>
 8013366:	b9c0      	cbnz	r0, 801339a <sin+0x7a>
 8013368:	ed9d 1b02 	vldr	d1, [sp, #8]
 801336c:	ed9d 0b00 	vldr	d0, [sp]
 8013370:	2001      	movs	r0, #1
 8013372:	f000 fd0d 	bl	8013d90 <__kernel_sin>
 8013376:	e7ea      	b.n	801334e <sin+0x2e>
 8013378:	ed9d 1b02 	vldr	d1, [sp, #8]
 801337c:	ed9d 0b00 	vldr	d0, [sp]
 8013380:	f000 fa02 	bl	8013788 <__kernel_cos>
 8013384:	e7e3      	b.n	801334e <sin+0x2e>
 8013386:	ed9d 1b02 	vldr	d1, [sp, #8]
 801338a:	ed9d 0b00 	vldr	d0, [sp]
 801338e:	2001      	movs	r0, #1
 8013390:	f000 fcfe 	bl	8013d90 <__kernel_sin>
 8013394:	eeb1 0b40 	vneg.f64	d0, d0
 8013398:	e7d9      	b.n	801334e <sin+0x2e>
 801339a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801339e:	ed9d 0b00 	vldr	d0, [sp]
 80133a2:	f000 f9f1 	bl	8013788 <__kernel_cos>
 80133a6:	e7f5      	b.n	8013394 <sin+0x74>
	...
 80133b0:	3fe921fb 	.word	0x3fe921fb
 80133b4:	7fefffff 	.word	0x7fefffff

080133b8 <log10>:
 80133b8:	b508      	push	{r3, lr}
 80133ba:	ed2d 8b02 	vpush	{d8}
 80133be:	eeb0 8b40 	vmov.f64	d8, d0
 80133c2:	f000 f82d 	bl	8013420 <__ieee754_log10>
 80133c6:	eeb4 8b48 	vcmp.f64	d8, d8
 80133ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ce:	d60f      	bvs.n	80133f0 <log10+0x38>
 80133d0:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80133d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133d8:	d80a      	bhi.n	80133f0 <log10+0x38>
 80133da:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80133de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133e2:	d108      	bne.n	80133f6 <log10+0x3e>
 80133e4:	f7fc fe30 	bl	8010048 <__errno>
 80133e8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013410 <log10+0x58>
 80133ec:	2322      	movs	r3, #34	; 0x22
 80133ee:	6003      	str	r3, [r0, #0]
 80133f0:	ecbd 8b02 	vpop	{d8}
 80133f4:	bd08      	pop	{r3, pc}
 80133f6:	f7fc fe27 	bl	8010048 <__errno>
 80133fa:	ecbd 8b02 	vpop	{d8}
 80133fe:	2321      	movs	r3, #33	; 0x21
 8013400:	6003      	str	r3, [r0, #0]
 8013402:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013406:	4804      	ldr	r0, [pc, #16]	; (8013418 <log10+0x60>)
 8013408:	f000 be92 	b.w	8014130 <nan>
 801340c:	f3af 8000 	nop.w
 8013410:	00000000 	.word	0x00000000
 8013414:	fff00000 	.word	0xfff00000
 8013418:	0801d75a 	.word	0x0801d75a
 801341c:	00000000 	.word	0x00000000

08013420 <__ieee754_log10>:
 8013420:	b510      	push	{r4, lr}
 8013422:	ee10 3a90 	vmov	r3, s1
 8013426:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801342a:	ed2d 8b02 	vpush	{d8}
 801342e:	da21      	bge.n	8013474 <__ieee754_log10+0x54>
 8013430:	ee10 1a10 	vmov	r1, s0
 8013434:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8013438:	430a      	orrs	r2, r1
 801343a:	d108      	bne.n	801344e <__ieee754_log10+0x2e>
 801343c:	ed9f 6b22 	vldr	d6, [pc, #136]	; 80134c8 <__ieee754_log10+0xa8>
 8013440:	ed9f 7b23 	vldr	d7, [pc, #140]	; 80134d0 <__ieee754_log10+0xb0>
 8013444:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8013448:	ecbd 8b02 	vpop	{d8}
 801344c:	bd10      	pop	{r4, pc}
 801344e:	2b00      	cmp	r3, #0
 8013450:	da02      	bge.n	8013458 <__ieee754_log10+0x38>
 8013452:	ee30 6b40 	vsub.f64	d6, d0, d0
 8013456:	e7f3      	b.n	8013440 <__ieee754_log10+0x20>
 8013458:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80134d8 <__ieee754_log10+0xb8>
 801345c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013460:	ee10 3a90 	vmov	r3, s1
 8013464:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8013468:	4923      	ldr	r1, [pc, #140]	; (80134f8 <__ieee754_log10+0xd8>)
 801346a:	428b      	cmp	r3, r1
 801346c:	dd04      	ble.n	8013478 <__ieee754_log10+0x58>
 801346e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8013472:	e7e9      	b.n	8013448 <__ieee754_log10+0x28>
 8013474:	2200      	movs	r2, #0
 8013476:	e7f7      	b.n	8013468 <__ieee754_log10+0x48>
 8013478:	1518      	asrs	r0, r3, #20
 801347a:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 801347e:	4410      	add	r0, r2
 8013480:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8013484:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8013488:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 801348c:	ee08 3a10 	vmov	s16, r3
 8013490:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8013494:	ec53 2b10 	vmov	r2, r3, d0
 8013498:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801349c:	ec43 2b10 	vmov	d0, r2, r3
 80134a0:	f000 fcce 	bl	8013e40 <log>
 80134a4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80134e0 <__ieee754_log10+0xc0>
 80134a8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80134ac:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80134e8 <__ieee754_log10+0xc8>
 80134b0:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 80134b4:	eea8 0b07 	vfma.f64	d0, d8, d7
 80134b8:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80134f0 <__ieee754_log10+0xd0>
 80134bc:	eea8 0b07 	vfma.f64	d0, d8, d7
 80134c0:	e7c2      	b.n	8013448 <__ieee754_log10+0x28>
 80134c2:	bf00      	nop
 80134c4:	f3af 8000 	nop.w
 80134c8:	00000000 	.word	0x00000000
 80134cc:	c3500000 	.word	0xc3500000
	...
 80134dc:	43500000 	.word	0x43500000
 80134e0:	1526e50e 	.word	0x1526e50e
 80134e4:	3fdbcb7b 	.word	0x3fdbcb7b
 80134e8:	11f12b36 	.word	0x11f12b36
 80134ec:	3d59fef3 	.word	0x3d59fef3
 80134f0:	509f6000 	.word	0x509f6000
 80134f4:	3fd34413 	.word	0x3fd34413
 80134f8:	7fefffff 	.word	0x7fefffff
 80134fc:	00000000 	.word	0x00000000

08013500 <__ieee754_rem_pio2>:
 8013500:	b570      	push	{r4, r5, r6, lr}
 8013502:	eeb0 7b40 	vmov.f64	d7, d0
 8013506:	ee17 5a90 	vmov	r5, s15
 801350a:	4b99      	ldr	r3, [pc, #612]	; (8013770 <__ieee754_rem_pio2+0x270>)
 801350c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013510:	429e      	cmp	r6, r3
 8013512:	b088      	sub	sp, #32
 8013514:	4604      	mov	r4, r0
 8013516:	dc07      	bgt.n	8013528 <__ieee754_rem_pio2+0x28>
 8013518:	2200      	movs	r2, #0
 801351a:	2300      	movs	r3, #0
 801351c:	ed84 0b00 	vstr	d0, [r4]
 8013520:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8013524:	2000      	movs	r0, #0
 8013526:	e01b      	b.n	8013560 <__ieee754_rem_pio2+0x60>
 8013528:	4b92      	ldr	r3, [pc, #584]	; (8013774 <__ieee754_rem_pio2+0x274>)
 801352a:	429e      	cmp	r6, r3
 801352c:	dc3b      	bgt.n	80135a6 <__ieee754_rem_pio2+0xa6>
 801352e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8013532:	2d00      	cmp	r5, #0
 8013534:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8013730 <__ieee754_rem_pio2+0x230>
 8013538:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 801353c:	dd19      	ble.n	8013572 <__ieee754_rem_pio2+0x72>
 801353e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8013542:	429e      	cmp	r6, r3
 8013544:	d00e      	beq.n	8013564 <__ieee754_rem_pio2+0x64>
 8013546:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8013738 <__ieee754_rem_pio2+0x238>
 801354a:	ee37 5b46 	vsub.f64	d5, d7, d6
 801354e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013552:	ed84 5b00 	vstr	d5, [r4]
 8013556:	ee37 7b46 	vsub.f64	d7, d7, d6
 801355a:	ed84 7b02 	vstr	d7, [r4, #8]
 801355e:	2001      	movs	r0, #1
 8013560:	b008      	add	sp, #32
 8013562:	bd70      	pop	{r4, r5, r6, pc}
 8013564:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8013740 <__ieee754_rem_pio2+0x240>
 8013568:	ee37 7b46 	vsub.f64	d7, d7, d6
 801356c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8013748 <__ieee754_rem_pio2+0x248>
 8013570:	e7eb      	b.n	801354a <__ieee754_rem_pio2+0x4a>
 8013572:	429e      	cmp	r6, r3
 8013574:	ee30 7b06 	vadd.f64	d7, d0, d6
 8013578:	d00e      	beq.n	8013598 <__ieee754_rem_pio2+0x98>
 801357a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8013738 <__ieee754_rem_pio2+0x238>
 801357e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8013582:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013586:	ed84 5b00 	vstr	d5, [r4]
 801358a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801358e:	f04f 30ff 	mov.w	r0, #4294967295
 8013592:	ed84 7b02 	vstr	d7, [r4, #8]
 8013596:	e7e3      	b.n	8013560 <__ieee754_rem_pio2+0x60>
 8013598:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8013740 <__ieee754_rem_pio2+0x240>
 801359c:	ee37 7b06 	vadd.f64	d7, d7, d6
 80135a0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8013748 <__ieee754_rem_pio2+0x248>
 80135a4:	e7eb      	b.n	801357e <__ieee754_rem_pio2+0x7e>
 80135a6:	4b74      	ldr	r3, [pc, #464]	; (8013778 <__ieee754_rem_pio2+0x278>)
 80135a8:	429e      	cmp	r6, r3
 80135aa:	dc70      	bgt.n	801368e <__ieee754_rem_pio2+0x18e>
 80135ac:	f000 fd40 	bl	8014030 <fabs>
 80135b0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80135b4:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8013750 <__ieee754_rem_pio2+0x250>
 80135b8:	eea0 7b06 	vfma.f64	d7, d0, d6
 80135bc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80135c0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80135c4:	ee17 0a90 	vmov	r0, s15
 80135c8:	eeb1 4b45 	vneg.f64	d4, d5
 80135cc:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8013730 <__ieee754_rem_pio2+0x230>
 80135d0:	eea5 0b47 	vfms.f64	d0, d5, d7
 80135d4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8013738 <__ieee754_rem_pio2+0x238>
 80135d8:	281f      	cmp	r0, #31
 80135da:	ee25 7b07 	vmul.f64	d7, d5, d7
 80135de:	ee30 6b47 	vsub.f64	d6, d0, d7
 80135e2:	dc08      	bgt.n	80135f6 <__ieee754_rem_pio2+0xf6>
 80135e4:	4b65      	ldr	r3, [pc, #404]	; (801377c <__ieee754_rem_pio2+0x27c>)
 80135e6:	1e42      	subs	r2, r0, #1
 80135e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80135ec:	42b3      	cmp	r3, r6
 80135ee:	d002      	beq.n	80135f6 <__ieee754_rem_pio2+0xf6>
 80135f0:	ed84 6b00 	vstr	d6, [r4]
 80135f4:	e026      	b.n	8013644 <__ieee754_rem_pio2+0x144>
 80135f6:	ee16 3a90 	vmov	r3, s13
 80135fa:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80135fe:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8013602:	2b10      	cmp	r3, #16
 8013604:	ea4f 5226 	mov.w	r2, r6, asr #20
 8013608:	ddf2      	ble.n	80135f0 <__ieee754_rem_pio2+0xf0>
 801360a:	eeb0 6b40 	vmov.f64	d6, d0
 801360e:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8013740 <__ieee754_rem_pio2+0x240>
 8013612:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8013748 <__ieee754_rem_pio2+0x248>
 8013616:	eea4 6b07 	vfma.f64	d6, d4, d7
 801361a:	ee30 0b46 	vsub.f64	d0, d0, d6
 801361e:	eea4 0b07 	vfma.f64	d0, d4, d7
 8013622:	eeb0 7b40 	vmov.f64	d7, d0
 8013626:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801362a:	ee36 3b47 	vsub.f64	d3, d6, d7
 801362e:	ee13 3a90 	vmov	r3, s7
 8013632:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8013636:	1ad3      	subs	r3, r2, r3
 8013638:	2b31      	cmp	r3, #49	; 0x31
 801363a:	dc17      	bgt.n	801366c <__ieee754_rem_pio2+0x16c>
 801363c:	eeb0 0b46 	vmov.f64	d0, d6
 8013640:	ed84 3b00 	vstr	d3, [r4]
 8013644:	ed94 6b00 	vldr	d6, [r4]
 8013648:	2d00      	cmp	r5, #0
 801364a:	ee30 0b46 	vsub.f64	d0, d0, d6
 801364e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013652:	ed84 0b02 	vstr	d0, [r4, #8]
 8013656:	da83      	bge.n	8013560 <__ieee754_rem_pio2+0x60>
 8013658:	eeb1 6b46 	vneg.f64	d6, d6
 801365c:	eeb1 0b40 	vneg.f64	d0, d0
 8013660:	ed84 6b00 	vstr	d6, [r4]
 8013664:	ed84 0b02 	vstr	d0, [r4, #8]
 8013668:	4240      	negs	r0, r0
 801366a:	e779      	b.n	8013560 <__ieee754_rem_pio2+0x60>
 801366c:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8013758 <__ieee754_rem_pio2+0x258>
 8013670:	eeb0 0b46 	vmov.f64	d0, d6
 8013674:	eea4 0b03 	vfma.f64	d0, d4, d3
 8013678:	ee36 7b40 	vsub.f64	d7, d6, d0
 801367c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8013760 <__ieee754_rem_pio2+0x260>
 8013680:	eea4 7b03 	vfma.f64	d7, d4, d3
 8013684:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8013688:	ee30 6b47 	vsub.f64	d6, d0, d7
 801368c:	e7b0      	b.n	80135f0 <__ieee754_rem_pio2+0xf0>
 801368e:	4b3c      	ldr	r3, [pc, #240]	; (8013780 <__ieee754_rem_pio2+0x280>)
 8013690:	429e      	cmp	r6, r3
 8013692:	dd06      	ble.n	80136a2 <__ieee754_rem_pio2+0x1a2>
 8013694:	ee30 7b40 	vsub.f64	d7, d0, d0
 8013698:	ed80 7b02 	vstr	d7, [r0, #8]
 801369c:	ed80 7b00 	vstr	d7, [r0]
 80136a0:	e740      	b.n	8013524 <__ieee754_rem_pio2+0x24>
 80136a2:	1532      	asrs	r2, r6, #20
 80136a4:	ee10 0a10 	vmov	r0, s0
 80136a8:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 80136ac:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 80136b0:	ec41 0b17 	vmov	d7, r0, r1
 80136b4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80136b8:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8013768 <__ieee754_rem_pio2+0x268>
 80136bc:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80136c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80136c4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80136c8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80136cc:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80136d0:	a902      	add	r1, sp, #8
 80136d2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80136d6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80136da:	ed8d 6b04 	vstr	d6, [sp, #16]
 80136de:	ee27 7b05 	vmul.f64	d7, d7, d5
 80136e2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80136e6:	2603      	movs	r6, #3
 80136e8:	4608      	mov	r0, r1
 80136ea:	ed91 7b04 	vldr	d7, [r1, #16]
 80136ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80136f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136f6:	4633      	mov	r3, r6
 80136f8:	f1a1 0108 	sub.w	r1, r1, #8
 80136fc:	f106 36ff 	add.w	r6, r6, #4294967295
 8013700:	d0f3      	beq.n	80136ea <__ieee754_rem_pio2+0x1ea>
 8013702:	4920      	ldr	r1, [pc, #128]	; (8013784 <__ieee754_rem_pio2+0x284>)
 8013704:	9101      	str	r1, [sp, #4]
 8013706:	2102      	movs	r1, #2
 8013708:	9100      	str	r1, [sp, #0]
 801370a:	4621      	mov	r1, r4
 801370c:	f000 f8a8 	bl	8013860 <__kernel_rem_pio2>
 8013710:	2d00      	cmp	r5, #0
 8013712:	f6bf af25 	bge.w	8013560 <__ieee754_rem_pio2+0x60>
 8013716:	ed94 7b00 	vldr	d7, [r4]
 801371a:	eeb1 7b47 	vneg.f64	d7, d7
 801371e:	ed84 7b00 	vstr	d7, [r4]
 8013722:	ed94 7b02 	vldr	d7, [r4, #8]
 8013726:	eeb1 7b47 	vneg.f64	d7, d7
 801372a:	ed84 7b02 	vstr	d7, [r4, #8]
 801372e:	e79b      	b.n	8013668 <__ieee754_rem_pio2+0x168>
 8013730:	54400000 	.word	0x54400000
 8013734:	3ff921fb 	.word	0x3ff921fb
 8013738:	1a626331 	.word	0x1a626331
 801373c:	3dd0b461 	.word	0x3dd0b461
 8013740:	1a600000 	.word	0x1a600000
 8013744:	3dd0b461 	.word	0x3dd0b461
 8013748:	2e037073 	.word	0x2e037073
 801374c:	3ba3198a 	.word	0x3ba3198a
 8013750:	6dc9c883 	.word	0x6dc9c883
 8013754:	3fe45f30 	.word	0x3fe45f30
 8013758:	2e000000 	.word	0x2e000000
 801375c:	3ba3198a 	.word	0x3ba3198a
 8013760:	252049c1 	.word	0x252049c1
 8013764:	397b839a 	.word	0x397b839a
 8013768:	00000000 	.word	0x00000000
 801376c:	41700000 	.word	0x41700000
 8013770:	3fe921fb 	.word	0x3fe921fb
 8013774:	4002d97b 	.word	0x4002d97b
 8013778:	413921fb 	.word	0x413921fb
 801377c:	0801e220 	.word	0x0801e220
 8013780:	7fefffff 	.word	0x7fefffff
 8013784:	0801e2a0 	.word	0x0801e2a0

08013788 <__kernel_cos>:
 8013788:	ee10 1a90 	vmov	r1, s1
 801378c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8013790:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013794:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8013798:	da05      	bge.n	80137a6 <__kernel_cos+0x1e>
 801379a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801379e:	ee17 3a90 	vmov	r3, s15
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d03d      	beq.n	8013822 <__kernel_cos+0x9a>
 80137a6:	ee20 3b00 	vmul.f64	d3, d0, d0
 80137aa:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8013828 <__kernel_cos+0xa0>
 80137ae:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8013830 <__kernel_cos+0xa8>
 80137b2:	eea3 6b07 	vfma.f64	d6, d3, d7
 80137b6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8013838 <__kernel_cos+0xb0>
 80137ba:	eea6 7b03 	vfma.f64	d7, d6, d3
 80137be:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8013840 <__kernel_cos+0xb8>
 80137c2:	eea7 6b03 	vfma.f64	d6, d7, d3
 80137c6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8013848 <__kernel_cos+0xc0>
 80137ca:	4b23      	ldr	r3, [pc, #140]	; (8013858 <__kernel_cos+0xd0>)
 80137cc:	eea6 7b03 	vfma.f64	d7, d6, d3
 80137d0:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8013850 <__kernel_cos+0xc8>
 80137d4:	4299      	cmp	r1, r3
 80137d6:	eea7 6b03 	vfma.f64	d6, d7, d3
 80137da:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80137de:	ee26 5b03 	vmul.f64	d5, d6, d3
 80137e2:	ee23 7b07 	vmul.f64	d7, d3, d7
 80137e6:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80137ea:	eea3 6b05 	vfma.f64	d6, d3, d5
 80137ee:	dc04      	bgt.n	80137fa <__kernel_cos+0x72>
 80137f0:	ee37 6b46 	vsub.f64	d6, d7, d6
 80137f4:	ee34 0b46 	vsub.f64	d0, d4, d6
 80137f8:	4770      	bx	lr
 80137fa:	4b18      	ldr	r3, [pc, #96]	; (801385c <__kernel_cos+0xd4>)
 80137fc:	4299      	cmp	r1, r3
 80137fe:	dc0d      	bgt.n	801381c <__kernel_cos+0x94>
 8013800:	2200      	movs	r2, #0
 8013802:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8013806:	ec43 2b15 	vmov	d5, r2, r3
 801380a:	ee34 0b45 	vsub.f64	d0, d4, d5
 801380e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013812:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013816:	ee30 0b47 	vsub.f64	d0, d0, d7
 801381a:	4770      	bx	lr
 801381c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8013820:	e7f3      	b.n	801380a <__kernel_cos+0x82>
 8013822:	eeb0 0b44 	vmov.f64	d0, d4
 8013826:	4770      	bx	lr
 8013828:	be8838d4 	.word	0xbe8838d4
 801382c:	bda8fae9 	.word	0xbda8fae9
 8013830:	bdb4b1c4 	.word	0xbdb4b1c4
 8013834:	3e21ee9e 	.word	0x3e21ee9e
 8013838:	809c52ad 	.word	0x809c52ad
 801383c:	be927e4f 	.word	0xbe927e4f
 8013840:	19cb1590 	.word	0x19cb1590
 8013844:	3efa01a0 	.word	0x3efa01a0
 8013848:	16c15177 	.word	0x16c15177
 801384c:	bf56c16c 	.word	0xbf56c16c
 8013850:	5555554c 	.word	0x5555554c
 8013854:	3fa55555 	.word	0x3fa55555
 8013858:	3fd33332 	.word	0x3fd33332
 801385c:	3fe90000 	.word	0x3fe90000

08013860 <__kernel_rem_pio2>:
 8013860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013864:	ed2d 8b06 	vpush	{d8-d10}
 8013868:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 801386c:	460f      	mov	r7, r1
 801386e:	9002      	str	r0, [sp, #8]
 8013870:	49c5      	ldr	r1, [pc, #788]	; (8013b88 <__kernel_rem_pio2+0x328>)
 8013872:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8013874:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8013878:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 801387c:	9301      	str	r3, [sp, #4]
 801387e:	f112 0f14 	cmn.w	r2, #20
 8013882:	bfa8      	it	ge
 8013884:	2018      	movge	r0, #24
 8013886:	f103 31ff 	add.w	r1, r3, #4294967295
 801388a:	bfb8      	it	lt
 801388c:	2000      	movlt	r0, #0
 801388e:	f06f 0417 	mvn.w	r4, #23
 8013892:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8013b70 <__kernel_rem_pio2+0x310>
 8013896:	bfa4      	itt	ge
 8013898:	f1a2 0a03 	subge.w	sl, r2, #3
 801389c:	fb9a f0f0 	sdivge	r0, sl, r0
 80138a0:	fb00 4404 	mla	r4, r0, r4, r4
 80138a4:	1a46      	subs	r6, r0, r1
 80138a6:	4414      	add	r4, r2
 80138a8:	eb09 0c01 	add.w	ip, r9, r1
 80138ac:	ad1a      	add	r5, sp, #104	; 0x68
 80138ae:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 80138b2:	2200      	movs	r2, #0
 80138b4:	4562      	cmp	r2, ip
 80138b6:	dd10      	ble.n	80138da <__kernel_rem_pio2+0x7a>
 80138b8:	9a01      	ldr	r2, [sp, #4]
 80138ba:	ab1a      	add	r3, sp, #104	; 0x68
 80138bc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80138c0:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 80138c4:	f04f 0c00 	mov.w	ip, #0
 80138c8:	45cc      	cmp	ip, r9
 80138ca:	dc26      	bgt.n	801391a <__kernel_rem_pio2+0xba>
 80138cc:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8013b70 <__kernel_rem_pio2+0x310>
 80138d0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80138d4:	4616      	mov	r6, r2
 80138d6:	2500      	movs	r5, #0
 80138d8:	e015      	b.n	8013906 <__kernel_rem_pio2+0xa6>
 80138da:	42d6      	cmn	r6, r2
 80138dc:	d409      	bmi.n	80138f2 <__kernel_rem_pio2+0x92>
 80138de:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 80138e2:	ee07 3a90 	vmov	s15, r3
 80138e6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80138ea:	eca5 7b02 	vstmia	r5!, {d7}
 80138ee:	3201      	adds	r2, #1
 80138f0:	e7e0      	b.n	80138b4 <__kernel_rem_pio2+0x54>
 80138f2:	eeb0 7b46 	vmov.f64	d7, d6
 80138f6:	e7f8      	b.n	80138ea <__kernel_rem_pio2+0x8a>
 80138f8:	ecb8 5b02 	vldmia	r8!, {d5}
 80138fc:	ed96 6b00 	vldr	d6, [r6]
 8013900:	3501      	adds	r5, #1
 8013902:	eea5 7b06 	vfma.f64	d7, d5, d6
 8013906:	428d      	cmp	r5, r1
 8013908:	f1a6 0608 	sub.w	r6, r6, #8
 801390c:	ddf4      	ble.n	80138f8 <__kernel_rem_pio2+0x98>
 801390e:	ecaa 7b02 	vstmia	sl!, {d7}
 8013912:	f10c 0c01 	add.w	ip, ip, #1
 8013916:	3208      	adds	r2, #8
 8013918:	e7d6      	b.n	80138c8 <__kernel_rem_pio2+0x68>
 801391a:	ab06      	add	r3, sp, #24
 801391c:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8013b78 <__kernel_rem_pio2+0x318>
 8013920:	ed9f ab97 	vldr	d10, [pc, #604]	; 8013b80 <__kernel_rem_pio2+0x320>
 8013924:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8013928:	9303      	str	r3, [sp, #12]
 801392a:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 801392e:	464d      	mov	r5, r9
 8013930:	00eb      	lsls	r3, r5, #3
 8013932:	9304      	str	r3, [sp, #16]
 8013934:	ab92      	add	r3, sp, #584	; 0x248
 8013936:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 801393a:	f10d 0b18 	add.w	fp, sp, #24
 801393e:	ab6a      	add	r3, sp, #424	; 0x1a8
 8013940:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8013944:	465e      	mov	r6, fp
 8013946:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 801394a:	4628      	mov	r0, r5
 801394c:	2800      	cmp	r0, #0
 801394e:	f1a2 0208 	sub.w	r2, r2, #8
 8013952:	dc4c      	bgt.n	80139ee <__kernel_rem_pio2+0x18e>
 8013954:	4620      	mov	r0, r4
 8013956:	9105      	str	r1, [sp, #20]
 8013958:	f000 fbf2 	bl	8014140 <scalbn>
 801395c:	eeb0 8b40 	vmov.f64	d8, d0
 8013960:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8013964:	ee28 0b00 	vmul.f64	d0, d8, d0
 8013968:	f000 fb6e 	bl	8014048 <floor>
 801396c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8013970:	eea0 8b47 	vfms.f64	d8, d0, d7
 8013974:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8013978:	2c00      	cmp	r4, #0
 801397a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 801397e:	ee17 8a90 	vmov	r8, s15
 8013982:	ee38 8b40 	vsub.f64	d8, d8, d0
 8013986:	9905      	ldr	r1, [sp, #20]
 8013988:	dd43      	ble.n	8013a12 <__kernel_rem_pio2+0x1b2>
 801398a:	1e68      	subs	r0, r5, #1
 801398c:	ab06      	add	r3, sp, #24
 801398e:	f1c4 0c18 	rsb	ip, r4, #24
 8013992:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8013996:	fa46 f20c 	asr.w	r2, r6, ip
 801399a:	4490      	add	r8, r2
 801399c:	fa02 f20c 	lsl.w	r2, r2, ip
 80139a0:	1ab6      	subs	r6, r6, r2
 80139a2:	f1c4 0217 	rsb	r2, r4, #23
 80139a6:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 80139aa:	4116      	asrs	r6, r2
 80139ac:	2e00      	cmp	r6, #0
 80139ae:	dd3f      	ble.n	8013a30 <__kernel_rem_pio2+0x1d0>
 80139b0:	f04f 0c00 	mov.w	ip, #0
 80139b4:	f108 0801 	add.w	r8, r8, #1
 80139b8:	4660      	mov	r0, ip
 80139ba:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80139be:	4565      	cmp	r5, ip
 80139c0:	dc6e      	bgt.n	8013aa0 <__kernel_rem_pio2+0x240>
 80139c2:	2c00      	cmp	r4, #0
 80139c4:	dd04      	ble.n	80139d0 <__kernel_rem_pio2+0x170>
 80139c6:	2c01      	cmp	r4, #1
 80139c8:	d07f      	beq.n	8013aca <__kernel_rem_pio2+0x26a>
 80139ca:	2c02      	cmp	r4, #2
 80139cc:	f000 8087 	beq.w	8013ade <__kernel_rem_pio2+0x27e>
 80139d0:	2e02      	cmp	r6, #2
 80139d2:	d12d      	bne.n	8013a30 <__kernel_rem_pio2+0x1d0>
 80139d4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80139d8:	ee30 8b48 	vsub.f64	d8, d0, d8
 80139dc:	b340      	cbz	r0, 8013a30 <__kernel_rem_pio2+0x1d0>
 80139de:	4620      	mov	r0, r4
 80139e0:	9105      	str	r1, [sp, #20]
 80139e2:	f000 fbad 	bl	8014140 <scalbn>
 80139e6:	9905      	ldr	r1, [sp, #20]
 80139e8:	ee38 8b40 	vsub.f64	d8, d8, d0
 80139ec:	e020      	b.n	8013a30 <__kernel_rem_pio2+0x1d0>
 80139ee:	ee20 7b09 	vmul.f64	d7, d0, d9
 80139f2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80139f6:	3801      	subs	r0, #1
 80139f8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80139fc:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8013a00:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8013a04:	eca6 0a01 	vstmia	r6!, {s0}
 8013a08:	ed92 0b00 	vldr	d0, [r2]
 8013a0c:	ee37 0b00 	vadd.f64	d0, d7, d0
 8013a10:	e79c      	b.n	801394c <__kernel_rem_pio2+0xec>
 8013a12:	d105      	bne.n	8013a20 <__kernel_rem_pio2+0x1c0>
 8013a14:	1e6a      	subs	r2, r5, #1
 8013a16:	ab06      	add	r3, sp, #24
 8013a18:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8013a1c:	15f6      	asrs	r6, r6, #23
 8013a1e:	e7c5      	b.n	80139ac <__kernel_rem_pio2+0x14c>
 8013a20:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8013a24:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a2c:	da36      	bge.n	8013a9c <__kernel_rem_pio2+0x23c>
 8013a2e:	2600      	movs	r6, #0
 8013a30:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a38:	f040 80aa 	bne.w	8013b90 <__kernel_rem_pio2+0x330>
 8013a3c:	f105 3bff 	add.w	fp, r5, #4294967295
 8013a40:	4658      	mov	r0, fp
 8013a42:	2200      	movs	r2, #0
 8013a44:	4548      	cmp	r0, r9
 8013a46:	da52      	bge.n	8013aee <__kernel_rem_pio2+0x28e>
 8013a48:	2a00      	cmp	r2, #0
 8013a4a:	f000 8081 	beq.w	8013b50 <__kernel_rem_pio2+0x2f0>
 8013a4e:	ab06      	add	r3, sp, #24
 8013a50:	3c18      	subs	r4, #24
 8013a52:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	f000 8087 	beq.w	8013b6a <__kernel_rem_pio2+0x30a>
 8013a5c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8013a60:	4620      	mov	r0, r4
 8013a62:	f000 fb6d 	bl	8014140 <scalbn>
 8013a66:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8013a6a:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8013b78 <__kernel_rem_pio2+0x318>
 8013a6e:	a96a      	add	r1, sp, #424	; 0x1a8
 8013a70:	f103 0208 	add.w	r2, r3, #8
 8013a74:	1888      	adds	r0, r1, r2
 8013a76:	4659      	mov	r1, fp
 8013a78:	2900      	cmp	r1, #0
 8013a7a:	f280 80b7 	bge.w	8013bec <__kernel_rem_pio2+0x38c>
 8013a7e:	4659      	mov	r1, fp
 8013a80:	2900      	cmp	r1, #0
 8013a82:	f2c0 80d5 	blt.w	8013c30 <__kernel_rem_pio2+0x3d0>
 8013a86:	a86a      	add	r0, sp, #424	; 0x1a8
 8013a88:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 8013a8c:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8013b70 <__kernel_rem_pio2+0x310>
 8013a90:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8013b8c <__kernel_rem_pio2+0x32c>
 8013a94:	2400      	movs	r4, #0
 8013a96:	ebab 0001 	sub.w	r0, fp, r1
 8013a9a:	e0be      	b.n	8013c1a <__kernel_rem_pio2+0x3ba>
 8013a9c:	2602      	movs	r6, #2
 8013a9e:	e787      	b.n	80139b0 <__kernel_rem_pio2+0x150>
 8013aa0:	f8db 2000 	ldr.w	r2, [fp]
 8013aa4:	b958      	cbnz	r0, 8013abe <__kernel_rem_pio2+0x25e>
 8013aa6:	b122      	cbz	r2, 8013ab2 <__kernel_rem_pio2+0x252>
 8013aa8:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8013aac:	f8cb 2000 	str.w	r2, [fp]
 8013ab0:	2201      	movs	r2, #1
 8013ab2:	f10c 0c01 	add.w	ip, ip, #1
 8013ab6:	f10b 0b04 	add.w	fp, fp, #4
 8013aba:	4610      	mov	r0, r2
 8013abc:	e77f      	b.n	80139be <__kernel_rem_pio2+0x15e>
 8013abe:	ebae 0202 	sub.w	r2, lr, r2
 8013ac2:	f8cb 2000 	str.w	r2, [fp]
 8013ac6:	4602      	mov	r2, r0
 8013ac8:	e7f3      	b.n	8013ab2 <__kernel_rem_pio2+0x252>
 8013aca:	f105 3cff 	add.w	ip, r5, #4294967295
 8013ace:	ab06      	add	r3, sp, #24
 8013ad0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8013ad4:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8013ad8:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8013adc:	e778      	b.n	80139d0 <__kernel_rem_pio2+0x170>
 8013ade:	f105 3cff 	add.w	ip, r5, #4294967295
 8013ae2:	ab06      	add	r3, sp, #24
 8013ae4:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8013ae8:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8013aec:	e7f4      	b.n	8013ad8 <__kernel_rem_pio2+0x278>
 8013aee:	ab06      	add	r3, sp, #24
 8013af0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8013af4:	3801      	subs	r0, #1
 8013af6:	431a      	orrs	r2, r3
 8013af8:	e7a4      	b.n	8013a44 <__kernel_rem_pio2+0x1e4>
 8013afa:	f10c 0c01 	add.w	ip, ip, #1
 8013afe:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8013b02:	2800      	cmp	r0, #0
 8013b04:	d0f9      	beq.n	8013afa <__kernel_rem_pio2+0x29a>
 8013b06:	9b04      	ldr	r3, [sp, #16]
 8013b08:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8013b0c:	eb0d 0203 	add.w	r2, sp, r3
 8013b10:	9b01      	ldr	r3, [sp, #4]
 8013b12:	18e8      	adds	r0, r5, r3
 8013b14:	ab1a      	add	r3, sp, #104	; 0x68
 8013b16:	1c6e      	adds	r6, r5, #1
 8013b18:	3a98      	subs	r2, #152	; 0x98
 8013b1a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8013b1e:	4465      	add	r5, ip
 8013b20:	42b5      	cmp	r5, r6
 8013b22:	f6ff af05 	blt.w	8013930 <__kernel_rem_pio2+0xd0>
 8013b26:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8013b2a:	f8dd e008 	ldr.w	lr, [sp, #8]
 8013b2e:	ee07 3a90 	vmov	s15, r3
 8013b32:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013b36:	f04f 0c00 	mov.w	ip, #0
 8013b3a:	eca0 7b02 	vstmia	r0!, {d7}
 8013b3e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8013b70 <__kernel_rem_pio2+0x310>
 8013b42:	4680      	mov	r8, r0
 8013b44:	458c      	cmp	ip, r1
 8013b46:	dd07      	ble.n	8013b58 <__kernel_rem_pio2+0x2f8>
 8013b48:	eca2 7b02 	vstmia	r2!, {d7}
 8013b4c:	3601      	adds	r6, #1
 8013b4e:	e7e7      	b.n	8013b20 <__kernel_rem_pio2+0x2c0>
 8013b50:	9a03      	ldr	r2, [sp, #12]
 8013b52:	f04f 0c01 	mov.w	ip, #1
 8013b56:	e7d2      	b.n	8013afe <__kernel_rem_pio2+0x29e>
 8013b58:	ecbe 5b02 	vldmia	lr!, {d5}
 8013b5c:	ed38 6b02 	vldmdb	r8!, {d6}
 8013b60:	f10c 0c01 	add.w	ip, ip, #1
 8013b64:	eea5 7b06 	vfma.f64	d7, d5, d6
 8013b68:	e7ec      	b.n	8013b44 <__kernel_rem_pio2+0x2e4>
 8013b6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013b6e:	e76e      	b.n	8013a4e <__kernel_rem_pio2+0x1ee>
	...
 8013b7c:	3e700000 	.word	0x3e700000
 8013b80:	00000000 	.word	0x00000000
 8013b84:	41700000 	.word	0x41700000
 8013b88:	0801e3e8 	.word	0x0801e3e8
 8013b8c:	0801e3a8 	.word	0x0801e3a8
 8013b90:	4260      	negs	r0, r4
 8013b92:	eeb0 0b48 	vmov.f64	d0, d8
 8013b96:	f000 fad3 	bl	8014140 <scalbn>
 8013b9a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8013d78 <__kernel_rem_pio2+0x518>
 8013b9e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8013ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ba6:	db18      	blt.n	8013bda <__kernel_rem_pio2+0x37a>
 8013ba8:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8013d80 <__kernel_rem_pio2+0x520>
 8013bac:	ee20 7b07 	vmul.f64	d7, d0, d7
 8013bb0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8013bb4:	aa06      	add	r2, sp, #24
 8013bb6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8013bba:	eea5 0b46 	vfms.f64	d0, d5, d6
 8013bbe:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8013bc2:	f105 0b01 	add.w	fp, r5, #1
 8013bc6:	ee10 3a10 	vmov	r3, s0
 8013bca:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8013bce:	ee17 3a10 	vmov	r3, s14
 8013bd2:	3418      	adds	r4, #24
 8013bd4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8013bd8:	e740      	b.n	8013a5c <__kernel_rem_pio2+0x1fc>
 8013bda:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8013bde:	aa06      	add	r2, sp, #24
 8013be0:	ee10 3a10 	vmov	r3, s0
 8013be4:	46ab      	mov	fp, r5
 8013be6:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8013bea:	e737      	b.n	8013a5c <__kernel_rem_pio2+0x1fc>
 8013bec:	ac06      	add	r4, sp, #24
 8013bee:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 8013bf2:	9401      	str	r4, [sp, #4]
 8013bf4:	ee07 4a90 	vmov	s15, r4
 8013bf8:	3901      	subs	r1, #1
 8013bfa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013bfe:	ee27 7b00 	vmul.f64	d7, d7, d0
 8013c02:	ee20 0b06 	vmul.f64	d0, d0, d6
 8013c06:	ed20 7b02 	vstmdb	r0!, {d7}
 8013c0a:	e735      	b.n	8013a78 <__kernel_rem_pio2+0x218>
 8013c0c:	ecbc 5b02 	vldmia	ip!, {d5}
 8013c10:	ecb5 6b02 	vldmia	r5!, {d6}
 8013c14:	3401      	adds	r4, #1
 8013c16:	eea5 7b06 	vfma.f64	d7, d5, d6
 8013c1a:	454c      	cmp	r4, r9
 8013c1c:	dc01      	bgt.n	8013c22 <__kernel_rem_pio2+0x3c2>
 8013c1e:	4284      	cmp	r4, r0
 8013c20:	ddf4      	ble.n	8013c0c <__kernel_rem_pio2+0x3ac>
 8013c22:	ac42      	add	r4, sp, #264	; 0x108
 8013c24:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8013c28:	ed80 7b00 	vstr	d7, [r0]
 8013c2c:	3901      	subs	r1, #1
 8013c2e:	e727      	b.n	8013a80 <__kernel_rem_pio2+0x220>
 8013c30:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8013c32:	2902      	cmp	r1, #2
 8013c34:	dc0a      	bgt.n	8013c4c <__kernel_rem_pio2+0x3ec>
 8013c36:	2900      	cmp	r1, #0
 8013c38:	dc2c      	bgt.n	8013c94 <__kernel_rem_pio2+0x434>
 8013c3a:	d045      	beq.n	8013cc8 <__kernel_rem_pio2+0x468>
 8013c3c:	f008 0007 	and.w	r0, r8, #7
 8013c40:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8013c44:	ecbd 8b06 	vpop	{d8-d10}
 8013c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c4c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8013c4e:	2a03      	cmp	r2, #3
 8013c50:	d1f4      	bne.n	8013c3c <__kernel_rem_pio2+0x3dc>
 8013c52:	aa42      	add	r2, sp, #264	; 0x108
 8013c54:	4413      	add	r3, r2
 8013c56:	461a      	mov	r2, r3
 8013c58:	4619      	mov	r1, r3
 8013c5a:	4658      	mov	r0, fp
 8013c5c:	2800      	cmp	r0, #0
 8013c5e:	f1a1 0108 	sub.w	r1, r1, #8
 8013c62:	dc54      	bgt.n	8013d0e <__kernel_rem_pio2+0x4ae>
 8013c64:	4659      	mov	r1, fp
 8013c66:	2901      	cmp	r1, #1
 8013c68:	f1a2 0208 	sub.w	r2, r2, #8
 8013c6c:	dc5f      	bgt.n	8013d2e <__kernel_rem_pio2+0x4ce>
 8013c6e:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8013d88 <__kernel_rem_pio2+0x528>
 8013c72:	3308      	adds	r3, #8
 8013c74:	f1bb 0f01 	cmp.w	fp, #1
 8013c78:	dc69      	bgt.n	8013d4e <__kernel_rem_pio2+0x4ee>
 8013c7a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8013c7e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8013c82:	2e00      	cmp	r6, #0
 8013c84:	d16a      	bne.n	8013d5c <__kernel_rem_pio2+0x4fc>
 8013c86:	ed87 5b00 	vstr	d5, [r7]
 8013c8a:	ed87 6b02 	vstr	d6, [r7, #8]
 8013c8e:	ed87 7b04 	vstr	d7, [r7, #16]
 8013c92:	e7d3      	b.n	8013c3c <__kernel_rem_pio2+0x3dc>
 8013c94:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8013d88 <__kernel_rem_pio2+0x528>
 8013c98:	ab42      	add	r3, sp, #264	; 0x108
 8013c9a:	441a      	add	r2, r3
 8013c9c:	465b      	mov	r3, fp
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	da26      	bge.n	8013cf0 <__kernel_rem_pio2+0x490>
 8013ca2:	b35e      	cbz	r6, 8013cfc <__kernel_rem_pio2+0x49c>
 8013ca4:	eeb1 7b46 	vneg.f64	d7, d6
 8013ca8:	ed87 7b00 	vstr	d7, [r7]
 8013cac:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8013cb0:	aa44      	add	r2, sp, #272	; 0x110
 8013cb2:	2301      	movs	r3, #1
 8013cb4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013cb8:	459b      	cmp	fp, r3
 8013cba:	da22      	bge.n	8013d02 <__kernel_rem_pio2+0x4a2>
 8013cbc:	b10e      	cbz	r6, 8013cc2 <__kernel_rem_pio2+0x462>
 8013cbe:	eeb1 7b47 	vneg.f64	d7, d7
 8013cc2:	ed87 7b02 	vstr	d7, [r7, #8]
 8013cc6:	e7b9      	b.n	8013c3c <__kernel_rem_pio2+0x3dc>
 8013cc8:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8013d88 <__kernel_rem_pio2+0x528>
 8013ccc:	ab42      	add	r3, sp, #264	; 0x108
 8013cce:	441a      	add	r2, r3
 8013cd0:	f1bb 0f00 	cmp.w	fp, #0
 8013cd4:	da05      	bge.n	8013ce2 <__kernel_rem_pio2+0x482>
 8013cd6:	b10e      	cbz	r6, 8013cdc <__kernel_rem_pio2+0x47c>
 8013cd8:	eeb1 7b47 	vneg.f64	d7, d7
 8013cdc:	ed87 7b00 	vstr	d7, [r7]
 8013ce0:	e7ac      	b.n	8013c3c <__kernel_rem_pio2+0x3dc>
 8013ce2:	ed32 6b02 	vldmdb	r2!, {d6}
 8013ce6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013cea:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013cee:	e7ef      	b.n	8013cd0 <__kernel_rem_pio2+0x470>
 8013cf0:	ed32 7b02 	vldmdb	r2!, {d7}
 8013cf4:	3b01      	subs	r3, #1
 8013cf6:	ee36 6b07 	vadd.f64	d6, d6, d7
 8013cfa:	e7d0      	b.n	8013c9e <__kernel_rem_pio2+0x43e>
 8013cfc:	eeb0 7b46 	vmov.f64	d7, d6
 8013d00:	e7d2      	b.n	8013ca8 <__kernel_rem_pio2+0x448>
 8013d02:	ecb2 6b02 	vldmia	r2!, {d6}
 8013d06:	3301      	adds	r3, #1
 8013d08:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013d0c:	e7d4      	b.n	8013cb8 <__kernel_rem_pio2+0x458>
 8013d0e:	ed91 7b00 	vldr	d7, [r1]
 8013d12:	ed91 5b02 	vldr	d5, [r1, #8]
 8013d16:	3801      	subs	r0, #1
 8013d18:	ee37 6b05 	vadd.f64	d6, d7, d5
 8013d1c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013d20:	ed81 6b00 	vstr	d6, [r1]
 8013d24:	ee37 7b05 	vadd.f64	d7, d7, d5
 8013d28:	ed81 7b02 	vstr	d7, [r1, #8]
 8013d2c:	e796      	b.n	8013c5c <__kernel_rem_pio2+0x3fc>
 8013d2e:	ed92 7b00 	vldr	d7, [r2]
 8013d32:	ed92 5b02 	vldr	d5, [r2, #8]
 8013d36:	3901      	subs	r1, #1
 8013d38:	ee37 6b05 	vadd.f64	d6, d7, d5
 8013d3c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013d40:	ed82 6b00 	vstr	d6, [r2]
 8013d44:	ee37 7b05 	vadd.f64	d7, d7, d5
 8013d48:	ed82 7b02 	vstr	d7, [r2, #8]
 8013d4c:	e78b      	b.n	8013c66 <__kernel_rem_pio2+0x406>
 8013d4e:	ed33 6b02 	vldmdb	r3!, {d6}
 8013d52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013d56:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013d5a:	e78b      	b.n	8013c74 <__kernel_rem_pio2+0x414>
 8013d5c:	eeb1 5b45 	vneg.f64	d5, d5
 8013d60:	eeb1 6b46 	vneg.f64	d6, d6
 8013d64:	ed87 5b00 	vstr	d5, [r7]
 8013d68:	eeb1 7b47 	vneg.f64	d7, d7
 8013d6c:	ed87 6b02 	vstr	d6, [r7, #8]
 8013d70:	e78d      	b.n	8013c8e <__kernel_rem_pio2+0x42e>
 8013d72:	bf00      	nop
 8013d74:	f3af 8000 	nop.w
 8013d78:	00000000 	.word	0x00000000
 8013d7c:	41700000 	.word	0x41700000
 8013d80:	00000000 	.word	0x00000000
 8013d84:	3e700000 	.word	0x3e700000
	...

08013d90 <__kernel_sin>:
 8013d90:	ee10 3a90 	vmov	r3, s1
 8013d94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013d98:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8013d9c:	da04      	bge.n	8013da8 <__kernel_sin+0x18>
 8013d9e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8013da2:	ee17 3a90 	vmov	r3, s15
 8013da6:	b35b      	cbz	r3, 8013e00 <__kernel_sin+0x70>
 8013da8:	ee20 6b00 	vmul.f64	d6, d0, d0
 8013dac:	ee20 5b06 	vmul.f64	d5, d0, d6
 8013db0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8013e08 <__kernel_sin+0x78>
 8013db4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8013e10 <__kernel_sin+0x80>
 8013db8:	eea6 4b07 	vfma.f64	d4, d6, d7
 8013dbc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8013e18 <__kernel_sin+0x88>
 8013dc0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8013dc4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8013e20 <__kernel_sin+0x90>
 8013dc8:	eea7 4b06 	vfma.f64	d4, d7, d6
 8013dcc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8013e28 <__kernel_sin+0x98>
 8013dd0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8013dd4:	b930      	cbnz	r0, 8013de4 <__kernel_sin+0x54>
 8013dd6:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8013e30 <__kernel_sin+0xa0>
 8013dda:	eea6 4b07 	vfma.f64	d4, d6, d7
 8013dde:	eea4 0b05 	vfma.f64	d0, d4, d5
 8013de2:	4770      	bx	lr
 8013de4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8013de8:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8013dec:	eea1 7b04 	vfma.f64	d7, d1, d4
 8013df0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8013df4:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8013e38 <__kernel_sin+0xa8>
 8013df8:	eea5 1b07 	vfma.f64	d1, d5, d7
 8013dfc:	ee30 0b41 	vsub.f64	d0, d0, d1
 8013e00:	4770      	bx	lr
 8013e02:	bf00      	nop
 8013e04:	f3af 8000 	nop.w
 8013e08:	5acfd57c 	.word	0x5acfd57c
 8013e0c:	3de5d93a 	.word	0x3de5d93a
 8013e10:	8a2b9ceb 	.word	0x8a2b9ceb
 8013e14:	be5ae5e6 	.word	0xbe5ae5e6
 8013e18:	57b1fe7d 	.word	0x57b1fe7d
 8013e1c:	3ec71de3 	.word	0x3ec71de3
 8013e20:	19c161d5 	.word	0x19c161d5
 8013e24:	bf2a01a0 	.word	0xbf2a01a0
 8013e28:	1110f8a6 	.word	0x1110f8a6
 8013e2c:	3f811111 	.word	0x3f811111
 8013e30:	55555549 	.word	0x55555549
 8013e34:	bfc55555 	.word	0xbfc55555
 8013e38:	55555549 	.word	0x55555549
 8013e3c:	3fc55555 	.word	0x3fc55555

08013e40 <log>:
 8013e40:	b470      	push	{r4, r5, r6}
 8013e42:	ee10 1a90 	vmov	r1, s1
 8013e46:	ee10 2a10 	vmov	r2, s0
 8013e4a:	f04f 34ff 	mov.w	r4, #4294967295
 8013e4e:	4294      	cmp	r4, r2
 8013e50:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 8013e54:	4c72      	ldr	r4, [pc, #456]	; (8014020 <log+0x1e0>)
 8013e56:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 8013e5a:	eb74 0000 	sbcs.w	r0, r4, r0
 8013e5e:	ed2d 8b02 	vpush	{d8}
 8013e62:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8013e66:	d35c      	bcc.n	8013f22 <log+0xe2>
 8013e68:	4b6e      	ldr	r3, [pc, #440]	; (8014024 <log+0x1e4>)
 8013e6a:	4299      	cmp	r1, r3
 8013e6c:	bf08      	it	eq
 8013e6e:	2a00      	cmpeq	r2, #0
 8013e70:	f000 80c6 	beq.w	8014000 <log+0x1c0>
 8013e74:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8013e78:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013e7c:	4b6a      	ldr	r3, [pc, #424]	; (8014028 <log+0x1e8>)
 8013e7e:	ee20 2b00 	vmul.f64	d2, d0, d0
 8013e82:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8013e86:	ee20 4b02 	vmul.f64	d4, d0, d2
 8013e8a:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8013e8e:	eea6 7b00 	vfma.f64	d7, d6, d0
 8013e92:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 8013e96:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8013e9a:	eea6 7b02 	vfma.f64	d7, d6, d2
 8013e9e:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8013ea2:	eea5 6b00 	vfma.f64	d6, d5, d0
 8013ea6:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 8013eaa:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 8013eae:	eea5 6b02 	vfma.f64	d6, d5, d2
 8013eb2:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 8013eb6:	eea3 5b00 	vfma.f64	d5, d3, d0
 8013eba:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 8013ebe:	eea3 5b02 	vfma.f64	d5, d3, d2
 8013ec2:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 8013ec6:	eeb0 2b40 	vmov.f64	d2, d0
 8013eca:	eea3 5b04 	vfma.f64	d5, d3, d4
 8013ece:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8013ed2:	eea5 6b04 	vfma.f64	d6, d5, d4
 8013ed6:	eea6 7b04 	vfma.f64	d7, d6, d4
 8013eda:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8014008 <log+0x1c8>
 8013ede:	eeb0 1b47 	vmov.f64	d1, d7
 8013ee2:	eeb0 5b40 	vmov.f64	d5, d0
 8013ee6:	eea0 5b06 	vfma.f64	d5, d0, d6
 8013eea:	eea0 5b46 	vfms.f64	d5, d0, d6
 8013eee:	ee30 8b45 	vsub.f64	d8, d0, d5
 8013ef2:	ee25 7b05 	vmul.f64	d7, d5, d5
 8013ef6:	ee30 5b05 	vadd.f64	d5, d0, d5
 8013efa:	eea7 2b03 	vfma.f64	d2, d7, d3
 8013efe:	ee30 6b42 	vsub.f64	d6, d0, d2
 8013f02:	eea7 6b03 	vfma.f64	d6, d7, d3
 8013f06:	ee23 3b08 	vmul.f64	d3, d3, d8
 8013f0a:	eea3 6b05 	vfma.f64	d6, d3, d5
 8013f0e:	eeb0 0b46 	vmov.f64	d0, d6
 8013f12:	eea1 0b04 	vfma.f64	d0, d1, d4
 8013f16:	ee32 0b00 	vadd.f64	d0, d2, d0
 8013f1a:	ecbd 8b02 	vpop	{d8}
 8013f1e:	bc70      	pop	{r4, r5, r6}
 8013f20:	4770      	bx	lr
 8013f22:	f1a3 0410 	sub.w	r4, r3, #16
 8013f26:	f647 70df 	movw	r0, #32735	; 0x7fdf
 8013f2a:	4284      	cmp	r4, r0
 8013f2c:	d923      	bls.n	8013f76 <log+0x136>
 8013f2e:	1894      	adds	r4, r2, r2
 8013f30:	eb41 0001 	adc.w	r0, r1, r1
 8013f34:	4320      	orrs	r0, r4
 8013f36:	d105      	bne.n	8013f44 <log+0x104>
 8013f38:	ecbd 8b02 	vpop	{d8}
 8013f3c:	2001      	movs	r0, #1
 8013f3e:	bc70      	pop	{r4, r5, r6}
 8013f40:	f7ff b95e 	b.w	8013200 <__math_divzero>
 8013f44:	4839      	ldr	r0, [pc, #228]	; (801402c <log+0x1ec>)
 8013f46:	4281      	cmp	r1, r0
 8013f48:	bf08      	it	eq
 8013f4a:	2a00      	cmpeq	r2, #0
 8013f4c:	d0e5      	beq.n	8013f1a <log+0xda>
 8013f4e:	041a      	lsls	r2, r3, #16
 8013f50:	d404      	bmi.n	8013f5c <log+0x11c>
 8013f52:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 8013f56:	ea32 0303 	bics.w	r3, r2, r3
 8013f5a:	d104      	bne.n	8013f66 <log+0x126>
 8013f5c:	ecbd 8b02 	vpop	{d8}
 8013f60:	bc70      	pop	{r4, r5, r6}
 8013f62:	f7ff b965 	b.w	8013230 <__math_invalid>
 8013f66:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8014010 <log+0x1d0>
 8013f6a:	ee20 7b07 	vmul.f64	d7, d0, d7
 8013f6e:	ec53 2b17 	vmov	r2, r3, d7
 8013f72:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8013f76:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8013f7a:	f503 13d0 	add.w	r3, r3, #1703936	; 0x1a0000
 8013f7e:	0d1e      	lsrs	r6, r3, #20
 8013f80:	1e14      	subs	r4, r2, #0
 8013f82:	4a29      	ldr	r2, [pc, #164]	; (8014028 <log+0x1e8>)
 8013f84:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 8013f88:	f3c3 3046 	ubfx	r0, r3, #13, #7
 8013f8c:	0536      	lsls	r6, r6, #20
 8013f8e:	1b8d      	subs	r5, r1, r6
 8013f90:	eb02 1100 	add.w	r1, r2, r0, lsl #4
 8013f94:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 8013f98:	ec45 4b16 	vmov	d6, r4, r5
 8013f9c:	151b      	asrs	r3, r3, #20
 8013f9e:	eea6 5b07 	vfma.f64	d5, d6, d7
 8013fa2:	ee07 3a90 	vmov	s15, r3
 8013fa6:	ee25 2b05 	vmul.f64	d2, d5, d5
 8013faa:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8013fae:	ed92 4b00 	vldr	d4, [r2]
 8013fb2:	ee25 1b02 	vmul.f64	d1, d5, d2
 8013fb6:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 8013fba:	eea4 7b06 	vfma.f64	d7, d4, d6
 8013fbe:	ee35 4b07 	vadd.f64	d4, d5, d7
 8013fc2:	ee37 0b44 	vsub.f64	d0, d7, d4
 8013fc6:	ed92 7b02 	vldr	d7, [r2, #8]
 8013fca:	ee30 0b05 	vadd.f64	d0, d0, d5
 8013fce:	eea7 0b06 	vfma.f64	d0, d7, d6
 8013fd2:	ed92 7b04 	vldr	d7, [r2, #16]
 8013fd6:	ed92 6b08 	vldr	d6, [r2, #32]
 8013fda:	eea7 0b02 	vfma.f64	d0, d7, d2
 8013fde:	ed92 7b06 	vldr	d7, [r2, #24]
 8013fe2:	ed92 3b0c 	vldr	d3, [r2, #48]	; 0x30
 8013fe6:	eea6 7b05 	vfma.f64	d7, d6, d5
 8013fea:	ed92 6b0a 	vldr	d6, [r2, #40]	; 0x28
 8013fee:	eea3 6b05 	vfma.f64	d6, d3, d5
 8013ff2:	eea6 7b02 	vfma.f64	d7, d6, d2
 8013ff6:	eea1 0b07 	vfma.f64	d0, d1, d7
 8013ffa:	ee30 0b04 	vadd.f64	d0, d0, d4
 8013ffe:	e78c      	b.n	8013f1a <log+0xda>
 8014000:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8014018 <log+0x1d8>
 8014004:	e789      	b.n	8013f1a <log+0xda>
 8014006:	bf00      	nop
 8014008:	00000000 	.word	0x00000000
 801400c:	41a00000 	.word	0x41a00000
 8014010:	00000000 	.word	0x00000000
 8014014:	43300000 	.word	0x43300000
	...
 8014020:	000308ff 	.word	0x000308ff
 8014024:	3ff00000 	.word	0x3ff00000
 8014028:	0801e3f8 	.word	0x0801e3f8
 801402c:	7ff00000 	.word	0x7ff00000

08014030 <fabs>:
 8014030:	ec51 0b10 	vmov	r0, r1, d0
 8014034:	ee10 2a10 	vmov	r2, s0
 8014038:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801403c:	ec43 2b10 	vmov	d0, r2, r3
 8014040:	4770      	bx	lr
 8014042:	0000      	movs	r0, r0
 8014044:	0000      	movs	r0, r0
	...

08014048 <floor>:
 8014048:	ee10 1a90 	vmov	r1, s1
 801404c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014050:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8014054:	2b13      	cmp	r3, #19
 8014056:	b530      	push	{r4, r5, lr}
 8014058:	ee10 0a10 	vmov	r0, s0
 801405c:	ee10 5a10 	vmov	r5, s0
 8014060:	dc31      	bgt.n	80140c6 <floor+0x7e>
 8014062:	2b00      	cmp	r3, #0
 8014064:	da15      	bge.n	8014092 <floor+0x4a>
 8014066:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014120 <floor+0xd8>
 801406a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801406e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014076:	dd07      	ble.n	8014088 <floor+0x40>
 8014078:	2900      	cmp	r1, #0
 801407a:	da4e      	bge.n	801411a <floor+0xd2>
 801407c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014080:	4318      	orrs	r0, r3
 8014082:	d001      	beq.n	8014088 <floor+0x40>
 8014084:	4928      	ldr	r1, [pc, #160]	; (8014128 <floor+0xe0>)
 8014086:	2000      	movs	r0, #0
 8014088:	460b      	mov	r3, r1
 801408a:	4602      	mov	r2, r0
 801408c:	ec43 2b10 	vmov	d0, r2, r3
 8014090:	e020      	b.n	80140d4 <floor+0x8c>
 8014092:	4a26      	ldr	r2, [pc, #152]	; (801412c <floor+0xe4>)
 8014094:	411a      	asrs	r2, r3
 8014096:	ea01 0402 	and.w	r4, r1, r2
 801409a:	4304      	orrs	r4, r0
 801409c:	d01a      	beq.n	80140d4 <floor+0x8c>
 801409e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8014120 <floor+0xd8>
 80140a2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80140a6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80140aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140ae:	ddeb      	ble.n	8014088 <floor+0x40>
 80140b0:	2900      	cmp	r1, #0
 80140b2:	bfbe      	ittt	lt
 80140b4:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 80140b8:	fa40 f303 	asrlt.w	r3, r0, r3
 80140bc:	18c9      	addlt	r1, r1, r3
 80140be:	ea21 0102 	bic.w	r1, r1, r2
 80140c2:	2000      	movs	r0, #0
 80140c4:	e7e0      	b.n	8014088 <floor+0x40>
 80140c6:	2b33      	cmp	r3, #51	; 0x33
 80140c8:	dd05      	ble.n	80140d6 <floor+0x8e>
 80140ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80140ce:	d101      	bne.n	80140d4 <floor+0x8c>
 80140d0:	ee30 0b00 	vadd.f64	d0, d0, d0
 80140d4:	bd30      	pop	{r4, r5, pc}
 80140d6:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80140da:	f04f 32ff 	mov.w	r2, #4294967295
 80140de:	40e2      	lsrs	r2, r4
 80140e0:	4202      	tst	r2, r0
 80140e2:	d0f7      	beq.n	80140d4 <floor+0x8c>
 80140e4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014120 <floor+0xd8>
 80140e8:	ee30 0b07 	vadd.f64	d0, d0, d7
 80140ec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80140f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140f4:	ddc8      	ble.n	8014088 <floor+0x40>
 80140f6:	2900      	cmp	r1, #0
 80140f8:	da02      	bge.n	8014100 <floor+0xb8>
 80140fa:	2b14      	cmp	r3, #20
 80140fc:	d103      	bne.n	8014106 <floor+0xbe>
 80140fe:	3101      	adds	r1, #1
 8014100:	ea20 0002 	bic.w	r0, r0, r2
 8014104:	e7c0      	b.n	8014088 <floor+0x40>
 8014106:	2401      	movs	r4, #1
 8014108:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801410c:	fa04 f303 	lsl.w	r3, r4, r3
 8014110:	4418      	add	r0, r3
 8014112:	42a8      	cmp	r0, r5
 8014114:	bf38      	it	cc
 8014116:	1909      	addcc	r1, r1, r4
 8014118:	e7f2      	b.n	8014100 <floor+0xb8>
 801411a:	2000      	movs	r0, #0
 801411c:	4601      	mov	r1, r0
 801411e:	e7b3      	b.n	8014088 <floor+0x40>
 8014120:	8800759c 	.word	0x8800759c
 8014124:	7e37e43c 	.word	0x7e37e43c
 8014128:	bff00000 	.word	0xbff00000
 801412c:	000fffff 	.word	0x000fffff

08014130 <nan>:
 8014130:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014138 <nan+0x8>
 8014134:	4770      	bx	lr
 8014136:	bf00      	nop
 8014138:	00000000 	.word	0x00000000
 801413c:	7ff80000 	.word	0x7ff80000

08014140 <scalbn>:
 8014140:	ee10 1a90 	vmov	r1, s1
 8014144:	b510      	push	{r4, lr}
 8014146:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801414a:	b98c      	cbnz	r4, 8014170 <scalbn+0x30>
 801414c:	ee10 3a10 	vmov	r3, s0
 8014150:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014154:	430b      	orrs	r3, r1
 8014156:	d011      	beq.n	801417c <scalbn+0x3c>
 8014158:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8014220 <scalbn+0xe0>
 801415c:	4b3c      	ldr	r3, [pc, #240]	; (8014250 <scalbn+0x110>)
 801415e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014162:	4298      	cmp	r0, r3
 8014164:	da0b      	bge.n	801417e <scalbn+0x3e>
 8014166:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8014228 <scalbn+0xe8>
 801416a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801416e:	e005      	b.n	801417c <scalbn+0x3c>
 8014170:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8014174:	429c      	cmp	r4, r3
 8014176:	d107      	bne.n	8014188 <scalbn+0x48>
 8014178:	ee30 0b00 	vadd.f64	d0, d0, d0
 801417c:	bd10      	pop	{r4, pc}
 801417e:	ee10 1a90 	vmov	r1, s1
 8014182:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8014186:	3c36      	subs	r4, #54	; 0x36
 8014188:	4404      	add	r4, r0
 801418a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 801418e:	429c      	cmp	r4, r3
 8014190:	dd0d      	ble.n	80141ae <scalbn+0x6e>
 8014192:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8014230 <scalbn+0xf0>
 8014196:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8014238 <scalbn+0xf8>
 801419a:	eeb0 6b47 	vmov.f64	d6, d7
 801419e:	ee10 3a90 	vmov	r3, s1
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	fe27 7b05 	vselge.f64	d7, d7, d5
 80141a8:	ee27 0b06 	vmul.f64	d0, d7, d6
 80141ac:	e7e6      	b.n	801417c <scalbn+0x3c>
 80141ae:	2c00      	cmp	r4, #0
 80141b0:	dd0a      	ble.n	80141c8 <scalbn+0x88>
 80141b2:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 80141b6:	ec53 2b10 	vmov	r2, r3, d0
 80141ba:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80141be:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 80141c2:	ec43 2b10 	vmov	d0, r2, r3
 80141c6:	e7d9      	b.n	801417c <scalbn+0x3c>
 80141c8:	f114 0f35 	cmn.w	r4, #53	; 0x35
 80141cc:	da19      	bge.n	8014202 <scalbn+0xc2>
 80141ce:	f24c 3350 	movw	r3, #50000	; 0xc350
 80141d2:	4298      	cmp	r0, r3
 80141d4:	ee10 3a90 	vmov	r3, s1
 80141d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80141dc:	dd09      	ble.n	80141f2 <scalbn+0xb2>
 80141de:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8014230 <scalbn+0xf0>
 80141e2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8014238 <scalbn+0xf8>
 80141e6:	eeb0 7b40 	vmov.f64	d7, d0
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	fe00 0b06 	vseleq.f64	d0, d0, d6
 80141f0:	e7bb      	b.n	801416a <scalbn+0x2a>
 80141f2:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8014228 <scalbn+0xe8>
 80141f6:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8014240 <scalbn+0x100>
 80141fa:	eeb0 7b40 	vmov.f64	d7, d0
 80141fe:	2b00      	cmp	r3, #0
 8014200:	e7f4      	b.n	80141ec <scalbn+0xac>
 8014202:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8014206:	ec53 2b10 	vmov	r2, r3, d0
 801420a:	3436      	adds	r4, #54	; 0x36
 801420c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8014210:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8014214:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8014248 <scalbn+0x108>
 8014218:	ec43 2b10 	vmov	d0, r2, r3
 801421c:	e7a5      	b.n	801416a <scalbn+0x2a>
 801421e:	bf00      	nop
 8014220:	00000000 	.word	0x00000000
 8014224:	43500000 	.word	0x43500000
 8014228:	c2f8f359 	.word	0xc2f8f359
 801422c:	01a56e1f 	.word	0x01a56e1f
 8014230:	8800759c 	.word	0x8800759c
 8014234:	7e37e43c 	.word	0x7e37e43c
 8014238:	8800759c 	.word	0x8800759c
 801423c:	fe37e43c 	.word	0xfe37e43c
 8014240:	c2f8f359 	.word	0xc2f8f359
 8014244:	81a56e1f 	.word	0x81a56e1f
 8014248:	00000000 	.word	0x00000000
 801424c:	3c900000 	.word	0x3c900000
 8014250:	ffff3cb0 	.word	0xffff3cb0

08014254 <_init>:
 8014254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014256:	bf00      	nop
 8014258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801425a:	bc08      	pop	{r3}
 801425c:	469e      	mov	lr, r3
 801425e:	4770      	bx	lr

08014260 <_fini>:
 8014260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014262:	bf00      	nop
 8014264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014266:	bc08      	pop	{r3}
 8014268:	469e      	mov	lr, r3
 801426a:	4770      	bx	lr
