{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681454083018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681454083023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 13:34:42 2023 " "Processing started: Fri Apr 14 13:34:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681454083023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454083023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hp -c hp " "Command: quartus_map --read_settings_files=on --write_settings_files=off hp -c hp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454083023 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "7 " "Parallel compilation is enabled and will use up to 7 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1681454091333 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "7 4 " "Parallel compilation is enabled for 7 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1681454091333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/hps_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/hps_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_m " "Found entity 1: hps_m" {  } { { "../../src/gen/hps_m/synthesis/hps_m.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/hps_m.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_m_hps " "Found entity 1: hps_m_hps" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_m_hps_hps_io " "Found entity 1: hps_m_hps_hps_io" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "../../src/gen/hps_m/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_m_hps_hps_io_border " "Found entity 1: hps_m_hps_hps_io_border" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_m_hps_fpga_interfaces " "Found entity 1: hps_m_hps_fpga_interfaces" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/common/pf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/common/pf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pf_m " "Found entity 1: pf_m" {  } { { "../../lib/common/pf.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/common/pf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_if " "Found entity 1: avmm_if" {  } { { "../../lib/avmm/avmm_iface.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_slave_stub " "Found entity 1: avmm_slave_stub" {  } { { "../../lib/avmm/avmm_slave_stub.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_dw_translator_m " "Found entity 1: avmm_dw_translator_m" {  } { { "../../lib/avmm/avmm_dw_translator.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write avmm_crossbar.sv(34) " "Verilog HDL Declaration information at avmm_crossbar.sv(34): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../../lib/avmm/avmm_crossbar.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read avmm_crossbar.sv(36) " "Verilog HDL Declaration information at avmm_crossbar.sv(36): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../lib/avmm/avmm_crossbar.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_crossbar_m " "Found entity 1: avmm_crossbar_m" {  } { { "../../lib/avmm/avmm_crossbar.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm " "Found entity 1: pcie_avmm" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_2 " "Found entity 1: pcie_avmm_mm_interconnect_2" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_avmm_mm_interconnect_0_avalon_st_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_avmm_mm_interconnect_0_rsp_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104899 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_rsp_demux " "Found entity 1: pcie_avmm_mm_interconnect_0_rsp_demux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_avmm_mm_interconnect_0_cmd_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_avmm_mm_interconnect_0_cmd_demux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104908 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104908 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104908 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104908 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_0_router_001_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104925 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_0_router_001 " "Found entity 2: pcie_avmm_mm_interconnect_0_router_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_2_router_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_2_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104927 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_2_router " "Found entity 2: pcie_avmm_mm_interconnect_2_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_1 " "Found entity 1: pcie_avmm_mm_interconnect_1" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_1_router_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_1_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104944 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_1_router " "Found entity 2: pcie_avmm_mm_interconnect_1_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0 " "Found entity 1: pcie_avmm_mm_interconnect_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454104948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_0_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104949 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_0_router " "Found entity 2: pcie_avmm_mm_interconnect_0_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_avmm_hwtcl " "Found entity 1: altpcie_cv_hip_avmm_hwtcl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_ast_hwtcl " "Found entity 1: altpcie_cv_hip_ast_hwtcl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_128bit_atom " "Found entity 1: altpcie_av_hip_128bit_atom" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104981 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_tl_cfg_pipe " "Found entity 2: altpcie_tl_cfg_pipe" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104981 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_av_hd_dpcmn_bitsync " "Found entity 3: altpcie_av_hd_dpcmn_bitsync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104981 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_av_hd_dpcmn_bitsync2 " "Found entity 4: altpcie_av_hd_dpcmn_bitsync2" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_ast_hwtcl " "Found entity 1: altpcie_av_hip_ast_hwtcl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454104999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454104999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_rp " "Found entity 1: altpciexpav_stif_cr_rp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_addrtrans " "Found entity 1: altpciexpav128_a2p_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_fixtrans " "Found entity 1: altpciexpav128_a2p_fixtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_vartrans " "Found entity 1: altpciexpav128_a2p_vartrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_app " "Found entity 1: altpciexpav128_app" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_clksync " "Found entity 1: altpciexpav128_clksync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_control_register " "Found entity 1: altpciexpav128_control_register" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_avalon " "Found entity 1: altpciexpav128_cr_avalon" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_interrupt " "Found entity 1: altpciexpav128_cr_interrupt" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_rp " "Found entity 1: altpciexpav128_cr_rp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cfg_status " "Found entity 1: altpciexpav128_cfg_status" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_mailbox " "Found entity 1: altpciexpav128_cr_mailbox" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_p2a_addrtrans " "Found entity 1: altpciexpav128_p2a_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105071 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "14320 ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v(14) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 14320." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1681454105072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx " "Found entity 1: altpciexpav128_rx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_cntrl " "Found entity 1: altpciexpav128_rx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_fifo " "Found entity 1: altpciexpav128_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rxm_adapter " "Found entity 1: altpciexpav128_rxm_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_resp " "Found entity 1: altpciexpav128_rx_resp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105082 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12110 ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v(14) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12110." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1681454105083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx " "Found entity 1: altpciexpav128_tx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx_cntrl " "Found entity 1: altpciexpav128_tx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txavl_cntrl " "Found entity 1: altpciexpav128_txavl_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txresp_cntrl " "Found entity 1: altpciexpav128_txresp_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_underflow_adapter " "Found entity 1: altpciexpav128_underflow_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (pcie_avmm) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105102 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1681454105102 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1681454105102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: av_xcvr_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105146 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1681454105147 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1681454105147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105179 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105179 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_emsip_adapter " "Found entity 1: av_xcvr_emsip_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native_hip " "Found entity 1: av_xcvr_pipe_native_hip" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105264 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105264 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105273 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105275 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105277 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105279 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/hp.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/hp.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_pkg (SystemVerilog) " "Found design unit 1: hp_pkg (SystemVerilog)" {  } { { "../../src/hp.svh" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105293 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp " "Found entity 1: hp" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/pcie.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/pcie.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_m " "Found entity 1: pcie_m" {  } { { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/avalon_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/avalon_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave " "Found entity 1: avalon_slave" {  } { { "../../src/avalon_slave.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/avalon_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/page_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/page_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 page_controller " "Found entity 1: page_controller" {  } { { "../../src/page_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/big_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/big_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 big_slave " "Found entity 1: big_slave" {  } { { "../../src/big_slave.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/big_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CR cr page_selector.sv(21) " "Verilog HDL Declaration information at page_selector.sv(21): object \"CR\" differs only in case from object \"cr\" in the same scope" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR sr page_selector.sv(20) " "Verilog HDL Declaration information at page_selector.sv(20): object \"SR\" differs only in case from object \"sr\" in the same scope" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/page_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/page_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 page_selector " "Found entity 1: page_selector" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/hps_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/hps_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_wrapper_m " "Found entity 1: hps_wrapper_m" {  } { { "../../src/hps_wrapper.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hps_wrapper.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/memory_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/memory_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_reader " "Found entity 1: memory_reader" {  } { { "../../src/memory_reader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/memory_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "iv_loader.sv(64) " "Verilog HDL warning at iv_loader.sv(64): extended using \"x\" or \"z\"" {  } { { "../../src/iv_loader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/iv_loader.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681454105305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/iv_loader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/iv_loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iv_loader " "Found entity 1: iv_loader" {  } { { "../../src/iv_loader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/iv_loader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR loader.sv(20) " "Verilog HDL Declaration information at loader.sv(20): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "../../src/loader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/loader.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "word_writed WORD_WRITED loader.sv(17) " "Verilog HDL Declaration information at loader.sv(17): object \"word_writed\" differs only in case from object \"WORD_WRITED\" in the same scope" {  } { { "../../src/loader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/loader.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/loader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "../../src/loader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/loader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_addr START_ADDR load_controller.sv(17) " "Verilog HDL Declaration information at load_controller.sv(17): object \"start_addr\" differs only in case from object \"START_ADDR\" in the same scope" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CR cr load_controller.sv(36) " "Verilog HDL Declaration information at load_controller.sv(36): object \"CR\" differs only in case from object \"cr\" in the same scope" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR sr load_controller.sv(35) " "Verilog HDL Declaration information at load_controller.sv(35): object \"SR\" differs only in case from object \"sr\" in the same scope" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/load_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/load_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_controller " "Found entity 1: load_controller" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR starter.sv(14) " "Verilog HDL Declaration information at starter.sv(14): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "../../src/starter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/starter.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681454105311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/starter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/starter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 starter " "Found entity 1: starter" {  } { { "../../src/starter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/starter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454105313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454105313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454105313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454105317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hp " "Elaborating entity \"hp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681454105973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_if avmm_if:bar0_i " "Elaborating entity \"avmm_if\" for hierarchy \"avmm_if:bar0_i\"" {  } { { "../../src/hp.sv" "bar0_i" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454105993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_if avmm_if:bar0_32_i " "Elaborating entity \"avmm_if\" for hierarchy \"avmm_if:bar0_32_i\"" {  } { { "../../src/hp.sv" "bar0_32_i" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454105999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_if avmm_if:mmr_i\[15\] " "Elaborating entity \"avmm_if\" for hierarchy \"avmm_if:mmr_i\[15\]\"" {  } { { "../../src/hp.sv" "mmr_i\[15\]" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_if avmm_if:bar1_i " "Elaborating entity \"avmm_if\" for hierarchy \"avmm_if:bar1_i\"" {  } { { "../../src/hp.sv" "bar1_i" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_if avmm_if:bar2_i " "Elaborating entity \"avmm_if\" for hierarchy \"avmm_if:bar2_i\"" {  } { { "../../src/hp.sv" "bar2_i" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_m pcie_m:pcie " "Elaborating entity \"pcie_m\" for hierarchy \"pcie_m:pcie\"" {  } { { "../../src/hp.sv" "pcie" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm pcie_m:pcie\|pcie_avmm:pcie_avmm_inst " "Elaborating entity \"pcie_avmm\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\"" {  } { { "../../src/pcie.sv" "pcie_avmm_inst" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "alt_xcvr_reconfig_0" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106165 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106165 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106165 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454106167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454106167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454106167 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454106167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "basic" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "a5" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" "lif_csr" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" "l2pch" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106256 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681454106257 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681454106257 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681454106257 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" "l2paddr" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" "bundle" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0 " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "irq_clock_crosser_0" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454106316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454106316 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454106316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_irq_clock_crosser:irq_clock_crosser_0\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "mm_clock_crossing_bridge_0" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "mm_clock_crossing_bridge_1" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "mm_clock_crossing_bridge_2" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_cv_hip_avmm_hwtcl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0 " "Elaborating entity \"altpcie_cv_hip_avmm_hwtcl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "pcie_cv_hip_avmm_0" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(698) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(698): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(714) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(714): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_cv_hip_avmm_hwtcl.v(715) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(715): truncated value with size 32 to match size of target (5)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(719) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(719): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(720) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(720): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(721) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(721): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 altpcie_cv_hip_avmm_hwtcl.v(722) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(722): truncated value with size 32 to match size of target (24)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106588 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(723) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(723): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(724) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(724): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(727) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(727): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(746) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(746): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(747) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(747): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(748) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(748): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_cv_hip_avmm_hwtcl.v(749) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(749): truncated value with size 32 to match size of target (2)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(752) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(752): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(753) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(753): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_cv_hip_avmm_hwtcl.v(754) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(754): truncated value with size 32 to match size of target (7)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(755) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(755): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altpcie_cv_hip_avmm_hwtcl.v(756) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(756): truncated value with size 32 to match size of target (13)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(757) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(757): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(758) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(758): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(773) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(773): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(774) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(774): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(776) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(776): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(780) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(780): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_cv_hip_avmm_hwtcl.v(781) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(781): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(782) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(782): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(783) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(783): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(784) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(784): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(787) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(787): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_cv_hip_avmm_hwtcl.v(788) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(788): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(834) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(834): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(835) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(835): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(836) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(836): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(837) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(837): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(838) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(838): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_cv_hip_avmm_hwtcl.v(839) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(839): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(840) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(840): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altpcie_cv_hip_avmm_hwtcl.v(841) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(841): truncated value with size 32 to match size of target (20)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(842) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(842): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106589 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(843) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(843): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_cv_hip_avmm_hwtcl.v(844) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(844): truncated value with size 32 to match size of target (5)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_cv_hip_avmm_hwtcl.v(845) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(845): truncated value with size 32 to match size of target (5)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(846) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(846): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(847) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(847): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_cv_hip_avmm_hwtcl.v(848) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(848): truncated value with size 32 to match size of target (12)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(849) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(849): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(850) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(850): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_cv_hip_avmm_hwtcl.v(851) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(851): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_cv_hip_avmm_hwtcl.v(852) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(852): truncated value with size 32 to match size of target (12)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(853) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(853): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(854) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(854): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(855) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(855): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(856) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(856): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpcie_cv_hip_avmm_hwtcl.v(857) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(857): truncated value with size 32 to match size of target (11)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altpcie_cv_hip_avmm_hwtcl.v(858) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(858): truncated value with size 32 to match size of target (30)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altpcie_cv_hip_avmm_hwtcl.v(859) " "Verilog HDL assignment warning at altpcie_cv_hip_avmm_hwtcl.v(859): truncated value with size 32 to match size of target (30)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_entest altpcie_cv_hip_avmm_hwtcl.v(1093) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1093): object \"gnd_entest\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1093 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_frzlogic altpcie_cv_hip_avmm_hwtcl.v(1094) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1094): object \"gnd_frzlogic\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1094 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_frzreg altpcie_cv_hip_avmm_hwtcl.v(1095) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1095): object \"gnd_frzreg\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1095 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_idrcv altpcie_cv_hip_avmm_hwtcl.v(1096) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1096): object \"gnd_idrcv\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1096 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_idrpl altpcie_cv_hip_avmm_hwtcl.v(1097) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1097): object \"gnd_idrpl\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1097 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistenrcv altpcie_cv_hip_avmm_hwtcl.v(1098) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1098): object \"gnd_bistenrcv\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1098 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistenrpl altpcie_cv_hip_avmm_hwtcl.v(1099) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1099): object \"gnd_bistenrpl\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1099 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistscanen altpcie_cv_hip_avmm_hwtcl.v(1100) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1100): object \"gnd_bistscanen\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bistscanin altpcie_cv_hip_avmm_hwtcl.v(1101) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1101): object \"gnd_bistscanin\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_bisttesten altpcie_cv_hip_avmm_hwtcl.v(1102) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1102): object \"gnd_bisttesten\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memhiptestenable altpcie_cv_hip_avmm_hwtcl.v(1103) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1103): object \"gnd_memhiptestenable\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredenscan altpcie_cv_hip_avmm_hwtcl.v(1104) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1104): object \"gnd_memredenscan\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscen altpcie_cv_hip_avmm_hwtcl.v(1105) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1105): object \"gnd_memredscen\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscin altpcie_cv_hip_avmm_hwtcl.v(1106) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1106): object \"gnd_memredscin\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredsclk altpcie_cv_hip_avmm_hwtcl.v(1107) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1107): object \"gnd_memredsclk\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscrst altpcie_cv_hip_avmm_hwtcl.v(1108) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1108): object \"gnd_memredscrst\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memredscsel altpcie_cv_hip_avmm_hwtcl.v(1109) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1109): object \"gnd_memredscsel\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memregscanen altpcie_cv_hip_avmm_hwtcl.v(1110) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1110): object \"gnd_memregscanen\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106590 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_memregscanin altpcie_cv_hip_avmm_hwtcl.v(1111) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1111): object \"gnd_memregscanin\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_scanmoden altpcie_cv_hip_avmm_hwtcl.v(1112) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1112): object \"gnd_scanmoden\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_usermode altpcie_cv_hip_avmm_hwtcl.v(1113) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1113): object \"gnd_usermode\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_scanshiftn altpcie_cv_hip_avmm_hwtcl.v(1114) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1114): object \"gnd_scanshiftn\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_nfrzdrv altpcie_cv_hip_avmm_hwtcl.v(1115) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1115): object \"gnd_nfrzdrv\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_plniotri altpcie_cv_hip_avmm_hwtcl.v(1116) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1116): object \"gnd_plniotri\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebrddata altpcie_cv_hip_avmm_hwtcl.v(1118) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1118): object \"gnd_csebrddata\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebrddataparity altpcie_cv_hip_avmm_hwtcl.v(1119) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1119): object \"gnd_csebrddataparity\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebrdresponse altpcie_cv_hip_avmm_hwtcl.v(1120) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1120): object \"gnd_csebrdresponse\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebwaitrequest altpcie_cv_hip_avmm_hwtcl.v(1121) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1121): object \"gnd_csebwaitrequest\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebwrresponse altpcie_cv_hip_avmm_hwtcl.v(1122) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1122): object \"gnd_csebwrresponse\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_csebwrrespvalid altpcie_cv_hip_avmm_hwtcl.v(1123) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1123): object \"gnd_csebwrrespvalid\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_dbgpipex1rx altpcie_cv_hip_avmm_hwtcl.v(1124) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1124): object \"gnd_dbgpipex1rx\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_swctmod altpcie_cv_hip_avmm_hwtcl.v(1125) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1125): object \"gnd_swctmod\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_swdn_in altpcie_cv_hip_avmm_hwtcl.v(1126) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1126): object \"gnd_swdn_in\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_swup_in altpcie_cv_hip_avmm_hwtcl.v(1127) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1127): object \"gnd_swup_in\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd_cal_blk_clk altpcie_cv_hip_avmm_hwtcl.v(1128) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1128): object \"gnd_cal_blk_clk\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "coreclkout_pll_locked altpcie_cv_hip_avmm_hwtcl.v(1150) " "Verilog HDL warning at altpcie_cv_hip_avmm_hwtcl.v(1150): object coreclkout_pll_locked used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode altpcie_cv_hip_avmm_hwtcl.v(1179) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1179): object \"mode\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_rstn altpcie_cv_hip_avmm_hwtcl.v(1238) " "Verilog HDL or VHDL warning at altpcie_cv_hip_avmm_hwtcl.v(1238): object \"avalon_rstn\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 1238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testout altpcie_cv_hip_avmm_hwtcl.v(292) " "Output port \"testout\" at altpcie_cv_hip_avmm_hwtcl.v(292) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd0 altpcie_cv_hip_avmm_hwtcl.v(486) " "Output port \"txsynchd0\" at altpcie_cv_hip_avmm_hwtcl.v(486) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 486 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd1 altpcie_cv_hip_avmm_hwtcl.v(487) " "Output port \"txsynchd1\" at altpcie_cv_hip_avmm_hwtcl.v(487) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 487 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd2 altpcie_cv_hip_avmm_hwtcl.v(488) " "Output port \"txsynchd2\" at altpcie_cv_hip_avmm_hwtcl.v(488) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 488 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd3 altpcie_cv_hip_avmm_hwtcl.v(489) " "Output port \"txsynchd3\" at altpcie_cv_hip_avmm_hwtcl.v(489) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 489 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd4 altpcie_cv_hip_avmm_hwtcl.v(490) " "Output port \"txsynchd4\" at altpcie_cv_hip_avmm_hwtcl.v(490) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 490 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd5 altpcie_cv_hip_avmm_hwtcl.v(491) " "Output port \"txsynchd5\" at altpcie_cv_hip_avmm_hwtcl.v(491) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 491 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd6 altpcie_cv_hip_avmm_hwtcl.v(492) " "Output port \"txsynchd6\" at altpcie_cv_hip_avmm_hwtcl.v(492) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 492 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd7 altpcie_cv_hip_avmm_hwtcl.v(493) " "Output port \"txsynchd7\" at altpcie_cv_hip_avmm_hwtcl.v(493) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 493 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff0 altpcie_cv_hip_avmm_hwtcl.v(494) " "Output port \"currentcoeff0\" at altpcie_cv_hip_avmm_hwtcl.v(494) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 494 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff1 altpcie_cv_hip_avmm_hwtcl.v(495) " "Output port \"currentcoeff1\" at altpcie_cv_hip_avmm_hwtcl.v(495) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 495 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff2 altpcie_cv_hip_avmm_hwtcl.v(496) " "Output port \"currentcoeff2\" at altpcie_cv_hip_avmm_hwtcl.v(496) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 496 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff3 altpcie_cv_hip_avmm_hwtcl.v(497) " "Output port \"currentcoeff3\" at altpcie_cv_hip_avmm_hwtcl.v(497) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 497 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff4 altpcie_cv_hip_avmm_hwtcl.v(498) " "Output port \"currentcoeff4\" at altpcie_cv_hip_avmm_hwtcl.v(498) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 498 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106591 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff5 altpcie_cv_hip_avmm_hwtcl.v(499) " "Output port \"currentcoeff5\" at altpcie_cv_hip_avmm_hwtcl.v(499) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 499 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff6 altpcie_cv_hip_avmm_hwtcl.v(500) " "Output port \"currentcoeff6\" at altpcie_cv_hip_avmm_hwtcl.v(500) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 500 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff7 altpcie_cv_hip_avmm_hwtcl.v(501) " "Output port \"currentcoeff7\" at altpcie_cv_hip_avmm_hwtcl.v(501) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 501 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset0 altpcie_cv_hip_avmm_hwtcl.v(502) " "Output port \"currentrxpreset0\" at altpcie_cv_hip_avmm_hwtcl.v(502) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 502 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset1 altpcie_cv_hip_avmm_hwtcl.v(503) " "Output port \"currentrxpreset1\" at altpcie_cv_hip_avmm_hwtcl.v(503) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 503 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset2 altpcie_cv_hip_avmm_hwtcl.v(504) " "Output port \"currentrxpreset2\" at altpcie_cv_hip_avmm_hwtcl.v(504) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 504 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset3 altpcie_cv_hip_avmm_hwtcl.v(505) " "Output port \"currentrxpreset3\" at altpcie_cv_hip_avmm_hwtcl.v(505) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 505 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset4 altpcie_cv_hip_avmm_hwtcl.v(506) " "Output port \"currentrxpreset4\" at altpcie_cv_hip_avmm_hwtcl.v(506) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 506 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset5 altpcie_cv_hip_avmm_hwtcl.v(507) " "Output port \"currentrxpreset5\" at altpcie_cv_hip_avmm_hwtcl.v(507) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 507 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset6 altpcie_cv_hip_avmm_hwtcl.v(508) " "Output port \"currentrxpreset6\" at altpcie_cv_hip_avmm_hwtcl.v(508) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 508 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset7 altpcie_cv_hip_avmm_hwtcl.v(509) " "Output port \"currentrxpreset7\" at altpcie_cv_hip_avmm_hwtcl.v(509) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 509 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmAddress_6_o altpcie_cv_hip_avmm_hwtcl.v(622) " "Output port \"RxmAddress_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(622) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 622 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmWriteData_6_o altpcie_cv_hip_avmm_hwtcl.v(623) " "Output port \"RxmWriteData_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(623) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 623 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmByteEnable_6_o altpcie_cv_hip_avmm_hwtcl.v(624) " "Output port \"RxmByteEnable_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(624) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 624 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmBurstCount_6_o altpcie_cv_hip_avmm_hwtcl.v(625) " "Output port \"RxmBurstCount_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(625) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 625 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk250_out altpcie_cv_hip_avmm_hwtcl.v(296) " "Output port \"sim_pipe_clk250_out\" at altpcie_cv_hip_avmm_hwtcl.v(296) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk500_out altpcie_cv_hip_avmm_hwtcl.v(297) " "Output port \"sim_pipe_clk500_out\" at altpcie_cv_hip_avmm_hwtcl.v(297) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid0 altpcie_cv_hip_avmm_hwtcl.v(429) " "Output port \"txdatavalid0\" at altpcie_cv_hip_avmm_hwtcl.v(429) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 429 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid1 altpcie_cv_hip_avmm_hwtcl.v(430) " "Output port \"txdatavalid1\" at altpcie_cv_hip_avmm_hwtcl.v(430) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid2 altpcie_cv_hip_avmm_hwtcl.v(431) " "Output port \"txdatavalid2\" at altpcie_cv_hip_avmm_hwtcl.v(431) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid3 altpcie_cv_hip_avmm_hwtcl.v(432) " "Output port \"txdatavalid3\" at altpcie_cv_hip_avmm_hwtcl.v(432) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid4 altpcie_cv_hip_avmm_hwtcl.v(433) " "Output port \"txdatavalid4\" at altpcie_cv_hip_avmm_hwtcl.v(433) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 433 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid5 altpcie_cv_hip_avmm_hwtcl.v(434) " "Output port \"txdatavalid5\" at altpcie_cv_hip_avmm_hwtcl.v(434) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid6 altpcie_cv_hip_avmm_hwtcl.v(435) " "Output port \"txdatavalid6\" at altpcie_cv_hip_avmm_hwtcl.v(435) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatavalid7 altpcie_cv_hip_avmm_hwtcl.v(436) " "Output port \"txdatavalid7\" at altpcie_cv_hip_avmm_hwtcl.v(436) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing0 altpcie_cv_hip_avmm_hwtcl.v(469) " "Output port \"txswing0\" at altpcie_cv_hip_avmm_hwtcl.v(469) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 469 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing1 altpcie_cv_hip_avmm_hwtcl.v(470) " "Output port \"txswing1\" at altpcie_cv_hip_avmm_hwtcl.v(470) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 470 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing2 altpcie_cv_hip_avmm_hwtcl.v(471) " "Output port \"txswing2\" at altpcie_cv_hip_avmm_hwtcl.v(471) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 471 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing3 altpcie_cv_hip_avmm_hwtcl.v(472) " "Output port \"txswing3\" at altpcie_cv_hip_avmm_hwtcl.v(472) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 472 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing4 altpcie_cv_hip_avmm_hwtcl.v(473) " "Output port \"txswing4\" at altpcie_cv_hip_avmm_hwtcl.v(473) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 473 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing5 altpcie_cv_hip_avmm_hwtcl.v(474) " "Output port \"txswing5\" at altpcie_cv_hip_avmm_hwtcl.v(474) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 474 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing6 altpcie_cv_hip_avmm_hwtcl.v(475) " "Output port \"txswing6\" at altpcie_cv_hip_avmm_hwtcl.v(475) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 475 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing7 altpcie_cv_hip_avmm_hwtcl.v(476) " "Output port \"txswing7\" at altpcie_cv_hip_avmm_hwtcl.v(476) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 476 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106592 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst0 altpcie_cv_hip_avmm_hwtcl.v(478) " "Output port \"txblkst0\" at altpcie_cv_hip_avmm_hwtcl.v(478) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 478 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst1 altpcie_cv_hip_avmm_hwtcl.v(479) " "Output port \"txblkst1\" at altpcie_cv_hip_avmm_hwtcl.v(479) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 479 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst2 altpcie_cv_hip_avmm_hwtcl.v(480) " "Output port \"txblkst2\" at altpcie_cv_hip_avmm_hwtcl.v(480) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 480 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst3 altpcie_cv_hip_avmm_hwtcl.v(481) " "Output port \"txblkst3\" at altpcie_cv_hip_avmm_hwtcl.v(481) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 481 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst4 altpcie_cv_hip_avmm_hwtcl.v(482) " "Output port \"txblkst4\" at altpcie_cv_hip_avmm_hwtcl.v(482) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 482 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst5 altpcie_cv_hip_avmm_hwtcl.v(483) " "Output port \"txblkst5\" at altpcie_cv_hip_avmm_hwtcl.v(483) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 483 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst6 altpcie_cv_hip_avmm_hwtcl.v(484) " "Output port \"txblkst6\" at altpcie_cv_hip_avmm_hwtcl.v(484) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 484 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst7 altpcie_cv_hip_avmm_hwtcl.v(485) " "Output port \"txblkst7\" at altpcie_cv_hip_avmm_hwtcl.v(485) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 485 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmWrite_6_o altpcie_cv_hip_avmm_hwtcl.v(621) " "Output port \"RxmWrite_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(621) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 621 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RxmRead_6_o altpcie_cv_hip_avmm_hwtcl.v(627) " "Output port \"RxmRead_6_o\" at altpcie_cv_hip_avmm_hwtcl.v(627) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 627 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_cv_hip_ast_hwtcl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast " "Elaborating entity \"altpcie_cv_hip_ast_hwtcl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "c5_hip_ast" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_ast_hwtcl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl " "Elaborating entity \"altpcie_av_hip_ast_hwtcl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "altpcie_av_hip_ast_hwtcl" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106620 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1269) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1269): converting signed shift amount to unsigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1269 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1267) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1267): converting signed shift amount to unsigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1267 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1268) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1268): converting signed shift amount to unsigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1268 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL Function Declaration warning at altpcie_av_hip_ast_hwtcl.v(1231): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1231): truncated value with size 208 to match size of target (200)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1278) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1278): converting signed shift amount to unsigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1278 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1424) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1424): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1426) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1426): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1523) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1523): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1525) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1525): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1622) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1622): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1624) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1624): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1721) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1721): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106631 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1723) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1723): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1820) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1820): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1822) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1822): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1919) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1919): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1921) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1921): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2018) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2018): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2020) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2020): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2041) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2041): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2042) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2042): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2043) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2043): truncated value with size 32 to match size of target (3)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2117) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2117): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2119) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2119): truncated value with size 32 to match size of target (29)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpcie_av_hip_ast_hwtcl.v(1253) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1253): truncated value with size 32 to match size of target (10)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2200) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2200): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_av_hip_ast_hwtcl.v(2215) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2215): truncated value with size 32 to match size of target (4)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2217) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2217): truncated value with size 32 to match size of target (16)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 1 altpcie_av_hip_ast_hwtcl.v(2250) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2250): truncated value with size 30 to match size of target (1)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cyclone V Hard IP for PCI Express \"\" altpcie_av_hip_ast_hwtcl.v(2312) " "Verilog HDL Display System Task info at altpcie_av_hip_ast_hwtcl.v(2312): Cyclone V Hard IP for PCI Express \"\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2312 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_av_hip_ast_hwtcl.v(2407) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2407): truncated value with size 32 to match size of target (8)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_av_hip_ast_hwtcl.v(2408) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2408): truncated value with size 32 to match size of target (12)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_st_empty altpcie_av_hip_ast_hwtcl.v(1055) " "Output port \"rx_st_empty\" at altpcie_av_hip_ast_hwtcl.v(1055) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 1055 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_128bit_atom pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom " "Elaborating entity \"altpcie_av_hip_128bit_atom\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "altpcie_av_hip_128bit_atom" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106642 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_128bit_atom.v(1153) " "Verilog HDL Function Declaration warning at altpcie_av_hip_128bit_atom.v(1153): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1153 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1681454106655 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxanalogreset altpcie_av_hip_128bit_atom.v(1480) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1480): object rst_ctrl_rxanalogreset used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1480 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106655 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxdigitalreset altpcie_av_hip_128bit_atom.v(1481) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1481): object rst_ctrl_rxdigitalreset used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1481 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106655 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_txdigitalreset altpcie_av_hip_128bit_atom.v(1482) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1482): object rst_ctrl_txdigitalreset used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1482 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454106655 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync2 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync2\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "bitsync_rx_ltd" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2 " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "altpcie_av_hd_dpcmn_bitsync2" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_hip pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip " "Elaborating entity \"altpcie_rs_hip\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "g_soft_reset.altpcie_rs_hip" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_pipe_native_hip pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip " "Elaborating entity \"av_xcvr_pipe_native_hip\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "g_pcie_xcvr.av_xcvr_pipe_native_hip" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_emsip_adapter pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst " "Elaborating entity \"av_xcvr_emsip_adapter\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_emsip_adapter_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106693 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frefclk\[1\] av_xcvr_emsip_adapter.sv(91) " "Output port \"frefclk\[1\]\" at av_xcvr_emsip_adapter.sv(91) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106694 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offcaldone\[1\] av_xcvr_emsip_adapter.sv(92) " "Output port \"offcaldone\[1\]\" at av_xcvr_emsip_adapter.sv(92) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106694 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[1\] av_xcvr_emsip_adapter.sv(94) " "Output port \"rxfreqtxcmuplllock\[1\]\" at av_xcvr_emsip_adapter.sv(94) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106694 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpllphaselock\[1\] av_xcvr_emsip_adapter.sv(96) " "Output port \"rxpllphaselock\[1\]\" at av_xcvr_emsip_adapter.sv(96) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106695 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[43..11\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[43..11\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106695 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454106695 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_tx_pll_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native " "Elaborating entity \"av_xcvr_native\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "inst_av_xcvr_native" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" "inst_av_pma" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" "av_rx_pma" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" "av_tx_pma" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" "inst_av_pcs" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "avalon_bridge" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106959 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454106959 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454106977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454106986 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454106986 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454106986 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107230 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454107230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vl91 " "Found entity 1: scfifo_vl91" {  } { { "db/scfifo_vl91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_vl91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vl91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated " "Elaborating entity \"scfifo_vl91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6s91 " "Found entity 1: a_dpfifo_6s91" {  } { { "db/a_dpfifo_6s91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6s91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo " "Elaborating entity \"a_dpfifo_6s91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\"" {  } { { "db/scfifo_vl91.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_vl91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_7hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_6s91.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6s91.tdf" "almost_full_comparer" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:two_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_3l8:two_comparison\"" {  } { { "db/a_dpfifo_6s91.tdf" "two_comparison" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6s91.tdf" "rd_ptr_msb" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_6s91.tdf" "usedw_counter" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_6s91.tdf" "wr_ptr" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107615 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454107617 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454107617 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454107802 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454107802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5m91 " "Found entity 1: scfifo_5m91" {  } { { "db/scfifo_5m91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_5m91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5m91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated " "Elaborating entity \"scfifo_5m91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cs91 " "Found entity 1: a_dpfifo_cs91" {  } { { "db/a_dpfifo_cs91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_cs91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cs91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo " "Elaborating entity \"a_dpfifo_cs91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\"" {  } { { "db/scfifo_5m91.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_5m91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhn1 " "Found entity 1: altsyncram_bhn1" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_bhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454107937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454107937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram " "Elaborating entity \"altsyncram_bhn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\"" {  } { { "db/a_dpfifo_cs91.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_cs91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cs91.tdf" "almost_full_comparer" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_cs91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454107976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108025 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454108025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvr1 " "Found entity 1: altsyncram_rvr1" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvr1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated " "Elaborating entity \"altsyncram_rvr1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108128 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454108132 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108315 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454108315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i391 " "Found entity 1: scfifo_i391" {  } { { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i391 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated " "Elaborating entity \"scfifo_i391\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p991 " "Found entity 1: a_dpfifo_p991" {  } { { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p991 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo " "Elaborating entity \"a_dpfifo_p991\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\"" {  } { { "db/scfifo_i391.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgn1 " "Found entity 1: altsyncram_lgn1" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram " "Elaborating entity \"altsyncram_lgn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\"" {  } { { "db/a_dpfifo_p991.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_vartrans pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans " "Elaborating entity \"altpciexpav_stif_a2p_vartrans\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "vartrans" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_a2p_vartrans.v(123) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_vartrans.v(123): truncated value with size 32 to match size of target (1)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454108482 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "altsyncram_component" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b CLEAR1 " "Parameter \"indata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b CLEAR1 " "Parameter \"wrcontrol_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR1 " "Parameter \"byteena_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108496 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454108496 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2563 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2566 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2569 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2572 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter BYTEENA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter BYTEENA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2575 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2578 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 2581 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6492.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6492.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6492 " "Found entity 1: altsyncram_6492" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6492 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated " "Elaborating entity \"altsyncram_6492\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108590 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454108593 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454108775 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454108775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_u4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_u4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_u4a1 " "Found entity 1: scfifo_u4a1" {  } { { "db/scfifo_u4a1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_u4a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_u4a1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated " "Elaborating entity \"scfifo_u4a1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5ba1 " "Found entity 1: a_dpfifo_5ba1" {  } { { "db/a_dpfifo_5ba1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_5ba1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5ba1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo " "Elaborating entity \"a_dpfifo_5ba1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\"" {  } { { "db/scfifo_u4a1.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_u4a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454108922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454108922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\"" {  } { { "db/a_dpfifo_5ba1.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_5ba1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454108928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109139 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p391 " "Found entity 1: scfifo_p391" {  } { { "db/scfifo_p391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_p391.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p391 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated " "Elaborating entity \"scfifo_p391\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0a91 " "Found entity 1: a_dpfifo_0a91" {  } { { "db/a_dpfifo_0a91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0a91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo " "Elaborating entity \"a_dpfifo_0a91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\"" {  } { { "db/scfifo_p391.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_p391.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhn1 " "Found entity 1: altsyncram_hhn1" {  } { { "db/altsyncram_hhn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_hhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|altsyncram_hhn1:FIFOram " "Elaborating entity \"altsyncram_hhn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|altsyncram_hhn1:FIFOram\"" {  } { { "db/a_dpfifo_0a91.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_0a91.tdf" "almost_full_comparer" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:two_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cmpr_5l8:two_comparison\"" {  } { { "db/a_dpfifo_0a91.tdf" "two_comparison" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0a91.tdf" "rd_ptr_msb" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_vg7:usedw_counter " "Elaborating entity \"cntr_vg7\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_vg7:usedw_counter\"" {  } { { "db/a_dpfifo_0a91.tdf" "usedw_counter" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_jgb:wr_ptr " "Elaborating entity \"cntr_jgb\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_p391:auto_generated\|a_dpfifo_0a91:dpfifo\|cntr_jgb:wr_ptr\"" {  } { { "db/a_dpfifo_0a91.tdf" "wr_ptr" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_0a91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109717 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454109717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_35a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_35a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_35a1 " "Found entity 1: scfifo_35a1" {  } { { "db/scfifo_35a1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_35a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_35a1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated " "Elaborating entity \"scfifo_35a1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_aba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_aba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_aba1 " "Found entity 1: a_dpfifo_aba1" {  } { { "db/a_dpfifo_aba1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_aba1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_aba1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo " "Elaborating entity \"a_dpfifo_aba1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\"" {  } { { "db/scfifo_35a1.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_35a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1in1 " "Found entity 1: altsyncram_1in1" {  } { { "db/altsyncram_1in1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_1in1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1in1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram " "Elaborating entity \"altsyncram_1in1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\"" {  } { { "db/a_dpfifo_aba1.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_aba1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454109905 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454109905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vn1 " "Found entity 1: altsyncram_8vn1" {  } { { "db/altsyncram_8vn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_8vn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454109975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454109975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_8vn1:auto_generated " "Elaborating entity \"altsyncram_8vn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_8vn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454109992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_msi_req altpciexpav_stif_tx_cntrl.v(279) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(279): object \"sm_msi_req\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_tx_cntrl.v(362) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(362): truncated value with size 32 to match size of target (6)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454110003 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110194 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454110194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6m91 " "Found entity 1: scfifo_6m91" {  } { { "db/scfifo_6m91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_6m91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454110245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6m91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated " "Elaborating entity \"scfifo_6m91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ds91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ds91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ds91 " "Found entity 1: a_dpfifo_ds91" {  } { { "db/a_dpfifo_ds91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_ds91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454110261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ds91 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo " "Elaborating entity \"a_dpfifo_ds91\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo\"" {  } { { "db/scfifo_6m91.tdf" "dpfifo" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_6m91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chn1 " "Found entity 1: altsyncram_chn1" {  } { { "db/altsyncram_chn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_chn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454110336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chn1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo\|altsyncram_chn1:FIFOram " "Elaborating entity \"altsyncram_chn1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_6m91:auto_generated\|a_dpfifo_ds91:dpfifo\|altsyncram_chn1:FIFOram\"" {  } { { "db/a_dpfifo_ds91.tdf" "FIFOram" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_ds91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110378 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454110411 ""}  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454110411 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110473 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110473 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone V of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nui1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nui1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nui1 " "Found entity 1: altsyncram_nui1" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454110474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454110474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nui1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated " "Elaborating entity \"altsyncram_nui1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110511 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454110511 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454110511 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454110511 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454110511 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454110511 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454110533 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_hip_rs pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcierd_hip_rs:rs_hip " "Elaborating entity \"altpcierd_hip_rs\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcierd_hip_rs:rs_hip\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "rs_hip" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pcie_avmm_mm_interconnect_0\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "mm_interconnect_0" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "pcie_cv_hip_avmm_0_rxm_bar0_translator" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "pcie_cv_hip_avmm_0_rxm_bar0_agent" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_router pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router:router " "Elaborating entity \"pcie_avmm_mm_interconnect_0_router\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router:router\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "router" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_router_default_decode pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router:router\|pcie_avmm_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pcie_avmm_mm_interconnect_0_router_default_decode\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router:router\|pcie_avmm_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_router_001 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pcie_avmm_mm_interconnect_0_router_001\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router_001:router_001\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "router_001" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_router_001_default_decode pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router_001:router_001\|pcie_avmm_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pcie_avmm_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_router_001:router_001\|pcie_avmm_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_burst_adapter" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454110674 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_cmd_demux pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pcie_avmm_mm_interconnect_0_cmd_demux\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "cmd_demux" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_cmd_mux pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pcie_avmm_mm_interconnect_0_cmd_mux\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "cmd_mux" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_rsp_demux pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pcie_avmm_mm_interconnect_0_rsp_demux\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "rsp_demux" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_rsp_mux pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pcie_avmm_mm_interconnect_0_rsp_mux\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "rsp_mux" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "async_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_avalon_st_adapter pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pcie_avmm_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|pcie_avmm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"pcie_avmm_mm_interconnect_1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "mm_interconnect_1" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_clock_crossing_bridge_1_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_clock_crossing_bridge_1_s0_translator\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_translator" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_clock_crossing_bridge_1_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_clock_crossing_bridge_1_s0_agent\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_agent" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rsp_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_agent_rsp_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_1_s0_agent_rdata_fifo\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_agent_rdata_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_1_router pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|pcie_avmm_mm_interconnect_1_router:router " "Elaborating entity \"pcie_avmm_mm_interconnect_1_router\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|pcie_avmm_mm_interconnect_1_router:router\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "router" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_1_router_default_decode pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|pcie_avmm_mm_interconnect_1_router:router\|pcie_avmm_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"pcie_avmm_mm_interconnect_1_router_default_decode\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|pcie_avmm_mm_interconnect_1_router:router\|pcie_avmm_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_1_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_1_s0_burst_adapter\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "mm_clock_crossing_bridge_1_s0_burst_adapter" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_1_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_1_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454110952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454110956 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_clock_crossing_bridge_1_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_2 pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"pcie_avmm_mm_interconnect_2\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "mm_interconnect_2" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:mm_clock_crossing_bridge_2_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:mm_clock_crossing_bridge_2_s0_translator\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "mm_clock_crossing_bridge_2_s0_translator" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_2_router pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|pcie_avmm_mm_interconnect_2_router:router " "Elaborating entity \"pcie_avmm_mm_interconnect_2_router\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|pcie_avmm_mm_interconnect_2_router:router\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "router" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_avmm_mm_interconnect_2_router_default_decode pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|pcie_avmm_mm_interconnect_2_router:router\|pcie_avmm_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"pcie_avmm_mm_interconnect_2_router_default_decode\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|pcie_avmm_mm_interconnect_2_router:router\|pcie_avmm_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_reset_controller:rst_controller\"" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "rst_controller" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_dw_translator_m avmm_dw_translator_m:avmm_dw_translator " "Elaborating entity \"avmm_dw_translator_m\" for hierarchy \"avmm_dw_translator_m:avmm_dw_translator\"" {  } { { "../../src/hp.sv" "avmm_dw_translator" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_crossbar_m avmm_crossbar_m:mmr_crossbar " "Elaborating entity \"avmm_crossbar_m\" for hierarchy \"avmm_crossbar_m:mmr_crossbar\"" {  } { { "../../src/hp.sv" "mmr_crossbar" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pf_m pf_m:rst_pf " "Elaborating entity \"pf_m\" for hierarchy \"pf_m:rst_pf\"" {  } { { "../../src/hp.sv" "rst_pf" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_selector page_selector:test " "Elaborating entity \"page_selector\" for hierarchy \"page_selector:test\"" {  } { { "../../src/hp.sv" "test" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 page_selector.sv(66) " "Verilog HDL assignment warning at page_selector.sv(66): truncated value with size 32 to match size of target (2)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111282 "|hp|page_selector:teast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 page_selector.sv(67) " "Verilog HDL assignment warning at page_selector.sv(67): truncated value with size 32 to match size of target (10)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111283 "|hp|page_selector:teast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 page_selector.sv(75) " "Verilog HDL assignment warning at page_selector.sv(75): truncated value with size 32 to match size of target (16)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111283 "|hp|page_selector:teast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 page_selector.sv(78) " "Verilog HDL assignment warning at page_selector.sv(78): truncated value with size 32 to match size of target (2)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111283 "|hp|page_selector:teast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 page_selector.sv(79) " "Verilog HDL assignment warning at page_selector.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111283 "|hp|page_selector:teast"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_selector page_selector:selector " "Elaborating entity \"page_selector\" for hierarchy \"page_selector:selector\"" {  } { { "../../src/hp.sv" "selector" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 page_selector.sv(66) " "Verilog HDL assignment warning at page_selector.sv(66): truncated value with size 32 to match size of target (2)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111290 "|hp|page_selector:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 page_selector.sv(67) " "Verilog HDL assignment warning at page_selector.sv(67): truncated value with size 32 to match size of target (10)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111290 "|hp|page_selector:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 page_selector.sv(75) " "Verilog HDL assignment warning at page_selector.sv(75): truncated value with size 32 to match size of target (11)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111290 "|hp|page_selector:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 page_selector.sv(78) " "Verilog HDL assignment warning at page_selector.sv(78): truncated value with size 32 to match size of target (2)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111290 "|hp|page_selector:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 page_selector.sv(79) " "Verilog HDL assignment warning at page_selector.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "../../src/page_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/page_selector.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111290 "|hp|page_selector:selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_controller load_controller:ctr " "Elaborating entity \"load_controller\" for hierarchy \"load_controller:ctr\"" {  } { { "../../src/hp.sv" "ctr" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111296 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sr load_controller.sv(53) " "Verilog HDL warning at load_controller.sv(53): initial value for variable sr should be constant" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 53 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 load_controller.sv(105) " "Verilog HDL assignment warning at load_controller.sv(105): truncated value with size 32 to match size of target (2)" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 load_controller.sv(106) " "Verilog HDL assignment warning at load_controller.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 load_controller.sv(114) " "Verilog HDL assignment warning at load_controller.sv(114): truncated value with size 32 to match size of target (10)" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 load_controller.sv(117) " "Verilog HDL assignment warning at load_controller.sv(117): truncated value with size 32 to match size of target (2)" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 load_controller.sv(118) " "Verilog HDL assignment warning at load_controller.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sr\[31..3\] 0 load_controller.sv(51) " "Net \"sr\[31..3\]\" at load_controller.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ls\[31..8\] 0 load_controller.sv(52) " "Net \"ls\[31..8\]\" at load_controller.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/load_controller.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/load_controller.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681454111299 "|hp|load_controller:ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_if avmm_if:loader_i " "Elaborating entity \"avmm_if\" for hierarchy \"avmm_if:loader_i\"" {  } { { "../../src/hp.sv" "loader_i" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iv_loader iv_loader:loader " "Elaborating entity \"iv_loader\" for hierarchy \"iv_loader:loader\"" {  } { { "../../src/hp.sv" "loader" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_reader iv_loader:loader\|memory_reader:reader " "Elaborating entity \"memory_reader\" for hierarchy \"iv_loader:loader\|memory_reader:reader\"" {  } { { "../../src/iv_loader.sv" "reader" { Text "/home/sescer/quartus_projects/fpga/src/iv_loader.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 memory_reader.sv(59) " "Verilog HDL assignment warning at memory_reader.sv(59): truncated value with size 32 to match size of target (31)" {  } { { "../../src/memory_reader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/memory_reader.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111318 "|hp|iv_loader:loader|memory_reader:reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loader_i.writedata memory_reader.sv(17) " "Output port \"loader_i.writedata\" at memory_reader.sv(17) has no driver" {  } { { "../../src/memory_reader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/memory_reader.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111318 "|hp|iv_loader:loader|memory_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loader iv_loader:loader\|loader:loader " "Elaborating entity \"loader\" for hierarchy \"iv_loader:loader\|loader:loader\"" {  } { { "../../src/iv_loader.sv" "loader" { Text "/home/sescer/quartus_projects/fpga/src/iv_loader.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 loader.sv(81) " "Verilog HDL assignment warning at loader.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "../../src/loader.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/loader.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111326 "|hp|iv_loader:loader|loader:loader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "starter iv_loader:loader\|loader:loader\|starter:starter_i " "Elaborating entity \"starter\" for hierarchy \"iv_loader:loader\|loader:loader\|starter:starter_i\"" {  } { { "../../src/loader.sv" "starter_i" { Text "/home/sescer/quartus_projects/fpga/src/loader.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 starter.sv(44) " "Verilog HDL assignment warning at starter.sv(44): truncated value with size 32 to match size of target (16)" {  } { { "../../src/starter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/starter.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111340 "|hp|iv_loader:loader|loader:loader|starter:starter_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 starter.sv(46) " "Verilog HDL assignment warning at starter.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "../../src/starter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/starter.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111340 "|hp|iv_loader:loader|loader:loader|starter:starter_i"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "starter.sv(42) " "Verilog HDL Case Statement information at starter.sv(42): all case item expressions in this case statement are onehot" {  } { { "../../src/starter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/starter.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681454111340 "|hp|iv_loader:loader|loader:loader|starter:starter_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_wrapper_m hps_wrapper_m:hps_wrapper " "Elaborating entity \"hps_wrapper_m\" for hierarchy \"hps_wrapper_m:hps_wrapper\"" {  } { { "../../src/hp.sv" "hps_wrapper" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_m hps_wrapper_m:hps_wrapper\|hps_m:hps " "Elaborating entity \"hps_m\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\"" {  } { { "../../src/hps_wrapper.sv" "hps" { Text "/home/sescer/quartus_projects/fpga/src/hps_wrapper.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_m_hps hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps " "Elaborating entity \"hps_m_hps\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\"" {  } { { "../../src/gen/hps_m/synthesis/hps_m.v" "hps" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/hps_m.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_m_hps_fpga_interfaces hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_m_hps_fpga_interfaces\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps.v" "fpga_interfaces" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_m_hps_hps_io hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io " "Elaborating entity \"hps_m_hps_hps_io\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps.v" "hps_io" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_m_hps_hps_io_border hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border " "Elaborating entity \"hps_m_hps_hps_io_border\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io.v" "border" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454111418 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111418 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111423 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454111429 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111434 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681454111440 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111440 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681454111440 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111440 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454111447 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681454111447 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111452 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111456 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111456 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111456 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681454111456 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454111610 ""}  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454111610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454111663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454111663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111843 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111843 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111843 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111843 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111843 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "../../src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681454111843 "|hp|hps_wrapper_m:hps_wrapper|hps_m:hps|hps_m_hps:hps|hps_m_hps_hps_io:hps_io|hps_m_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "../../src/gen/hps_m/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454111856 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1681454116628 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1681454116628 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1681454116632 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116666 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116666 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116666 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1681454116666 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1681454116668 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1681454116739 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1681454116739 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119118 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[13\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[13\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119119 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119120 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[12\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[12\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119121 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[11\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[11\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119122 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[10\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[10\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119123 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119124 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[9\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[9\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119125 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[8\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[8\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119126 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119127 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[7\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[7\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119128 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[6\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[6\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119129 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[5\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[5\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119130 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119131 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[4\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[4\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119132 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[3\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[3\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119133 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119134 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[2\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[2\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.waitrequest " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdatavalid " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[9\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[8\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[7\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[6\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[5\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[4\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[3\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[31\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[30\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[2\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[29\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[28\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[27\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[26\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[25\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[24\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119135 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[23\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[22\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[21\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[20\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[1\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[19\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[18\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[17\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[16\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[15\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[14\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[13\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[12\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[11\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[10\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:mmr_i\[1\]\|avmm_if.readdata\[0\] " "Node \"avmm_if:mmr_i\[1\]\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.waitrequest " "Node \"avmm_if:bar1_i\|avmm_if.waitrequest\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.waitrequest" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdatavalid " "Node \"avmm_if:bar1_i\|avmm_if.readdatavalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdatavalid" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[9\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[9\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[8\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[8\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[7\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[7\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[6\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[6\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[63\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[63\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[63\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119136 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[62\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[62\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[62\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[61\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[61\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[61\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[60\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[60\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[60\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[5\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[5\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[59\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[59\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[59\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[58\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[58\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[58\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[57\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[57\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[57\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[56\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[56\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[56\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[55\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[55\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[55\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[54\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[54\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[54\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[53\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[53\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[53\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[52\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[52\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[52\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[51\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[51\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[51\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[50\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[50\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[50\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[4\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[4\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[49\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[49\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[49\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[48\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[48\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[48\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[47\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[47\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[47\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[46\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[46\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[46\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[45\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[45\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[45\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[44\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[44\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[44\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[43\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[43\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[43\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[42\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[42\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[42\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[41\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[41\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[41\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119137 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[40\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[40\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[40\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[3\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[3\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[39\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[39\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[39\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[38\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[38\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[38\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[37\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[37\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[37\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[36\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[36\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[36\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[35\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[35\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[35\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[34\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[34\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[34\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[33\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[33\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[33\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[32\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[32\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[32\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[31\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[31\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[30\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[30\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[2\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[2\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[29\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[29\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[28\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[28\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[27\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[27\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[26\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[26\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[25\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[25\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[24\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[24\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[23\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[23\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[22\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[22\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[21\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[21\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[20\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[20\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[1\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[1\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119138 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[19\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[19\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[18\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[18\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[17\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[17\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[16\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[16\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[15\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[15\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[14\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[14\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[13\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[13\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[12\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[12\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[11\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[11\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[10\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[10\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WSGN_WIRE_LOOP" "avmm_if:bar1_i\|avmm_if.readdata\[0\] " "Node \"avmm_if:bar1_i\|avmm_if.readdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../lib/avmm/avmm_iface.sv" "avmm_if.readdata\[0\]" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1681454119139 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[0\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[1\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[2\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[3\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[4\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[5\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[6\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[7\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[8\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[9\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[10\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[11\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[12\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[13\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[14\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[15\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[16\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[17\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[18\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[19\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[20\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[21\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[22\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[23\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[24\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[25\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[26\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[27\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[28\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[29\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[30\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[31\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_p2a_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 259 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[0\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[1\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[2\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[3\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[4\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[5\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[6\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[7\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[8\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[9\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[10\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[11\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[12\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[13\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[14\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[15\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[16\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[17\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[18\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[19\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[20\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[21\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[22\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[23\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[24\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[25\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[26\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[27\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[28\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[29\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[30\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[31\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_nui1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_nui1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nui1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[68\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_1in1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_1in1.tdf" 2215 2 0 } } { "db/a_dpfifo_aba1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_aba1.tdf" 46 2 0 } } { "db/scfifo_35a1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_35a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_35a1:auto_generated\|a_dpfifo_aba1:dpfifo\|altsyncram_1in1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1in1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_1in1.tdf" 3175 2 0 } } { "db/a_dpfifo_aba1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_aba1.tdf" 46 2 0 } } { "db/scfifo_35a1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_35a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[98\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_nhn1.tdf" 3175 2 0 } } { "db/a_dpfifo_5ba1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_5ba1.tdf" 46 2 0 } } { "db/scfifo_u4a1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_u4a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[2\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[3\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[4\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[5\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[6\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[7\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[8\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[9\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[10\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[11\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_vartrans:vartrans\|altsyncram:altsyncram_component\|altsyncram_6492:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_6492.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_6492.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 291 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 374 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[0\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[1\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[2\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[3\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[4\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[5\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[6\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[7\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[8\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[9\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[10\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[11\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[12\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[13\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[14\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[15\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[16\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[17\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[18\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[19\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[20\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[21\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[22\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[23\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[24\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[25\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[26\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[27\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[28\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[29\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[30\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[31\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[32\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[33\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[34\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[35\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[36\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1153 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[37\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1184 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[38\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[39\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[40\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[41\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[42\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1339 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[43\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[44\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1401 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[45\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1432 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[46\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[47\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[48\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[49\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[50\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[51\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1618 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[52\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[53\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[54\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1711 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[55\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[56\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[57\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1804 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[58\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1835 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[59\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1866 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[60\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1897 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[61\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[62\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[63\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[64\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_rvr1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_rvr1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_bhn1.tdf" 295 2 0 } } { "db/a_dpfifo_cs91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_cs91.tdf" 45 2 0 } } { "db/scfifo_5m91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_5m91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_bhn1.tdf" 327 2 0 } } { "db/a_dpfifo_cs91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_cs91.tdf" 45 2 0 } } { "db/scfifo_5m91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_5m91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[72\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_7hn1.tdf" 2343 2 0 } } { "db/a_dpfifo_6s91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 45 2 0 } } { "db/scfifo_vl91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_vl91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[81\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_vl91:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_7hn1.tdf" 2631 2 0 } } { "db/a_dpfifo_6s91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_6s91.tdf" 45 2 0 } } { "db/scfifo_vl91.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_vl91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119678 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681454119678 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681454119678 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 39 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 71 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 103 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 135 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 167 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 199 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 231 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 263 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 295 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_lgn1.tdf" 327 2 0 } } { "db/a_dpfifo_p991.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/a_dpfifo_p991.tdf" 44 2 0 } } { "db/scfifo_i391.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/scfifo_i391.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2298 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 824 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454119764 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681454119764 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681454119764 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_001\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_001\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 116 " "Parameter WIDTH_A set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 116 " "Parameter WIDTH_B set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_2_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_2_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 44 " "Parameter WIDTH_A set to 44" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 44 " "Parameter WIDTH_B set to 44" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo_001\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo_001\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 116 " "Parameter WIDTH_A set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 116 " "Parameter WIDTH_B set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 95 " "Parameter WIDTH_A set to 95" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 95 " "Parameter WIDTH_B set to 95" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 5 " "Parameter WIDTH_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 88 " "Parameter WIDTH_A set to 88" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 88 " "Parameter WIDTH_B set to 88" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/hp.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter INIT_FILE set to db/hp.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681454127347 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681454127347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_001\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_001\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_001\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_001\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igi1 " "Found entity 1: altsyncram_igi1" {  } { { "db/altsyncram_igi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_igi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454127463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454127463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 116 " "Parameter \"WIDTH_A\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 116 " "Parameter \"WIDTH_B\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127487 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eji1 " "Found entity 1: altsyncram_eji1" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454127581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454127581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_2_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_2_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_2_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_2_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127607 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6n1 " "Found entity 1: altsyncram_u6n1" {  } { { "db/altsyncram_u6n1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_u6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454127673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454127673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 44 " "Parameter \"WIDTH_A\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 44 " "Parameter \"WIDTH_B\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127698 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egi1 " "Found entity 1: altsyncram_egi1" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454127759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454127759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 116 " "Parameter \"WIDTH_A\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 116 " "Parameter \"WIDTH_B\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127823 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3n1 " "Found entity 1: altsyncram_a3n1" {  } { { "db/altsyncram_a3n1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_a3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454127889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454127889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454127915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454127915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454127915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6j1 " "Found entity 1: altsyncram_g6j1" {  } { { "db/altsyncram_g6j1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_g6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454127982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454127982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454128011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 95 " "Parameter \"WIDTH_A\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 95 " "Parameter \"WIDTH_B\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454128011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3j1 " "Found entity 1: altsyncram_e3j1" {  } { { "db/altsyncram_e3j1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_e3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454128088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454128088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454128115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 5 " "Parameter \"WIDTH_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454128115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svi1 " "Found entity 1: altsyncram_svi1" {  } { { "db/altsyncram_svi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_svi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454128167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454128167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454128194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128194 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454128194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63j1 " "Found entity 1: altsyncram_63j1" {  } { { "db/altsyncram_63j1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_63j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454128262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454128262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454128290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 88 " "Parameter \"WIDTH_A\" = \"88\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 88 " "Parameter \"WIDTH_B\" = \"88\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454128291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3j1 " "Found entity 1: altsyncram_i3j1" {  } { { "db/altsyncram_i3j1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_i3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454128364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454128364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454128394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/hp.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/hp.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681454128394 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681454128394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7d12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7d12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7d12 " "Found entity 1: altsyncram_7d12" {  } { { "db/altsyncram_7d12.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_7d12.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681454128455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454128455 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a85 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a86 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2445 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a87 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a88 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2501 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a89 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a90 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a91 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2585 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a92 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a93 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a94 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a95 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a96 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2725 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a97 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2753 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a98 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a99 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a100 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 850 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a8 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a9 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a10 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a11 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a12 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a13 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a14 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a15 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a16 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a17 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a18 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a19 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a20 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a21 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a22 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a23 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a26 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a27 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a28 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_1:mm_interconnect_1\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_egi1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 876 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_1:mm_interconnect_1|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_egi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a89 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a90 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a91 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2585 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a92 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a93 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2641 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a94 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a95 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2697 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a96 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2725 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a97 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2753 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a98 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a99 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a100 " "Synthesized away node \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|pcie_avmm_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_eji1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_eji1.tdf" "" { Text "/home/sescer/quartus_projects/fpga/syn/hp/db/altsyncram_eji1.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 706 0 0 } } { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 902 0 0 } } { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 181 0 0 } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454128887 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|pcie_avmm_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_eji1:auto_generated|ram_block1a100"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681454128887 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681454128887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "81 " "81 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681454130349 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "alt_cal_av.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681454130699 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681454130700 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO0~synth " "Node \"hps_qspi_IO0~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO1~synth " "Node \"hps_qspi_IO1~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO2~synth " "Node \"hps_qspi_IO2~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO3~synth " "Node \"hps_qspi_IO3~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_emac1_MDIO~synth " "Node \"hps_emac1_MDIO~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gpio_GPIO44~synth " "Node \"hps_gpio_GPIO44~synth\"" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454135911 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681454135911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454136822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4504 " "4504 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681454143252 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454143353 ""} { "Info" "ISCL_SCL_CELL_NAME" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454143353 ""} { "Info" "ISCL_SCL_CELL_NAME" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454143353 ""} { "Info" "ISCL_SCL_CELL_NAME" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681454143353 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1681454143353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_m_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_m_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454144115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.map.smsg " "Generated suppressed messages file /home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454145270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "39 0 0 0 0 " "Adding 39 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681454414813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681454414813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9485 " "Implemented 9485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681454416421 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681454416421 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681454416421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7299 " "Implemented 7299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681454416421 ""} { "Info" "ICUT_CUT_TM_RAMS" "1402 " "Implemented 1402 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681454416421 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1681454416421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681454416421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1070 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1070 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1507 " "Peak virtual memory: 1507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681454416707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 13:40:16 2023 " "Processing ended: Fri Apr 14 13:40:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681454416707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:34 " "Elapsed time: 00:05:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681454416707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:57 " "Total CPU time (on all processors): 00:05:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681454416707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681454416707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681454420604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681454420608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 13:40:17 2023 " "Processing started: Fri Apr 14 13:40:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681454420608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681454420608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hp -c hp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hp -c hp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681454420609 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681454420669 ""}
{ "Info" "0" "" "Project  = hp" {  } {  } 0 0 "Project  = hp" 0 0 "Fitter" 0 0 1681454420670 ""}
{ "Info" "0" "" "Revision = hp" {  } {  } 0 0 "Revision = hp" 0 0 "Fitter" 0 0 1681454420670 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "7 " "Parallel compilation is enabled and will use up to 7 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1681454421182 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "7 4 " "Parallel compilation is enabled for 7 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1681454421183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hp 5CSTFD6D5F31I7 " "Selected device 5CSTFD6D5F31I7 for design \"hp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681454421267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681454421343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681454421343 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_7d12:auto_generated\|ram_block1a3 " "Atom \"pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_7d12:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1681454421498 "|hp|pcie_m:pcie|pcie_avmm:pcie_avmm_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_7d12:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1681454421498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681454422388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681454422416 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681454427309 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681454427721 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1681454440824 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "4 " "4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pci_tx pci_tx(n) " "differential I/O pin \"pci_tx\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pci_tx(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_tx } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pci_tx" } { 0 "pci_tx(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_tx(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681454440910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sysclk sysclk(n) " "differential I/O pin \"sysclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sysclk(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { sysclk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sysclk" } { 0 "sysclk(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { sysclk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681454440910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pci_refclk pci_refclk(n) " "differential I/O pin \"pci_refclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pci_refclk(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_refclk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pci_refclk" } { 0 "pci_refclk(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_refclk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681454440910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pci_rx pci_rx(n) " "differential I/O pin \"pci_rx\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pci_rx(n)\"." {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_rx } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pci_rx" } { 0 "pci_rx(n)" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { pci_rx(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1681454440910 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1681454440910 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681454442021 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1681454442597 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 5622 global CLKCTRL_G2 " "pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 with 5622 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1681454442892 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681454442892 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pci_refclk~input~FITTER_INSERTEDCLKENA0 1 global CLKCTRL_G0 " "pci_refclk~input~FITTER_INSERTEDCLKENA0 with 1 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681454442892 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sysclk~inputCLKENA0 1381 global CLKCTRL_G9 " "sysclk~inputCLKENA0 with 1381 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681454442892 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681454442892 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681454442892 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454448470 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1681454448470 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454448598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681454448601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449191 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449192 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449192 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449195 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449195 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449195 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449195 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449195 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449196 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at hps_m_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449196 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449196 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at hps_m_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449196 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at hps_m_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449196 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at hps_m_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449197 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449197 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449197 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449197 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449197 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449198 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449199 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449199 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449199 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 26 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at hps_m_hps_hps_io_border.sdc(26): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449199 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at hps_m_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449199 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 28 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(28): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449200 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449200 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449200 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449200 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449201 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449201 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449202 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449203 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449204 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449204 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449204 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449205 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449206 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449207 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449207 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449208 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449208 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449209 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449209 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449211 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449212 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449213 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449213 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449214 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449214 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449214 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449214 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449215 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449215 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449216 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449217 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449218 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449219 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449220 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681454449220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454449220 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681454449220 ""}
{ "Info" "ISTA_SDC_FOUND" "hp.sdc " "Reading SDC File: 'hp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449220 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} " "create_clock -period 8.000 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454449229 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1681454449229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681454449230 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449230 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449254 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449442 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1681454449442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681454449443 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681454449444 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454449539 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1681454449539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681454449722 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1681454449722 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454449734 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1681454449734 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1681454449735 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 34 clocks " "Found 34 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   pci_refclk " "  10.000   pci_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sv_reconfig_pma_testbus_clk_0 " "  10.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       sysclk " "  10.000       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681454449736 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681454449736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681454450130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681454450131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681454450135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681454450148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681454450177 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681454450203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681454450203 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681454450216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681454451467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "845 Block RAM " "Packed 845 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1681454451480 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681454451480 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1681454452039 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681454452457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681454457579 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1681454460552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681454472268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681454481243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681454488483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681454488484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681454493964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681454505507 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681454505507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681454512842 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1681454512842 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681454512842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681454512848 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.60 " "Total time spent on timing analysis during the Fitter is 19.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681454518850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681454519140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681454522035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681454522041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681454524814 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681454539061 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681454539691 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.35-V SSTL " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-135 " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-135 I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/sescer/quartus_projects/fpga/syn/hp/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1681454539729 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1681454539729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.fit.smsg " "Generated suppressed messages file /home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681454540428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3796 " "Peak virtual memory: 3796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681454542746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 13:42:22 2023 " "Processing ended: Fri Apr 14 13:42:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681454542746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681454542746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:30 " "Total CPU time (on all processors): 00:05:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681454542746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681454542746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681454543932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681454543934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 13:42:23 2023 " "Processing started: Fri Apr 14 13:42:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681454543934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681454543934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hp -c hp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hp -c hp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681454543934 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681454552195 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/sescer/quartus_projects/fpga/src/ip/pcie_avmm/pcie_avmm.sopcinfo " "The file, /home/sescer/quartus_projects/fpga/src/ip/pcie_avmm/pcie_avmm.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1681454552226 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1681454556595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1053 " "Peak virtual memory: 1053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681454556808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 13:42:36 2023 " "Processing ended: Fri Apr 14 13:42:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681454556808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681454556808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681454556808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681454556808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681454557105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681454559191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681454559194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 13:42:37 2023 " "Processing started: Fri Apr 14 13:42:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681454559194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681454559194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hp -c hp " "Command: quartus_sta hp -c hp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681454559194 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681454559234 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "7 " "Parallel compilation is enabled and will use up to 7 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1681454560813 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "7 4 " "Parallel compilation is enabled for 7 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1681454560814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454560863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454560863 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681454562297 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1681454562297 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454562389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1681454562418 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1681454562418 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454562831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562908 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562910 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562910 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1681454562912 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454562913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562913 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562913 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562914 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562914 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562914 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562914 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at hps_m_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562915 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562915 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at hps_m_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562915 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at hps_m_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562915 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at hps_m_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562915 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562916 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562916 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562916 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562916 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562916 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562916 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562917 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562917 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562917 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562917 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562917 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562917 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562918 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at hps_m_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562918 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 26 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at hps_m_hps_hps_io_border.sdc(26): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562918 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at hps_m_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562918 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_hps_io_border.sdc 28 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at hps_m_hps_hps_io_border.sdc(28): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562918 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562919 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562919 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc " "Reading SDC File: '../../src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454562919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562919 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562920 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562920 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562921 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562922 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562922 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562923 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562923 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562924 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562925 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562926 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562926 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562927 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562927 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562927 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562928 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562930 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562931 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562932 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562932 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562933 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562933 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562934 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562934 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562935 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562935 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562936 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562936 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562937 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562938 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562938 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_m_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at hps_m_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_m_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at hps_m_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681454562939 ""}  } { { "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/hps_m/synthesis/submodules/hps_m_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1681454562939 ""}
{ "Info" "ISTA_SDC_FOUND" "hp.sdc " "Reading SDC File: 'hp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454562940 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} " "create_clock -period 8.000 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681454562948 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454562948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1681454562948 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454562949 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454562973 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454563094 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Timing Analyzer" 0 -1 1681454563094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1681454563095 ""}
{ "Info" "ISTA_SDC_FOUND" "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: '../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681454563096 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454563177 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681454563177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454563230 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454563231 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454563241 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454563241 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681454563243 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681454563266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.969 " "Worst-case setup slack is 0.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.969               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.577               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.860               0.000 sysclk  " "    2.860               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.135               0.000 n/a  " "   11.135               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454563402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.174               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.240               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 sysclk  " "    0.339               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.201               0.000 n/a  " "   15.201               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454563428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.144 " "Worst-case recovery slack is 2.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.144               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.144               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.036               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.036               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.493               0.000 sysclk  " "    5.493               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454563439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.574               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.656               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 sysclk  " "    0.690               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454563450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.200 " "Worst-case minimum pulse width slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.998               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.727               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.564               0.000 sysclk  " "    3.564               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.223               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.223               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.331               0.000 alt_cal_av_edge_detect_clk  " "    4.331               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pci_refclk  " "    5.000               0.000 pci_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454563456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454563456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.480 ns " "Worst Case Available Settling Time: 12.480 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454563536 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454563536 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1681454563624 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454564023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.577 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.577" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454564852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.174 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454564881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.036 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.036" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454564909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.574 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454564937 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454564937 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.523  0.517" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.523  0.517" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  2.562     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  2.562     --" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.577  0.174" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.577  0.174" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.036  0.574" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.036  0.574" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.604  0.173" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.604  0.173" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|   0.45   0.45" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|   0.45   0.45" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.181  0.134" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.181  0.134" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.181   0.21" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.181   0.21" 0 0 "Timing Analyzer" 0 0 1681454564985 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681454565118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681454565166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681454571408 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454572166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681454572166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454572169 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454572169 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454572181 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454572181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.891 " "Worst-case setup slack is 0.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.891               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.565               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.565               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.913               0.000 sysclk  " "    2.913               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.290               0.000 n/a  " "   11.290               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454572333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.200               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.223               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 sysclk  " "    0.282               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.247               0.000 n/a  " "   15.247               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454572389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.388 " "Worst-case recovery slack is 2.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.388               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.388               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.128               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.128               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.662               0.000 sysclk  " "    5.662               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454572421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.569 " "Worst-case removal slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.569               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.579               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 sysclk  " "    0.636               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454572452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.200 " "Worst-case minimum pulse width slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.527               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.547               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.999               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.799               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.799               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.539               0.000 sysclk  " "    3.539               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.286               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.286               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.289               0.000 alt_cal_av_edge_detect_clk  " "    4.289               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pci_refclk  " "    5.000               0.000 pci_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454572478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454572478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.618 ns " "Worst Case Available Settling Time: 12.618 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454572561 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454572561 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1681454572713 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454573113 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.565 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.565" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454574014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.200 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.200" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454574062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.128 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454574109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.569 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.569" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454574165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454574165 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.507  0.523" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.507  0.523" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  2.591     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  2.591     --" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.565    0.2" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.565    0.2" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.128  0.569" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.128  0.569" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.614  0.211" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.614  0.211" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.431  0.431" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.431  0.431" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.191  0.144" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.191  0.144" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.208  0.219" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.208  0.219" 0 0 "Timing Analyzer" 0 0 1681454574250 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681454574423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681454574632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681454580482 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454581222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681454581222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454581225 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454581225 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454581234 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454581234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.867               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    3.867               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.973               0.000 sysclk  " "    5.973               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.111               0.000 n/a  " "   15.111               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454581299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.124               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 sysclk  " "    0.132               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.666               0.000 n/a  " "   12.666               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454581369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.212               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    4.212               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.316               0.000 sysclk  " "    7.316               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454581421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.304 " "Worst-case removal slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 sysclk  " "    0.304               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.321               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454581477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.200 " "Worst-case minimum pulse width slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.996               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.938               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.938               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 sysclk  " "    3.906               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.554               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.554               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.642               0.000 alt_cal_av_edge_detect_clk  " "    4.642               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pci_refclk  " "    5.000               0.000 pci_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454581527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454581527 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.514 ns " "Worst Case Available Settling Time: 14.514 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454581611 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454581611 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1681454581801 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454582196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583171 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454583171 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454583244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454583317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454583392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454583392 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.537  0.617" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.537  0.617" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  2.749     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  2.749     --" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.715  0.345" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.715  0.345" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.605  0.605" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.605  0.605" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.362  0.315" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.362  0.315" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.289  0.306" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.289  0.306" 0 0 "Timing Analyzer" 0 0 1681454583482 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681454583704 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2056" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: hps_wrapper\|hps\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: pcie_m:pcie\|pcie_avmm:pcie_avmm_inst\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681454584415 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681454584415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454584418 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454584418 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1681454584428 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1681454584428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.281               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    4.281               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.319               0.000 sysclk  " "    6.319               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.462               0.000 n/a  " "   15.462               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454584516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.092               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 sysclk  " "    0.104               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.577               0.000 n/a  " "   12.577               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454584606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    4.708               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.643               0.000 sysclk  " "    7.643               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454584685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.267               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 sysclk  " "    0.277               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454584760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.200 " "Worst-case minimum pulse width slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 hps_wrapper_m:hps_wrapper\|hps_m:hps\|hps_m_hps:hps\|hps_m_hps_hps_io:hps_io\|hps_m_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.997               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.000               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.942               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.942               0.000 pcie\|pcie_avmm_inst\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.897               0.000 sysclk  " "    3.897               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.575               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.575               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.634               0.000 alt_cal_av_edge_detect_clk  " "    4.634               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pci_refclk  " "    5.000               0.000 pci_refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681454584830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681454584830 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.601 ns " "Worst Case Available Settling Time: 14.601 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681454584912 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454584912 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1681454585201 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454585597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586878 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454586878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454586971 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454586971 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454587088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_wrapper\|*:hps\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1681454587182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681454587182 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_wrapper\|hps\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.501  0.646" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.501  0.646" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  2.762     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  2.762     --" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.709  0.376" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.709  0.376" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.611  0.611" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.611  0.611" 0 0 "Timing Analyzer" 0 0 1681454587290 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.362  0.314" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.362  0.314" 0 0 "Timing Analyzer" 0 0 1681454587291 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.295  0.318" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.295  0.318" 0 0 "Timing Analyzer" 0 0 1681454587291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681454589553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681454589554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 122 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1868 " "Peak virtual memory: 1868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681454590230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 13:43:10 2023 " "Processing ended: Fri Apr 14 13:43:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681454590230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681454590230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681454590230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681454590230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1319 s " "Quartus Prime Full Compilation was successful. 0 errors, 1319 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681454591143 ""}
