library ieee;
use ieee.std_logic_1164.all;

entity entrada is
port(stat: in std_logic_vector(3 downto 0);
	  dir: out integer);
end;

architecture arqen of entrada is
begin
with stat select
dir <= 1 when "001",
		 1 when "010",
		 1 when "011",
		 1 when "100",
		 2 when others;
end;