 Starting Stratus DPOpt (Linux)
  Time: May 05, 2021. 02:42:07
  Host: ws28
  User: m109061634
  Args: --dofile /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 2019.1.01 

  Copyright (c) 2014-2019 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 39316
#   client pid = 20660
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux1U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux1U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux1U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux1U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux1U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux1U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux1U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux1U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_3_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_3_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_3_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_3_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_3_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_3_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_3_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_3_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux12U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux12U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux12U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux12U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux12U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux12U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux12U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux12U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_3_2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_3_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_3_2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_3_2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_3_2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_3_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_3_2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_3_2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_8Ux4U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_8Ux4U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_8Ux4U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_8Ux4U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_8Ux4U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_8Ux4U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_8Ux4U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_8Ux4U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_0_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_0_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_0_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_0_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_0_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_0_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_0_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_0_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux2U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux2U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux2U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux2U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux2U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux2U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux2U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux2U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux1U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux1U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux1U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux1U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux1U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux1U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux1U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux1U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_12Ux9U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_12Ux9U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_12Ux9U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_12Ux9U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_12Ux9U_1U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_12Ux9U_1U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_12Ux9U_1U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_12Ux9U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_1Ux1U_2U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_1Ux1U_2U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_1Ux1U_2U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_1Ux1U_2U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_1Ux1U_2U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_1Ux1U_2U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_1Ux1U_2U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_1Ux1U_2U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux1U_2U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux1U_2U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux1U_2U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux1U_2U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux1U_2U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux1U_2U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux1U_2U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux1U_2U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux1U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux1U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux1U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux1U_9U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux1U_9U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux1U_9U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux1U_9U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux1U_9U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Not_1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Not_1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Not_1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Xor_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Xor_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Or_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Or_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_And_1Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_And_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Muxb_1_2_4_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Muxb_1_2_4_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Muxb_1_2_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Muxb_1_2_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Muxb_1_2_4_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Muxb_1_2_4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen_busy_r_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen_busy_r_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_gen_busy_r_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux1U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux1U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux1U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux1U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux1U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux1U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux1U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux1U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_3_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_3_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_3_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_3_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_3_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_3_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_3_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_3_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux12U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux12U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux12U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux12U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux12U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux12U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux12U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux12U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux12U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux12U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_3_2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_3_2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_3_2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_3_2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_3_2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_3_2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_3_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_3_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_3_2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_3_2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_8Ux4U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_8Ux4U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_8Ux4U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_8Ux4U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_8Ux4U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_8Ux4U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_8Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_8Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_8Ux4U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_8Ux4U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_8Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_8Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_8Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_8Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_8Ux2U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_8Ux2U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_OrReduction_2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_OrReduction_2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_OrReduction_2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_OrReduction_2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux1U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux1U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_0_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_0_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_0_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_0_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_N_Mux_12_2_0_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Running flattening on "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_N_Mux_12_2_0_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_N_Mux_12_2_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_N_Mux_12_2_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_N_Mux_12_2_0_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_N_Mux_12_2_0_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_2Ux2U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_2Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_2Ux2U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_2Ux2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_3Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_3Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_3Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_3Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_3Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_3Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux3U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux3U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux3U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux3U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux3U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux3U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux2U_3U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux2U_3U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux2U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux2U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux2U_3U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux2U_3U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux2U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux2U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux2U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux2U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux2U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux2U_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_11Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_11Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_11Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_11Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_11Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_11Ux9U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_10Ux9U_11U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_10Ux9U_11U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_10Ux9U_11U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_10Ux9U_11U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_10Ux9U_11U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_10Ux9U_11U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux2U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux2U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux2U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux2U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux2U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux2U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux2U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux2U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux2U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux2U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux1U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux1U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux1U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux1U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux1U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux1U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux1U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux1U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux1U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux1U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_12Ux9U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_12Ux9U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_12Ux9U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_12Ux9U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LessThan_12Ux9U_1U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LessThan_12Ux9U_1U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_LessThan_12Ux9U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LessThan_12Ux9U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LessThan_12Ux9U_1U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_LessThan_12Ux9U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux1U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux1U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux1U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux1U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux1U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux1U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_1Ux1U_2U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_1Ux1U_2U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_1Ux1U_2U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_1Ux1U_2U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_1Ux1U_2U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_1Ux1U_2U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_1Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_1Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_1Ux1U_2U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_1Ux1U_2U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux1U_2U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux1U_2U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux1U_2U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux1U_2U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_2Ux1U_2U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_2Ux1U_2U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_2Ux1U_2U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_2Ux1U_2U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux2U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux2U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux2U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux2U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux2U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux2U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux1U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux1U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux1U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux1U_9U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_9Ux1U_9U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_9Ux1U_9U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_9Ux1U_9U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_9Ux1U_9U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_9Ux1U_9U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_9Ux1U_9U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_12Ux9U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_12Ux9U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_12Ux9U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_12Ux9U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_12Ux9U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_12Ux9U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_9Ux4U_12U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_9Ux4U_12U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_9Ux4U_12U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_9Ux4U_12U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_9Ux4U_12U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_9Ux4U_12U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_4Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_2Ux2U_4U_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Mul_2Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_1U_14_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_1U_14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_1U_14_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_1U_14_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_1U_14_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Equal_1U_14_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Equal_1U_14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Equal_1U_14_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Equal_1U_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Equal_1U_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Equal_1U_14_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Equal_1U_14_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5U_13_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5U_13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5U_13_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5U_13_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5U_13_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5U_13_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5U_13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5U_13_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_Add_5U_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5U_13_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_Add_5U_13_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4096U_11_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4096U_11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4096U_11_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4096U_11_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4096U_11_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4096U_11_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4096U_11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4096U_11_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4096U_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4096U_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4096U_11_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4096U_11_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_512U_10_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_512U_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_512U_10_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_512U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_512U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_512U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_512U_10_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_512U_10_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_512U_10_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_512U_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_512U_10_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_512U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_512U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_512U_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_512U_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_512U_10_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_512U_10_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_32U_9_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_32U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_32U_9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_32U_9_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_32U_9_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_32U_9_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_32U_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_32U_9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_32U_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_32U_9_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_32U_9_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_16U_8_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_16U_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_16U_8_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_16U_8_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_16U_8_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_16U_8_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_16U_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_16U_8_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_16U_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_16U_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_16U_8_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_16U_8_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_8U_7_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_8U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_8U_7_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_8U_7_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_8U_7_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_8U_7_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_8U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_8U_7_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_8U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_8U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_8U_7_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_8U_7_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4U_6_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4U_6_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4U_6_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4U_6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_4U_6_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_4U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_4U_6_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_4U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_4U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_4U_6_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_4U_6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_2U_5_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_2U_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_2U_5_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_2U_5_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_2U_5_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_2U_5_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_2U_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_2U_5_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/DC_Filter_DECODE_2U_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_2U_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_2U_5_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/123/stratus/bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_DECODE_2U_5_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.

