# Reading D:/Universidad/modelsim_ase/tcl/vsim/pref.tcl 
# do Or_v1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Universidad\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Universidad\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Universidad/quartus/VHDL/OR/Or_v1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_v1
# -- Compiling architecture or_v1_arc of or_v1
# 
vsim -voptargs=+acc work.or_v1(or_v1_arc)
# vsim -voptargs=+acc work.or_v1(or_v1_arc) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.or_v1(or_v1_arc)
add wave sim:/or_v1/*
force -freeze sim:/or_v1/x 0 0, 1 {50 ps} -r 100
force -freeze sim:/or_v1/y 0 0, 1 {100 ps} -r 200
run
run
run
run
run
run
run
