{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670875465944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875465947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 17:04:25 2022 " "Processing started: Mon Dec 12 17:04:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875465947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875465947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Placar -c Placar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Placar -c Placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875465947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670875466584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670875466584 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Contadorx9.vhd " "Can't analyze file -- file Contadorx9.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670875473877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file placar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Placar " "Found entity 1: Placar" {  } { { "Placar.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875473877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875473877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx99-i " "Found design unit 1: Contadorx99-i" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx99 " "Found entity 1: Contadorx99" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx5-i " "Found design unit 1: Contadorx5-i" {  } { { "Contadorx5.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx5 " "Found entity 1: Contadorx5" {  } { { "Contadorx5.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx3-i " "Found design unit 1: Contadorx3-i" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx3 " "Found entity 1: Contadorx3" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-i " "Found design unit 1: Comparador-i" {  } { { "Comparador.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transvetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file transvetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TransVetor " "Found entity 1: TransVetor" {  } { { "TransVetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/TransVetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor " "Found entity 1: Seletor" {  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar_volei.bdf 1 1 " "Found 1 design units, including 1 entities, in source file placar_volei.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Placar_Volei " "Found entity 1: Placar_Volei" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aorb_dec7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aorb_dec7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AorB_Dec7 " "Found entity 1: AorB_Dec7" {  } { { "AorB_Dec7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/AorB_Dec7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro10min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro10min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cronometro10min-i " "Found design unit 1: Cronometro10min-i" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cronometro10min " "Found entity 1: Cronometro10min" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx999.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx999.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx999-i " "Found design unit 1: Contadorx999-i" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx999 " "Found entity 1: Contadorx999" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx4-i " "Found design unit 1: Contadorx4-i" {  } { { "Contadorx4.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx4 " "Found entity 1: Contadorx4" {  } { { "Contadorx4.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar_basquete.bdf 1 1 " "Found 1 design units, including 1 entities, in source file placar_basquete.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Placar_Basquete " "Found entity 1: Placar_Basquete" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aoubx42.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aoubx42.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AouBx42 " "Found entity 1: AouBx42" {  } { { "AouBx42.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/AouBx42.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor7x6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor7x6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor7x6 " "Found entity 1: Seletor7x6" {  } { { "Seletor7x6.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor7x6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875474315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Placar " "Elaborating entity \"Placar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670875474377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor7x6 Seletor7x6:inst40 " "Elaborating entity \"Seletor7x6\" for hierarchy \"Seletor7x6:inst40\"" {  } { { "Placar.bdf" "inst40" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar.bdf" { { -400 1872 1968 1008 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouBx42 Seletor7x6:inst40\|AouBx42:inst " "Elaborating entity \"AouBx42\" for hierarchy \"Seletor7x6:inst40\|AouBx42:inst\"" {  } { { "Seletor7x6.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor7x6.bdf" { { -8 920 1016 1400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aoub.bdf 1 1 " "Using design file aoub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/aoub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670875474424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB Seletor7x6:inst40\|AouBx42:inst\|AouB:inst " "Elaborating entity \"AouB\" for hierarchy \"Seletor7x6:inst40\|AouBx42:inst\|AouB:inst\"" {  } { { "AouBx42.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/AouBx42.bdf" { { 56 656 784 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Placar_Volei Placar_Volei:inst38 " "Elaborating entity \"Placar_Volei\" for hierarchy \"Placar_Volei:inst38\"" {  } { { "Placar.bdf" "inst38" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar.bdf" { { -328 792 912 280 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AorB_Dec7 inst14 " "Block or symbol \"AorB_Dec7\" of instance \"inst14\" overlaps another block or symbol" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 208 1688 1816 400 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "A " "Found inconsistent dimensions for element \"A\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 56 1192 1221 73 "a\[7..0\]" "" } { -56 1208 1656 -39 "a\[5\]" "" } { -40 1208 1648 -23 "a\[4\]" "" } { -24 1208 1640 -7 "a\[3\]" "" } { -8 1208 1632 9 "a\[2\]" "" } { 8 1208 1624 25 "a\[1\]" "" } { 24 1208 1616 41 "a\[0\]" "" } { -64 1208 1664 -47 "a\[6\]" "" } { -72 1208 1688 -55 "a\[7\]" "" } { 64 72 240 80 "A" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "B " "Found inconsistent dimensions for element \"B\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 176 1192 1224 193 "b\[7..0\]" "" } { 176 1224 1672 193 "b\[7\]" "" } { 192 1224 1664 209 "b\[6\]" "" } { 208 1224 1656 225 "b\[5\]" "" } { 224 1224 1648 241 "b\[4\]" "" } { 240 1224 1640 257 "b\[3\]" "" } { 256 1224 1632 273 "b\[2\]" "" } { 272 1224 1624 289 "b\[1\]" "" } { 280 1224 1616 297 "b\[0\]" "" } { 80 72 240 96 "B" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "a " "Converted elements in bus name \"a\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[7..0\] a7..0 " "Converted element name(s) from \"a\[7..0\]\" to \"a7..0\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 56 1192 1221 73 "a\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[5\] a5 " "Converted element name(s) from \"a\[5\]\" to \"a5\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -56 1208 1656 -39 "a\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[4\] a4 " "Converted element name(s) from \"a\[4\]\" to \"a4\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -40 1208 1648 -23 "a\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[3\] a3 " "Converted element name(s) from \"a\[3\]\" to \"a3\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -24 1208 1640 -7 "a\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[2\] a2 " "Converted element name(s) from \"a\[2\]\" to \"a2\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -8 1208 1632 9 "a\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[1\] a1 " "Converted element name(s) from \"a\[1\]\" to \"a1\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 8 1208 1624 25 "a\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[0\] a0 " "Converted element name(s) from \"a\[0\]\" to \"a0\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 24 1208 1616 41 "a\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[6\] a6 " "Converted element name(s) from \"a\[6\]\" to \"a6\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -64 1208 1664 -47 "a\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[7\] a7 " "Converted element name(s) from \"a\[7\]\" to \"a7\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -72 1208 1688 -55 "a\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""}  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 56 1192 1221 73 "a\[7..0\]" "" } { -56 1208 1656 -39 "a\[5\]" "" } { -40 1208 1648 -23 "a\[4\]" "" } { -24 1208 1640 -7 "a\[3\]" "" } { -8 1208 1632 9 "a\[2\]" "" } { 8 1208 1624 25 "a\[1\]" "" } { 24 1208 1616 41 "a\[0\]" "" } { -64 1208 1664 -47 "a\[6\]" "" } { -72 1208 1688 -55 "a\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[7..0\] b7..0 " "Converted element name(s) from \"b\[7..0\]\" to \"b7..0\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 176 1192 1224 193 "b\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[7\] b7 " "Converted element name(s) from \"b\[7\]\" to \"b7\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 176 1224 1672 193 "b\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[6\] b6 " "Converted element name(s) from \"b\[6\]\" to \"b6\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 192 1224 1664 209 "b\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[5\] b5 " "Converted element name(s) from \"b\[5\]\" to \"b5\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 208 1224 1656 225 "b\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[4\] b4 " "Converted element name(s) from \"b\[4\]\" to \"b4\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 224 1224 1648 241 "b\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 240 1224 1640 257 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 256 1224 1632 273 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 272 1224 1624 289 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 280 1224 1616 297 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474486 ""}  } { { "Placar_Volei.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 176 1192 1224 193 "b\[7..0\]" "" } { 176 1224 1672 193 "b\[7\]" "" } { 192 1224 1664 209 "b\[6\]" "" } { 208 1224 1656 225 "b\[5\]" "" } { 224 1224 1648 241 "b\[4\]" "" } { 240 1224 1640 257 "b\[3\]" "" } { 256 1224 1632 273 "b\[2\]" "" } { 272 1224 1624 289 "b\[1\]" "" } { 280 1224 1616 297 "b\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AorB_Dec7 Placar_Volei:inst38\|AorB_Dec7:inst12 " "Elaborating entity \"AorB_Dec7\" for hierarchy \"Placar_Volei:inst38\|AorB_Dec7:inst12\"" {  } { { "Placar_Volei.bdf" "inst12" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { -168 1688 1816 24 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474486 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7inv.bdf 1 1 " "Using design file dec7inv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "dec7inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/dec7inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670875474502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst " "Elaborating entity \"Dec7Inv\" for hierarchy \"Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\"" {  } { { "AorB_Dec7.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/AorB_Dec7.bdf" { { 120 744 840 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670875474533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\|Inv7:inst\"" {  } { { "dec7inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/dec7inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670875474549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\|Decodificador7Seg:inst2\"" {  } { { "dec7inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/dec7inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670875474564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"Placar_Volei:inst38\|AorB_Dec7:inst12\|Dec7Inv:inst\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransVetor Placar_Volei:inst38\|TransVetor:inst5 " "Elaborating entity \"TransVetor\" for hierarchy \"Placar_Volei:inst38\|TransVetor:inst5\"" {  } { { "Placar_Volei.bdf" "inst5" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 40 1064 1192 136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx99 Placar_Volei:inst38\|Contadorx99:inst3 " "Elaborating entity \"Contadorx99\" for hierarchy \"Placar_Volei:inst38\|Contadorx99:inst3\"" {  } { { "Placar_Volei.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 40 888 1064 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx99.vhd(24) " "VHDL Process Statement warning at Contadorx99.vhd(24): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474596 "|Placar|Contadorx99:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx99.vhd(33) " "VHDL Process Statement warning at Contadorx99.vhd(33): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474596 "|Placar|Contadorx99:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor Placar_Volei:inst38\|Seletor:inst " "Elaborating entity \"Seletor\" for hierarchy \"Placar_Volei:inst38\|Seletor:inst\"" {  } { { "Placar_Volei.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 40 440 600 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx3 Placar_Volei:inst38\|Contadorx3:inst9 " "Elaborating entity \"Contadorx3\" for hierarchy \"Placar_Volei:inst38\|Contadorx3:inst9\"" {  } { { "Placar_Volei.bdf" "inst9" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 376 888 1056 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474627 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx3.vhd(21) " "VHDL Process Statement warning at Contadorx3.vhd(21): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474627 "|Placar|Contadorx3:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx3.vhd(23) " "VHDL Process Statement warning at Contadorx3.vhd(23): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474627 "|Placar|Contadorx3:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx5 Placar_Volei:inst38\|Contadorx5:inst8 " "Elaborating entity \"Contadorx5\" for hierarchy \"Placar_Volei:inst38\|Contadorx5:inst8\"" {  } { { "Placar_Volei.bdf" "inst8" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Volei.bdf" { { 264 888 1064 376 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx5.vhd(21) " "VHDL Process Statement warning at Contadorx5.vhd(21): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx5.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx5.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474689 "|Placar|Contadorx5:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx5.vhd(23) " "VHDL Process Statement warning at Contadorx5.vhd(23): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx5.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx5.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474689 "|Placar|Contadorx5:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Placar_Basquete Placar_Basquete:inst39 " "Elaborating entity \"Placar_Basquete\" for hierarchy \"Placar_Basquete:inst39\"" {  } { { "Placar.bdf" "inst39" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar.bdf" { { 288 792 912 1024 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474689 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "JKFF inst13 " "Block or symbol \"JKFF\" of instance \"inst13\" overlaps another block or symbol" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 832 1056 1120 912 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670875474705 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "A " "Found inconsistent dimensions for element \"A\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 528 1384 1413 545 "a\[3..0\]" "" } { 576 1392 2160 593 "a\[3\]" "" } { 584 1392 2152 601 "a\[2\]" "" } { 592 1392 2144 609 "a\[1\]" "" } { 600 1392 2136 617 "a\[0\]" "" } { 528 472 640 544 "A" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474705 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "B " "Found inconsistent dimensions for element \"B\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 512 1384 1509 529 "b\[3..0\]" "" } { 552 1488 2120 569 "b\[2\]" "" } { 560 1488 2112 577 "b\[1\]" "" } { 544 1488 2128 561 "b\[3\]" "" } { 568 1488 2104 585 "b\[0\]" "" } { 544 472 640 560 "B" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474705 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "a " "Converted elements in bus name \"a\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[3..0\] a3..0 " "Converted element name(s) from \"a\[3..0\]\" to \"a3..0\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 528 1384 1413 545 "a\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[3\] a3 " "Converted element name(s) from \"a\[3\]\" to \"a3\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 576 1392 2160 593 "a\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[2\] a2 " "Converted element name(s) from \"a\[2\]\" to \"a2\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 584 1392 2152 601 "a\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[1\] a1 " "Converted element name(s) from \"a\[1\]\" to \"a1\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 592 1392 2144 609 "a\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[0\] a0 " "Converted element name(s) from \"a\[0\]\" to \"a0\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 600 1392 2136 617 "a\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""}  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 528 1384 1413 545 "a\[3..0\]" "" } { 576 1392 2160 593 "a\[3\]" "" } { 584 1392 2152 601 "a\[2\]" "" } { 592 1392 2144 609 "a\[1\]" "" } { 600 1392 2136 617 "a\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670875474705 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3..0\] b3..0 " "Converted element name(s) from \"b\[3..0\]\" to \"b3..0\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 512 1384 1509 529 "b\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 552 1488 2120 569 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 560 1488 2112 577 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 544 1488 2128 561 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 568 1488 2104 585 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875474705 ""}  } { { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 512 1384 1509 529 "b\[3..0\]" "" } { 552 1488 2120 569 "b\[2\]" "" } { 560 1488 2112 577 "b\[1\]" "" } { 544 1488 2128 561 "b\[3\]" "" } { 568 1488 2104 585 "b\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670875474705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx4 Placar_Basquete:inst39\|Contadorx4:inst12 " "Elaborating entity \"Contadorx4\" for hierarchy \"Placar_Basquete:inst39\|Contadorx4:inst12\"" {  } { { "Placar_Basquete.bdf" "inst12" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 704 1208 1384 816 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx4.vhd(21) " "VHDL Process Statement warning at Contadorx4.vhd(21): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx4.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx4.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474721 "|Placar|Contadorx4:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx4.vhd(23) " "VHDL Process Statement warning at Contadorx4.vhd(23): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx4.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474721 "|Placar|Contadorx4:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx999 Placar_Basquete:inst39\|Contadorx999:inst9 " "Elaborating entity \"Contadorx999\" for hierarchy \"Placar_Basquete:inst39\|Contadorx999:inst9\"" {  } { { "Placar_Basquete.bdf" "inst9" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 480 1208 1384 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx999.vhd(27) " "VHDL Process Statement warning at Contadorx999.vhd(27): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474721 "|Placar|Contadorx999:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inverter Contadorx999.vhd(37) " "VHDL Process Statement warning at Contadorx999.vhd(37): signal \"inverter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474721 "|Placar|Contadorx999:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cronometro10min Placar_Basquete:inst39\|Cronometro10min:inst16 " "Elaborating entity \"Cronometro10min\" for hierarchy \"Placar_Basquete:inst39\|Cronometro10min:inst16\"" {  } { { "Placar_Basquete.bdf" "inst16" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 816 1216 1384 928 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing_reference.vhd 2 1 " "Using design file timing_reference.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/timing_reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/timing_reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875474799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670875474799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Placar_Basquete:inst39\|Timing_Reference:inst7 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Placar_Basquete:inst39\|Timing_Reference:inst7\"" {  } { { "Placar_Basquete.bdf" "inst7" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 864 792 936 944 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875474799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp timing_reference.vhd(27) " "VHDL Process Statement warning at timing_reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/timing_reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875474799 "|Placar|Timing_Reference:inst7"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } } { "Placar_Basquete.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar_Basquete.bdf" { { 832 1056 1120 912 "inst13" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670875476517 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670875476517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670875477158 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst3\|contagem1\[0\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst3\|contagem1\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst9\|contagem2\[0\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst9\|contagem2\[0\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx3:inst9\|contagem\[0\] Low " "Register Placar_Volei:inst38\|Contadorx3:inst9\|contagem\[0\] will power up to Low" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst3\|contagem0\[0\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst3\|contagem0\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst9\|contagem1\[0\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst9\|contagem1\[0\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst9\|contagem0\[0\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst9\|contagem0\[0\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem2\[0\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem2\[0\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst10\|contagem2\[0\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst10\|contagem2\[0\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst4\|contagem1\[0\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst4\|contagem1\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem1\[0\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem1\[0\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst10\|contagem1\[0\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst10\|contagem1\[0\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx3:inst10\|contagem\[0\] Low " "Register Placar_Volei:inst38\|Contadorx3:inst10\|contagem\[0\] will power up to Low" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst4\|contagem0\[0\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst4\|contagem0\[0\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem0\[0\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem0\[0\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst10\|contagem0\[0\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst10\|contagem0\[0\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst3\|contagem0\[31\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst3\|contagem0\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst3\|contagem1\[31\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst3\|contagem1\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx4:inst12\|contagem\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx4:inst12\|contagem\[31\] will power up to Low" {  } { { "Contadorx4.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx4.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst9\|contagem1\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst9\|contagem1\[31\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst9\|contagem2\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst9\|contagem2\[31\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst9\|contagem0\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst9\|contagem0\[31\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx3:inst9\|contagem\[31\] Low " "Register Placar_Volei:inst38\|Contadorx3:inst9\|contagem\[31\] will power up to Low" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem3\[31\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem3\[31\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem1\[31\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem1\[31\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem2\[31\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem2\[31\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem0\[31\] Low " "Register Placar_Basquete:inst39\|Cronometro10min:inst16\|contagem0\[31\] will power up to Low" {  } { { "Cronometro10min.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Cronometro10min.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx5:inst8\|contagem\[31\] Low " "Register Placar_Volei:inst38\|Contadorx5:inst8\|contagem\[31\] will power up to Low" {  } { { "Contadorx5.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx5.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst10\|contagem1\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst10\|contagem1\[31\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst10\|contagem2\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst10\|contagem2\[31\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Basquete:inst39\|Contadorx999:inst10\|contagem0\[31\] Low " "Register Placar_Basquete:inst39\|Contadorx999:inst10\|contagem0\[31\] will power up to Low" {  } { { "Contadorx999.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx999.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst4\|contagem0\[31\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst4\|contagem0\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx99:inst4\|contagem1\[31\] Low " "Register Placar_Volei:inst38\|Contadorx99:inst4\|contagem1\[31\] will power up to Low" {  } { { "Contadorx99.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx99.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Placar_Volei:inst38\|Contadorx3:inst10\|contagem\[31\] Low " "Register Placar_Volei:inst38\|Contadorx3:inst10\|contagem\[31\] will power up to Low" {  } { { "Contadorx3.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Contadorx3.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670875477267 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1670875477267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670875478173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875478173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1915 " "Implemented 1915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670875478298 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670875478298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1865 " "Implemented 1865 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670875478298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670875478298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875478314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 17:04:38 2022 " "Processing ended: Mon Dec 12 17:04:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875478314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875478314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875478314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875478314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670875479470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875479470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 17:04:39 2022 " "Processing started: Mon Dec 12 17:04:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875479470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670875479470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Placar -c Placar " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Placar -c Placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670875479470 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670875479636 ""}
{ "Info" "0" "" "Project  = Placar" {  } {  } 0 0 "Project  = Placar" 0 0 "Fitter" 0 0 1670875479636 ""}
{ "Info" "0" "" "Revision = Placar" {  } {  } 0 0 "Revision = Placar" 0 0 "Fitter" 0 0 1670875479636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670875479736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670875479737 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Placar 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Placar\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670875479755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670875479778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670875479778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670875479966 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670875479966 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875480325 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875480325 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670875480325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Placar.sdc " "Synopsys Design Constraints File file not found: 'Placar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670875481211 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670875481211 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670875481227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670875481227 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670875481227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Placar.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar.bdf" { { 0 88 256 16 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "Automatically promoted node Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp~0 " "Destination node Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp~0" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/timing_reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 2669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Placar/timing_reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Basquete:inst39\|Seletor:inst4\|inst1  " "Automatically promoted node Placar_Basquete:inst39\|Seletor:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 152 432 496 200 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Basquete:inst39\|Seletor:inst\|inst1  " "Automatically promoted node Placar_Basquete:inst39\|Seletor:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 152 432 496 200 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Volei:inst38\|Seletor:inst1\|inst1  " "Automatically promoted node Placar_Volei:inst38\|Seletor:inst1\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 152 432 496 200 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Volei:inst38\|Seletor:inst\|inst1  " "Automatically promoted node Placar_Volei:inst38\|Seletor:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 152 432 496 200 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Placar.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Placar.bdf" { { -272 480 544 -224 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Basquete:inst39\|Seletor:inst\|inst  " "Automatically promoted node Placar_Basquete:inst39\|Seletor:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 104 432 496 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Volei:inst38\|Seletor:inst1\|inst  " "Automatically promoted node Placar_Volei:inst38\|Seletor:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 104 432 496 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Volei:inst38\|Seletor:inst\|inst  " "Automatically promoted node Placar_Volei:inst38\|Seletor:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 104 432 496 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Basquete:inst39\|Seletor:inst6\|inst1~0  " "Automatically promoted node Placar_Basquete:inst39\|Seletor:inst6\|inst1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 152 432 496 200 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 1538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Basquete:inst39\|Seletor:inst6\|inst  " "Automatically promoted node Placar_Basquete:inst39\|Seletor:inst6\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 104 432 496 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Volei:inst38\|Seletor:inst2\|inst1  " "Automatically promoted node Placar_Volei:inst38\|Seletor:inst2\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 152 432 496 200 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Placar_Volei:inst38\|Seletor:inst2\|inst  " "Automatically promoted node Placar_Volei:inst38\|Seletor:inst2\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875481352 ""}  } { { "Seletor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/Seletor.bdf" { { 104 432 496 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875481352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670875481805 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670875481805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670875481805 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670875481805 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670875481820 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670875481820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670875481820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670875481820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670875481820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670875481820 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670875481820 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875481992 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670875481992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670875483257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875483554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670875483585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670875486819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875486819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670875487460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Placar/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670875489084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670875489084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670875491521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670875491521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875491537 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670875491709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670875491724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670875492599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670875492599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670875493677 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875494489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Avell/Desktop/Projetos_digitais/Placar/output_files/Placar.fit.smsg " "Generated suppressed messages file C:/Users/Avell/Desktop/Projetos_digitais/Placar/output_files/Placar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670875494927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5665 " "Peak virtual memory: 5665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875495473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 17:04:55 2022 " "Processing ended: Mon Dec 12 17:04:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875495473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875495473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875495473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670875495473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670875496442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875496442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 17:04:56 2022 " "Processing started: Mon Dec 12 17:04:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875496442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670875496442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Placar -c Placar " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Placar -c Placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670875496442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670875496754 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670875498236 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670875498330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875499142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 17:04:59 2022 " "Processing ended: Mon Dec 12 17:04:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875499142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875499142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875499142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670875499142 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670875499736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670875500267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875500267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 17:04:59 2022 " "Processing started: Mon Dec 12 17:04:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875500267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670875500267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Placar -c Placar " "Command: quartus_sta Placar -c Placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670875500267 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670875500423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670875500840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670875500840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875500871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875500871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Placar.sdc " "Synopsys Design Constraints File file not found: 'Placar.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670875501152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875501152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A A " "create_clock -period 1.000 -name A A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670875501152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name B B " "create_clock -period 1.000 -name B B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670875501152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " "create_clock -period 1.000 -name Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670875501152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670875501152 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875501152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670875501168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875501168 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670875501168 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670875501168 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670875501184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670875501184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.262 " "Worst-case setup slack is -11.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.262           -1553.597 A  " "  -11.262           -1553.597 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.213           -1548.950 B  " "  -11.213           -1548.950 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.103            -440.705 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "   -5.103            -440.705 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.491             -69.475 Clock  " "   -4.491             -69.475 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875501184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 A  " "    0.322               0.000 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 B  " "    0.324               0.000 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "    0.329               0.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 Clock  " "    0.640               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875501199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670875501199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670875501199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -318.675 B  " "   -3.000            -318.675 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -317.272 A  " "   -3.000            -317.272 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 Clock  " "   -3.000             -49.299 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -136.091 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "   -1.403            -136.091 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875501215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875501215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670875501231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670875501262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670875502433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875502543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670875502558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.161 " "Worst-case setup slack is -10.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.161           -1399.834 A  " "  -10.161           -1399.834 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.073           -1394.575 B  " "  -10.073           -1394.575 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.659            -399.562 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "   -4.659            -399.562 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.092             -59.828 Clock  " "   -4.092             -59.828 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875502558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 A  " "    0.289               0.000 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 B  " "    0.291               0.000 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "    0.295               0.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 Clock  " "    0.592               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875502558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670875502574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670875502574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -318.675 B  " "   -3.000            -318.675 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -317.272 A  " "   -3.000            -317.272 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 Clock  " "   -3.000             -49.299 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -136.091 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "   -1.403            -136.091 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875502574 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670875502605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875502777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670875502793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.991 " "Worst-case setup slack is -3.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991            -510.005 B  " "   -3.991            -510.005 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.946            -511.711 A  " "   -3.946            -511.711 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.590            -128.955 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "   -1.590            -128.955 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.477             -10.796 Clock  " "   -1.477             -10.796 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875502793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 A  " "    0.141               0.000 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 B  " "    0.141               0.000 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "    0.144               0.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 Clock  " "    0.247               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875502793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670875502793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670875502793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -254.129 B  " "   -3.000            -254.129 B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -238.923 A  " "   -3.000            -238.923 A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.967 Clock  " "   -3.000             -36.967 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -97.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp  " "   -1.000             -97.000 Placar_Basquete:inst39\|Timing_Reference:inst7\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875502808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875502808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670875503558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670875503558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875503621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 17:05:03 2022 " "Processing ended: Mon Dec 12 17:05:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875503621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875503621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875503621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670875503621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670875504558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875504558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 17:05:04 2022 " "Processing started: Mon Dec 12 17:05:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875504558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670875504558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Placar -c Placar " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Placar -c Placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670875504558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670875505211 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1670875505258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Placar.vo C:/Users/Avell/Desktop/Projetos_digitais/Placar/simulation/modelsim/ simulation " "Generated file Placar.vo in folder \"C:/Users/Avell/Desktop/Projetos_digitais/Placar/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670875505570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875505617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 17:05:05 2022 " "Processing ended: Mon Dec 12 17:05:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875505617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875505617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875505617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670875505617 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670875506206 ""}
