{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 17:32:08 2013 " "Info: Processing started: Fri Dec 27 17:32:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_picker_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulse_picker_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_picker_div-a " "Info: Found design unit 1: pulse_picker_div-a" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pulse_picker_div " "Info: Found entity 1: pulse_picker_div" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_picker.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pulse_picker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_picker " "Info: Found entity 1: pulse_picker" {  } { { "pulse_picker.bdf" "" { Schematic "D:/github/workrepo/FBLASER/CPLD/pulse_picker.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pulse_picker_div " "Info: Elaborating entity \"pulse_picker_div\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "delayflag\[0\] pulse_picker_div.vhd(116) " "Error (10821): HDL error at pulse_picker_div.vhd(116): can't infer register for \"delayflag\[0\]\" because its behavior does not match any supported register model" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 116 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "delayflag\[0\] pulse_picker_div.vhd(115) " "Error (10820): Netlist error at pulse_picker_div.vhd(115): can't infer register for delayflag\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 115 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayflag\[0\] pulse_picker_div.vhd(101) " "Info (10041): Inferred latch for \"delayflag\[0\]\" at pulse_picker_div.vhd(101)" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "delayflag\[1\] pulse_picker_div.vhd(116) " "Error (10821): HDL error at pulse_picker_div.vhd(116): can't infer register for \"delayflag\[1\]\" because its behavior does not match any supported register model" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 116 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "delayflag\[1\] pulse_picker_div.vhd(115) " "Error (10820): Netlist error at pulse_picker_div.vhd(115): can't infer register for delayflag\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 115 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delayflag\[1\] pulse_picker_div.vhd(101) " "Info (10041): Inferred latch for \"delayflag\[1\]\" at pulse_picker_div.vhd(101)" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "pulse_picker_div.vhd(106) " "Error (10822): HDL error at pulse_picker_div.vhd(106): couldn't implement registers for assignments on this clock edge" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 106 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "pulse_picker_div.vhd(115) " "Error (10822): HDL error at pulse_picker_div.vhd(115): couldn't implement registers for assignments on this clock edge" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 115 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Error: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 27 17:32:09 2013 " "Error: Processing ended: Fri Dec 27 17:32:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
