Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul 26 12:39:57 2024
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file usbh_host_control_sets_placed.rpt
| Design       : usbh_host
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   133 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              45 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1032 |          299 |
| Yes          | No                    | Yes                    |             251 |           91 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | u_sie/tx_ifs_q[2]_i_1_n_0        | rst_i_IBUF       |                2 |              3 |         1.50 |
|  clk_i_IBUF_BUFG | usb_irq_mask_device_detect_q0    | rst_i_IBUF       |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG | u_sie/in_transfer_q_i_1_n_0      | rst_i_IBUF       |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG | u_sie/token_q[4]_i_1_n_0         | rst_i_IBUF       |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG | u_fifo_rx/rd_ptr[5]_i_1__0_n_0   | rst_i_IBUF       |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG | u_sie/fifo_flush_q_reg[0]        | rst_i_IBUF       |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG | u_sie/usb_ctrl_tx_flush_q_reg[0] | rst_i_IBUF       |                1 |              6 |         6.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/wr_ptr[5]_i_1__0_n_0   | rst_i_IBUF       |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/count[6]_i_1__0_n_0    | rst_i_IBUF       |                3 |              7 |         2.33 |
|  clk_i_IBUF_BUFG | u_sie/E[0]                       | rst_i_IBUF       |                3 |              7 |         2.33 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[40][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_sie/status_response_q          | rst_i_IBUF       |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[27][7]_i_1__0_n_0  |                  |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[54][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[51][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[38][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[25][7]_i_1__0_n_0  |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[56][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[58][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | awvalid_q1                       | rst_i_IBUF       |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[60][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | usb_ctrl_wr_q0                   | rst_i_IBUF       |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[1][7]_i_1_n_0      |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[63][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[35][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | wr_data_accepted_w0              | rst_i_IBUF       |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[24][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[25][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[16][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[18][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[23][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[11][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[14][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[22][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[15][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[0][7]_i_1_n_0      |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[17][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[19][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[13][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[20][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[12][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[10][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[28][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[29][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[26][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[27][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[21][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[45][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[34][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[31][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[36][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[49][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[38][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[44][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[6][7]_i_1_n_0      |                  |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[40][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[60][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[2][7]_i_1_n_0      |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[47][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[8][7]_i_1_n_0      |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[30][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[52][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[3][7]_i_1_n_0      |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[54][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[59][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[32][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[5][7]_i_1_n_0      |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[37][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[46][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[63][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[9][7]_i_1_n_0      |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[51][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[7][7]_i_1_n_0      |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[62][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[35][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[42][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[4][7]_i_1_n_0      |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[43][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[33][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[48][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[56][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[58][7]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[41][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[53][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[55][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[50][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[39][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[61][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_rx/ram[57][7]_i_1_n_0     |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[16][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[22][7]_i_1__0_n_0  |                  |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[12][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[1][7]_i_1__0_n_0   |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[10][7]_i_1__0_n_0  |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[14][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[15][7]_i_1_n_0     |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[17][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[19][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[20][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[0][7]_i_1__0_n_0   |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[13][7]_i_1__0_n_0  |                  |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[18][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[21][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[23][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[11][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[29][7]_i_1__0_n_0  |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[31][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[36][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[42][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[43][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[4][7]_i_1__0_n_0   |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[53][7]_i_1__0_n_0  |                  |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[61][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[28][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[41][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[3][7]_i_1__0_n_0   |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[45][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[33][7]_i_1__0_n_0  |                  |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[34][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[46][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[2][7]_i_1__0_n_0   |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[49][7]_i_1__0_n_0  |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[44][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[62][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[39][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[52][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[50][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[55][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[57][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[30][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[59][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[6][7]_i_1__0_n_0   |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[32][7]_i_1__0_n_0  |                  |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[24][7]_i_1__0_n_0  |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[26][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[7][7]_i_1__0_n_0   |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[48][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[5][7]_i_1__0_n_0   |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[8][7]_i_1__0_n_0   |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[9][7]_i_1__0_n_0   |                  |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[47][7]_i_1__0_n_0  |                  |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_fifo_tx/ram[37][7]_i_1__0_n_0  |                  |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_sie/last_tx_time_q[8]_i_1_n_0  | rst_i_IBUF       |                3 |              9 |         3.00 |
|  clk_i_IBUF_BUFG | u_sie/token_q[15]_i_1_n_0        | rst_i_IBUF       |                3 |             11 |         3.67 |
|  clk_i_IBUF_BUFG | u_sie/send_sof_w                 | rst_i_IBUF       |                2 |             11 |         5.50 |
|  clk_i_IBUF_BUFG | u_sie/usb_ctrl_enable_sof_q_reg  | rst_i_IBUF       |                4 |             16 |         4.00 |
|  clk_i_IBUF_BUFG | u_sie/byte_count_q[15]_i_1_n_0   | rst_i_IBUF       |                7 |             16 |         2.29 |
|  clk_i_IBUF_BUFG | u_sie/crc_sum_q                  | rst_i_IBUF       |                8 |             16 |         2.00 |
|  clk_i_IBUF_BUFG | u_sie/shift_en_w                 |                  |                2 |             16 |         8.00 |
|  clk_i_IBUF_BUFG | u_sie/shift_en_w                 | rst_i_IBUF       |                4 |             16 |         4.00 |
|  clk_i_IBUF_BUFG | usb_xfer_data_tx_len_q0          | rst_i_IBUF       |                6 |             16 |         2.67 |
|  clk_i_IBUF_BUFG | usb_xfer_token_start_q1          | rst_i_IBUF       |               10 |             22 |         2.20 |
|  clk_i_IBUF_BUFG | rd_data_q0                       | rst_i_IBUF       |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG |                                  | rst_i_IBUF       |               23 |             45 |         1.96 |
+------------------+----------------------------------+------------------+------------------+----------------+--------------+


