
<!doctype html>

<html lang="en">
<head>
  <meta charset="utf-8">

  <title>CASLAB Day 2018</title>
  <meta name="description" content="CASLAB Day 2018">
  <meta name="author" content="Jakub Szefer">

  <link rel="stylesheet" href="style.css">

</head>

<body>

<div>

<img src="cas_banner_bg.png" style="width:500px" />

<p style="text-align:justify; font-family:arial">
CASLAB Day 2018 will be on April 19th (Thursday) from 9am to Noon at the Mann Engineering Student Center (Room 107), 10 Hillhouse Ave., New Haven, CT.<br/><br/>
The event is open to the public.<br/><br/>
The event will be followed directly by EE department luncheon also in Mann Engineering Student Center.
</p>

<table border="0" cellpadding="4" cellspacing="20" style="border-collapse:collapse;border:0; font-family:arial">
<tbody>
<tr style="border-top: 1px solid #000;">
<td width="50">9:00<br/> -<br/> 10:00</td>
<td width="500" style="color: #0F4D92">
<b>Breakfast and Poster Session</b><br/><br/>
Posters will be presented by CASLAB graduate students describing current research.
This year's topics include:<br/><br/>
* Hardware Architecture Security Verification<br/>
* Applications of Physically Unclonable Functions based on DRAM<br/>
* Post-Quantum Cryptographic Algorithm Implementation on FPGAs<br/>
<br/><br/>
</td>
</tr>
<tr style="border-top: 1px solid #000;">
<td width="50">10:00<br/> -<br/> 11:00</td>
<td width="500" style="color: #0F4D92">
<b>Tutorial: Principles of Secure Processor Architecture Design -- Part 1</b><br/><br/>
The tutorial will overview the so-called “secure processor architectures”, present design patterns that can be gleaned from the existing research works, and will derive the basic principles that inform design of the secure processor architectures.  Trusted execution environments, memory integrity and other topics will be covered.<br/><br/>
</td>
</tr>
<tr style="border-top: 1px solid #000;">
<td width="50">11:00<br/> -<br/> 12:00</td>
<td width="500" style="color: #0F4D92">
<b>Tutorial: Principles of Secure Processor Architecture Design -- Part 2</b><br/><br/>
Second part of the tutorial about secure processor architectures.<br/><br/>
</td>
</tr>
<tr style="border-top: 1px solid #000;">
<td width="50">12:00<br/> -<br/> 13:00</td>
<td width="500" style="color: #0F4D92">
<b>EE Department Luncheon and Poster Session</b><br/><br/>
Lunch will be provided for EE department students, faculty and staff.  Tutorial attendees from other departments are welcome to stay for the lunch.<br/><br/>
</td>
</tr>
</tbody>
</table>

</div>

</body>
</html>


