OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      16219.7 u
average displacement        1.5 u
max displacement            7.6 u
original HPWL          129588.5 u
legalized HPWL         146914.5 u
delta HPWL                   13 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 11041 cells, 693 terminals, 13425 edges and 40651 pins.
[INFO DPO-0109] Network stats: inst 11734, edges 13425, pins 40651
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1114 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 10620 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (10260, 11200) - (482220, 481600)
[INFO DPO-0310] Assigned 10620 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.957312e+08.
[INFO DPO-0302] End of matching; objective is 2.943012e+08, improvement is 0.48 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.886527e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 2.875183e+08.
[INFO DPO-0307] End of global swaps; objective is 2.875183e+08, improvement is 2.30 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.866482e+08.
[INFO DPO-0309] End of vertical swaps; objective is 2.866482e+08, improvement is 0.30 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.855263e+08.
[INFO DPO-0305] End of reordering; objective is 2.855263e+08, improvement is 0.39 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 212400 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 212400, swaps 34558, moves 56796 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.840950e+08, Scratch cost 2.811419e+08, Incremental cost 2.811419e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.811419e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.04 percent.
[INFO DPO-0332] End of pass, Generator displacement called 212400 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 424800, swaps 67742, moves 114079 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.811419e+08, Scratch cost 2.801176e+08, Incremental cost 2.801176e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.801176e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.36 percent.
[INFO DPO-0328] End of random improver; improvement is 1.400000 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 5371 cell orientations for row compatibility.
[INFO DPO-0383] Performed 3177 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.776309e+08, improvement is 1.39 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           146914.5 u
Final HPWL              137753.4 u
Delta HPWL                  -6.2 %

[INFO DPL-0020] Mirrored 293 instances
[INFO DPL-0021] HPWL before          137753.4 u
[INFO DPL-0022] HPWL after           137673.0 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.48

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19103_/CK (DFF_X1)
     1    1.63    0.01    0.06    0.06 v _19103_/QN (DFF_X1)
                                         dynamic_node_top.proc_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.06 v _18393_/A1 (NAND2_X1)
     1    1.72    0.01    0.02    0.08 ^ _18393_/ZN (NAND2_X1)
                                         _03545_ (net)
                  0.01    0.00    0.08 ^ _18395_/B1 (AOI21_X1)
     1    1.28    0.01    0.01    0.09 v _18395_/ZN (AOI21_X1)
                                         _00097_ (net)
                  0.01    0.00    0.09 v _19103_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _19103_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19127_/CK (DFF_X2)
    23   60.54    0.07    0.17    0.17 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.17 ^ max_cap773/A (BUF_X16)
    28   80.68    0.01    0.03    0.20 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.21 ^ max_cap772/A (BUF_X16)
    26  109.56    0.01    0.02    0.23 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.27 ^ _10807_/A (INV_X32)
    71  319.79    0.01    0.02    0.28 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.09    0.08    0.36 v _13832_/B2 (OAI21_X2)
     6   13.17    0.05    0.09    0.45 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.45 ^ _18944_/B (HA_X1)
     3    4.76    0.04    0.07    0.52 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.52 ^ _10863_/A2 (AND4_X1)
     3    5.81    0.02    0.08    0.59 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.59 ^ _10866_/A3 (AND4_X2)
     5   12.34    0.02    0.07    0.66 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.66 ^ _10867_/A (INV_X1)
     3    4.55    0.01    0.02    0.68 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.68 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.74 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.74 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.77 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.77 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    0.85 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    0.85 v _10935_/B2 (OAI21_X4)
     7   23.10    0.04    0.06    0.90 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    0.90 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    0.93 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    0.93 v _11241_/A3 (NOR3_X2)
     1    7.42    0.04    0.07    1.00 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.00 ^ _11248_/A1 (NOR3_X4)
     4   18.10    0.02    0.02    1.02 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.03 v _11249_/A (INV_X1)
     2    8.18    0.02    0.03    1.06 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.06 ^ output682/A (BUF_X1)
     1    0.55    0.01    0.02    1.08 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.08 ^ thanksIn_P (out)
                                  1.08   data arrival time

                  0.00    6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (ideal)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19127_/CK (DFF_X2)
    23   60.54    0.07    0.17    0.17 ^ _19127_/Q (DFF_X2)
                                         _00002_ (net)
                  0.07    0.00    0.17 ^ max_cap773/A (BUF_X16)
    28   80.68    0.01    0.03    0.20 ^ max_cap773/Z (BUF_X16)
                                         net773 (net)
                  0.01    0.01    0.21 ^ max_cap772/A (BUF_X16)
    26  109.56    0.01    0.02    0.23 ^ max_cap772/Z (BUF_X16)
                                         net772 (net)
                  0.04    0.03    0.27 ^ _10807_/A (INV_X32)
    71  319.79    0.01    0.02    0.28 v _10807_/ZN (INV_X32)
                                         _04105_ (net)
                  0.09    0.08    0.36 v _13832_/B2 (OAI21_X2)
     6   13.17    0.05    0.09    0.45 ^ _13832_/ZN (OAI21_X2)
                                         _10222_ (net)
                  0.05    0.00    0.45 ^ _18944_/B (HA_X1)
     3    4.76    0.04    0.07    0.52 ^ _18944_/S (HA_X1)
                                         _10224_ (net)
                  0.04    0.00    0.52 ^ _10863_/A2 (AND4_X1)
     3    5.81    0.02    0.08    0.59 ^ _10863_/ZN (AND4_X1)
                                         _04160_ (net)
                  0.02    0.00    0.59 ^ _10866_/A3 (AND4_X2)
     5   12.34    0.02    0.07    0.66 ^ _10866_/ZN (AND4_X2)
                                         _04163_ (net)
                  0.02    0.00    0.66 ^ _10867_/A (INV_X1)
     3    4.55    0.01    0.02    0.68 v _10867_/ZN (INV_X1)
                                         _04164_ (net)
                  0.01    0.00    0.68 v _10868_/A2 (NOR4_X1)
     1    1.72    0.04    0.06    0.74 ^ _10868_/ZN (NOR4_X1)
                                         _04165_ (net)
                  0.04    0.00    0.74 ^ _10869_/B2 (OAI21_X1)
     2    2.65    0.02    0.03    0.77 v _10869_/ZN (OAI21_X1)
                                         _04166_ (net)
                  0.02    0.00    0.77 v _10934_/B (MUX2_X1)
     2    8.65    0.02    0.08    0.85 v _10934_/Z (MUX2_X1)
                                         _04231_ (net)
                  0.02    0.00    0.85 v _10935_/B2 (OAI21_X4)
     7   23.10    0.04    0.06    0.90 ^ _10935_/ZN (OAI21_X4)
                                         net686 (net)
                  0.04    0.00    0.90 ^ _11240_/A3 (NAND3_X2)
     3    6.93    0.02    0.03    0.93 v _11240_/ZN (NAND3_X2)
                                         _04529_ (net)
                  0.02    0.00    0.93 v _11241_/A3 (NOR3_X2)
     1    7.42    0.04    0.07    1.00 ^ _11241_/ZN (NOR3_X2)
                                         _04530_ (net)
                  0.04    0.00    1.00 ^ _11248_/A1 (NOR3_X4)
     4   18.10    0.02    0.02    1.02 v _11248_/ZN (NOR3_X4)
                                         _10418_ (net)
                  0.02    0.00    1.03 v _11249_/A (INV_X1)
     2    8.18    0.02    0.03    1.06 ^ _11249_/ZN (INV_X1)
                                         net682 (net)
                  0.02    0.00    1.06 ^ output682/A (BUF_X1)
     1    0.55    0.01    0.02    1.08 ^ output682/Z (BUF_X1)
                                         thanksIn_P (net)
                  0.01    0.00    1.08 ^ thanksIn_P (out)
                                  1.08   data arrival time

                  0.00    6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (ideal)
                          0.00    6.66   clock reconvergence pessimism
                         -5.10    1.56   output external delay
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20330_/QN                            120.54  123.74   -3.20 (VIOLATED)
_11061_/ZN                            106.81  109.93   -3.12 (VIOLATED)
_17816_/ZN                             41.50   42.72   -1.22 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06661668419837952

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3355

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-3.197664499282837

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.54399871826172

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0265

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.0833

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.4754

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
43.884427

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.57e-03   4.93e-04   1.82e-04   4.24e-03  36.1%
Combinational          3.85e-03   3.34e-03   3.15e-04   7.51e-03  63.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-03   3.83e-03   4.97e-04   1.17e-02 100.0%
                          63.2%      32.6%       4.2%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 23789 u^2 43% utilization.

Elapsed time: 0:06.04[h:]min:sec. CPU time: user 5.98 sys 0.05 (99%). Peak memory: 170016KB.
