#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x104d182b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x104d18430 .scope module, "simple_fifo_tb" "simple_fifo_tb" 3 1;
 .timescale 0 0;
v0xb70444460_0 .var "clk", 0 0;
v0xb70444500_0 .var "din", 7 0;
v0xb704445a0_0 .net "dout", 7 0, v0x104d1e840_0;  1 drivers
v0xb70444640_0 .net "empty", 0 0, L_0xb70444a00;  1 drivers
v0xb704446e0_0 .net "full", 0 0, L_0xb70444960;  1 drivers
v0xb70444780_0 .var "rd_en", 0 0;
v0xb70444820_0 .var "rst_n", 0 0;
v0xb704448c0_0 .var "wr_en", 0 0;
E_0xb71048fc0 .event posedge, v0x104d14460_0;
S_0x104d14240 .scope module, "dut" "simple_fifo" 3 12, 4 1 0, S_0x104d18430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
v0x104d1df80_0 .net *"_ivl_0", 31 0, L_0x104d1ea80;  1 drivers
L_0xb700440a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x104d1e0e0_0 .net *"_ivl_11", 28 0, L_0xb700440a0;  1 drivers
L_0xb700440e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x104d1bce0_0 .net/2u *"_ivl_12", 31 0, L_0xb700440e8;  1 drivers
L_0xb70044010 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x104d1c560_0 .net *"_ivl_3", 28 0, L_0xb70044010;  1 drivers
L_0xb70044058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x104d1e460_0 .net/2u *"_ivl_4", 31 0, L_0xb70044058;  1 drivers
v0x104d143c0_0 .net *"_ivl_8", 31 0, L_0x104d1eb20;  1 drivers
v0x104d14460_0 .net "clk", 0 0, v0xb70444460_0;  1 drivers
v0x104d1e700_0 .var "count", 2 0;
v0x104d1e7a0_0 .net "din", 7 0, v0xb70444500_0;  1 drivers
v0x104d1e840_0 .var "dout", 7 0;
v0x104d1e8e0_0 .net "empty", 0 0, L_0xb70444a00;  alias, 1 drivers
v0xb70444000_0 .net "full", 0 0, L_0xb70444960;  alias, 1 drivers
v0xb704440a0 .array "mem", 3 0, 7 0;
v0xb70444140_0 .net "rd_en", 0 0, v0xb70444780_0;  1 drivers
v0xb704441e0_0 .var "rd_ptr", 2 0;
v0xb70444280_0 .net "rst_n", 0 0, v0xb70444820_0;  1 drivers
v0xb70444320_0 .net "wr_en", 0 0, v0xb704448c0_0;  1 drivers
v0xb704443c0_0 .var "wr_ptr", 2 0;
E_0xb71049000/0 .event negedge, v0xb70444280_0;
E_0xb71049000/1 .event posedge, v0x104d14460_0;
E_0xb71049000 .event/or E_0xb71049000/0, E_0xb71049000/1;
L_0x104d1ea80 .concat [ 3 29 0 0], v0x104d1e700_0, L_0xb70044010;
L_0xb70444960 .cmp/eq 32, L_0x104d1ea80, L_0xb70044058;
L_0x104d1eb20 .concat [ 3 29 0 0], v0x104d1e700_0, L_0xb700440a0;
L_0xb70444a00 .cmp/eq 32, L_0x104d1eb20, L_0xb700440e8;
    .scope S_0x104d14240;
T_0 ;
    %wait E_0xb71049000;
    %load/vec4 v0xb70444280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb704443c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb704441e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x104d1e700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x104d1e840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xb70444320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x104d1e7a0_0;
    %load/vec4 v0xb704443c0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb704440a0, 0, 4;
    %load/vec4 v0xb704443c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb704443c0_0, 0;
    %load/vec4 v0x104d1e700_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x104d1e700_0, 0;
T_0.2 ;
    %load/vec4 v0xb70444140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb704441e0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xb704440a0, 4;
    %assign/vec4 v0x104d1e840_0, 0;
    %load/vec4 v0xb704441e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb704441e0_0, 0;
    %load/vec4 v0x104d1e700_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x104d1e700_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x104d18430;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb70444460_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x104d18430;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0xb70444460_0;
    %inv;
    %store/vec4 v0xb70444460_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x104d18430;
T_3 ;
    %vpi_call/w 3 28 "$dumpfile", "baseline.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x104d18430 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x104d18430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb70444820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb704448c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb70444780_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xb70444500_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb70444820_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb71048fc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb704448c0_0, 0, 1;
    %vpi_func 3 47 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0xb70444500_0, 0, 8;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0xb71048fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb704448c0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb71048fc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb70444780_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_0xb71048fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb70444780_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 3 61 "$display", "TEST PASSED" {0 0 0};
    %vpi_call/w 3 62 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/simple_fifo_tb.sv";
    "rtl/simple_fifo.v";
