0.7
2020.2
Jun 16 2023
19:55:58
C:/Users/amalaka/Lab1/Lab1/SV/silly.sv,1708553008,systemVerilog,,C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv,,rippleCarry;silly,,uvm,,,,,,
C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1708553008,verilog,,,,glbl,,uvm,,,,,,
C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv,1708553008,systemVerilog,,C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv,,digit2segments,,uvm,,,,,,
C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv,1708553008,systemVerilog,,C:/Users/amalaka/Lab1/Lab1/SV/silly.sv,,segment_driver,,uvm,,,,,,
C:/Users/amalaka/Lab1/Lab1/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv,1708554369,systemVerilog,,,,top_demo,,uvm,,,,,,
