% References, split into sections

%% Our Github Projects

@misc{simcommand,
  author = {Iyer, Vighnesh},
  title = {simcommand - SimCommand is a library for writing multi-threaded high-performance RTL testbenches in Scala.},
  howpublished = {\url{https://github.com/vighneshiyer/simcommand}}
}

@misc{randomapi,
  author = {Agarwal, Rohit},
  title = {randomapi - A Functional, Random Generative API for QuickCheck-like Fuzzing},
  howpublished = {\url{https://github.com/girantinas/randomapi}}
}

@misc{chiselsequences,
  author = {Laeufer, Kevin},
  title = {chisel-sequences},
  howpublished = {\url{https://github.com/ekiwi/chisel-sequences}}
}

@misc{chisel_recipes,
  author = {Ngo, Bryan},
  title = {chisel-recipes},
  howpublished = {\url{https://github.com/bdngo/chisel-recipes}}
}

%% Scala / Programming

@misc{sourcecode,
  author = {Haoyi, Li},
  title = {sourcecode - Scala library providing "source" metadata to your program},
  howpublished = {\url{https://github.com/com-lihaoyi/sourcecode}}
}

@article{dotty_cps_async,
  title={Embedding generic monadic transformer into Scala},
  author={Shevchenko, Ruslan},
  journal={arXiv preprint arXiv:2209.10941},
  year={2022}
}

@techreport{koka,
  title={Algebraic effects for functional programming},
  author={Leijen, Daan},
  year={2016},
  institution={Technical Report. MSR-TR-2016-29. Microsoft Research technical report}
}

@misc{unison,
  author = {Paul Chiusano},
  title = {A friendly programming language from the future},
  howpublished = {\url{https://github.com/unisonweb/unison}}
}

%% Stimulus generation

@inproceedings{quickcheck,
author = {Claessen, Koen and Hughes, John},
title = {QuickCheck: A Lightweight Tool for Random Testing of Haskell Programs},
year = {2000},
isbn = {1581132026},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/351240.351266},
doi = {10.1145/351240.351266},
booktitle = {Proceedings of the Fifth ACM SIGPLAN International Conference on Functional Programming},
pages = {268–279},
numpages = {12},
series = {ICFP '00}
}

@misc{riscv_dv,
  author = {Google},
  title = {riscv-dv - Random instruction generator for RISC-V processor verification},
  howpublished = {\url{https://github.com/chipsalliance/riscv-dv}}
}

%% Temporal properties / specification languages / automata

@book{sva_book,
  title={A practical guide for SystemVerilog assertions},
  author={Vijayaraghavan, Srikanth and Ramanathan, Meyyappan},
  year={2005},
  publisher={Springer Science \& Business Media}
}

@book{psl_book,
  title={Using PSL/Sugar for formal and dynamic verification: Guide to Property Specification Language for Assertion-based Verification},
  author={Cohen, Ben and Venkataramanan, Srinivasan and Kumari, Ajeetha},
  year={2004},
  publisher={VhdlCohen Publishing}
}

@InProceedings{spot2,
  author="Duret-Lutz, Alexandre and Lewkowicz, Alexandre and Fauchille, Amaury and Michaud, Thibaud and Renault, {\'E}tienne and Xu, Laurent",
  editor="Artho, Cyrille and Legay, Axel and Peled, Doron",
  title="Spot 2.0 --- A Framework for LTL and {\$}{\$}{\backslash}omega {\$}{\$}-Automata Manipulation",
  booktitle="Automated Technology for Verification and Analysis",
  year="2016",
  publisher="Springer International Publishing",
  address="Cham",
  pages="122--129",
  isbn="978-3-319-46520-3"
}

@inproceedings{cha,
  title={CHA: Supporting SVA-like assertions in formal verification of Chisel programs (tool paper)},
  author={Yu, Shizhen and Dong, Yifan and Liu, Jiuyang and Li, Yong and Wu, Zhilin and Jansen, David N and Zhang, Lijun},
  booktitle={Software Engineering and Formal Methods: 20th International Conference, SEFM 2022, Berlin, Germany, September 26--30, 2022, Proceedings},
  pages={324--331},
  year={2022},
  organization={Springer}
}

%% Testbench APIs

@misc{chiseltest,
  author = {Lin, Richard},
  title = {chiseltest - The official testing library for Chisel circuits.},
  howpublished = {\url{https://github.com/ucb-bar/chiseltest}}
}

@inproceedings{cocotb,
  title={Cocotb - a Python-based digital logic verification framework},
  author={Rosser, Benjamin John},
  booktitle={Micro-electronics Section seminar},
  year={2018},
  organization={CERN, Geneva, Switzerland}
}

@misc{hardcaml_step_testbench,
  author = {Jane Street},
  title = {hardcaml{\_}step{\_}testbench: Hardcaml Testbench Monad},
  howpublished = {\url{https://github.com/janestreet/hardcaml_step_testbench}}
}

%% Fuzzing

@inproceedings{zest,
  author = {Padhye, Rohan and Lemieux, Caroline and Sen, Koushik and Papadakis, Mike and Le Traon, Yves},
  title = {Semantic Fuzzing with Zest},
  year = {2019},
  isbn = {9781450362245},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3293882.3330576},
  doi = {10.1145/3293882.3330576},
  booktitle = {Proceedings of the 28th ACM SIGSOFT International Symposium on Software Testing and Analysis},
  pages = {329–340},
  numpages = {12},
  keywords = {property-based testing, random testing, Structure-aware fuzzing},
  location = {Beijing, China},
  series = {ISSTA 2019}
}

%% HDLs

@book{fpinscala,
  title={Functional programming in Scala},
  author={Chiusano, Paul and Bjarnason, Runar},
  year={2014},
  publisher={Simon and Schuster}
}

@misc{circt,
  author = {LLVM},
  title = {CIRCT: Circuit IR Compilers and Tools},
  howpublished = {\url{https://circt.llvm.org/}}
}

@inproceedings{coreir,
  title={Invoking and linking generators from multiple hardware languages using coreir},
  author={Daly, Ross and Truong, Lenny and Hanrahan, Pat},
  booktitle={Proceedings of the 1st Workshop on Open-Source EDA Technology},
  year={2018}
}

@misc{uhdm,
  author = {chipsalliance},
  title = {Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools.},
  howpublished = {\url{https://github.com/chipsalliance/UHDM}}
}

@inproceedings{firrtl,
  title={Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations},
  author={Izraelevitz, Adam and Koenig, Jack and Li, Patrick and Lin, Richard and Wang, Angie and Magyar, Albert and Kim, Donggyu and Schmidt, Colin and Markley, Chick and Lawson, Jim and others},
  booktitle={2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={209--216},
  year={2017},
  organization={IEEE}
}

@inproceedings{bluespecverilog,
  title={Bluespec System Verilog: efficient, correct RTL from high level specifications},
  author={Nikhil, Rishiyur},
  booktitle={Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE'04.},
  pages={69--70},
  year={2004},
  organization={IEEE}
}

@inproceedings{legup,
  title={LegUp: high-level synthesis for FPGA-based processor/accelerator systems},
  author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={33--36},
  year={2011}
}

@inproceedings{lava,
  author = {Bjesse, Per and Claessen, Koen and Sheeran, Mary and Singh, Satnam},
  title = {Lava: Hardware Design in Haskell},
  year = {1998},
  isbn = {1581130244},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/289423.289440},
  doi = {10.1145/289423.289440},
  booktitle = {Proceedings of the Third ACM SIGPLAN International Conference on Functional Programming},
  pages = {174–184},
  numpages = {11},
  location = {Baltimore, Maryland, USA},
  series = {ICFP '98}
}

@inproceedings{chisel,
  author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi\v{z}ienis, Rimas and Wawrzynek, John and Asanovi\'{c}, Krste},
  title = {Chisel: Constructing Hardware in a Scala Embedded Language},
  year = {2012},
  isbn = {9781450311991},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/2228360.2228584},
  doi = {10.1145/2228360.2228584},
  booktitle = {Proceedings of the 49th Annual Design Automation Conference},
  pages = {1216–1225},
  numpages = {10},
  keywords = {CAD},
  location = {San Francisco, California},
  series = {DAC '12}
}

@ARTICLE{pymtl3,
  author={Jiang, Shunning and Pan, Peitian and Ou, Yanghui and Batten, Christopher},
  journal={IEEE Micro},
  title={PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification},
  year={2020},
  volume={40},
  number={4},
  pages={58-66},
  doi={10.1109/MM.2020.2997638}
}

@INPROCEEDINGS{umoc,
  author={Jiang, Shunning and Ou, Yanghui and Pan, Peitian and Batten, Christopher},
  booktitle={2021 58th ACM/IEEE Design Automation Conference (DAC)},
  title={UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling},
  year={2021},
  volume={},
  number={},
  pages={883-888},
  doi={10.1109/DAC18074.2021.9586130}
}

@INPROCEEDINGS{dfiant,
  author={Port, Oron and Etsion, Yoav},
  booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
  title={DFiant: A dataflow hardware description language},
  year={2017},
  volume={},
  number={},
  pages={1-4},
  doi={10.23919/FPL.2017.8056858}
}

@misc{blarney,
  author = {Naylor, Matthew},
  title = {blarney: Haskell library for hardware description},
  howpublished = {\url{https://github.com/blarney-lang/blarney}}
}

@inproceedings{calyx,
  author = {Nigam, Rachit and Thomas, Samuel and Li, Zhijing and Sampson, Adrian},
  title = {A Compiler Infrastructure for Accelerator Generators},
  year = {2021},
  isbn = {9781450383172},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3445814.3446712},
  doi = {10.1145/3445814.3446712},
  booktitle = {Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems},
  pages = {804–817},
  numpages = {14},
  keywords = {Intermediate Language, Accelerator Design},
  location = {Virtual, USA},
  series = {ASPLOS '21}
}

@inproceedings{cider,
  author = {Berlstein, Griffin and Nigam, Rachit and Gyurgyik, Christophe and Sampson, Adrian},
  title = {Stepwise Debugging for Hardware Accelerators},
  year = {2023},
  isbn = {9781450399166},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3575693.3575717},
  doi = {10.1145/3575693.3575717},
  booktitle = {Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2},
  pages = {778–790},
  numpages = {13},
  keywords = {Intermediate Language, Debugging, Accelerator Simulation, Accelerator Design},
  location = {Vancouver, BC, Canada},
  series = {ASPLOS 2023}
}

@inproceedings{hwsemantics,
  author = {Bernstein, Gilbert et. al.},
  title = {What are the Semantics of Hardware?},
  year = {2021},
  booktitle = {LATTE '21},
  url = {https://capra.cs.cornell.edu/latte21/paper/19.pdf}
}

@inproceedings{llhd,
  author = {Schuiki, Fabian and Kurth, Andreas and Grosser, Tobias and Benini, Luca},
  title = {LLHD: A Multi-Level Intermediate Representation for Hardware Description Languages},
  year = {2020},
  isbn = {9781450376136},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3385412.3386024},
  doi = {10.1145/3385412.3386024},
  booktitle = {Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation},
  pages = {258–271},
  numpages = {14},
  keywords = {transformation passes, hardware description languages, intermediate representations},
  location = {London, UK},
  series = {PLDI 2020}
}

@misc{esi,
  title={Elastic Silicon Interconnects: Abstracting Communication in Accelerator Design},
  author={John Demme},
  year={2021},
  eprint={2111.06584},
  archivePrefix={arXiv},
  primaryClass={cs.AR}
}

@phdthesis{pyrope,
  title={Design and Implementation of the Pyrope Hardware Language},
  author={Huang, Jing-Hsiang},
  year={2022},
  school={University of California, Santa Cruz}
}

@misc{migen,
  author = {m-labs},
  title = {Migen - A Python toolbox for building complex digital hardware},
  howpublished = {\url{https://github.com/m-labs/migen}}
}

@misc{amaranth,
  author = {whitequark},
  title = {Amaranth HDL -  A modern hardware definition language and toolchain based on Python},
  howpublished = {\url{https://github.com/amaranth-lang/amaranth}}
}

@misc{pipelinec,
  author = {Julian Kemmerer},
  title = {PipelineC - A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.},
  howpublished = {\url{https://github.com/JulianKemmerer/PipelineC}}
}

@inproceedings{tlverilog,
  title={Timing-abstract circuit design in transaction-level Verilog},
  author={Hoover, Steven F},
  booktitle={2017 IEEE International Conference on Computer Design (ICCD)},
  pages={525--532},
  year={2017},
  organization={IEEE}
}

@inproceedings{shakeflow,
  title={ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators},
  author={Han, Sungsoo and Jang, Minseong and Kang, Jeehoon},
  booktitle={Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2},
  pages={702--717},
  year={2023}
}

@inproceedings{hector,
  title={Hector: Multi-level Paradigm in Hardware Synthesis},
  author={Xu, Ruifan and Xiao, Youwei and Luo, Jin and Liang, Yun},
  booktitle={Workshop on Languages, Tools, and Techniques for Accelerator Design (LATTE)},
  year={2023}
}

@misc{xls,
  author = {Google},
  title = {XLS: Accelerated HW Synthesis},
  howpublished = {\url{https://github.com/google/xls}}
}
