#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct  7 16:03:03 2020
# Process ID: 6200
# Current directory: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17580 C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.xpr
# Log file: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/vivado.log
# Journal file: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.xpr
INFO: [Project 1-313] Project file moved from 'C:/github/hdl/projects/adrv9009/zcu102' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/github/zcu102_adrv9009_xvr_clock/ghdl/library', nor could it be found using path 'C:/github/ghdl/library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/zcu102_adrv9009_xvr_clock/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/zcu102_adrv9009_xvr_clock/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 916.570 ; gain = 288.113
update_compile_order -fileset sources_1update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 17:28:31 2020...
Importing the appropriate files for fileset: 'xvr'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 100000000.0 is provided. The value is converted to long type(100000000)
add_files -norecurse C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv] -no_script -reset -force -quiet
remove_files  C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv
remove_files  C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv
WARNING: [Vivado 12-818] No files matched 'C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv'
add_files -norecurse C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv] -no_script -reset -force -quiet
remove_files  C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv
remove_files  C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv
WARNING: [Vivado 12-818] No files matched 'C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv'
open_bd_design {C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - sys_ps8
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_250m_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_500m_rstgen
Adding cell -- xilinx.com:ip:xlconcat:2.1 - spi0_csn_concat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - spi1_csn_concat
Adding cell -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding cell -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp0_interconnect
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_adrv9009_tx_clkgen
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_tx_xcvr
Adding cell -- analog.com:user:axi_jesd204_tx:1.0 - tx_axi
Adding cell -- analog.com:user:jesd204_tx:1.0 - tx
Adding cell -- analog.com:user:util_upack2:1.0 - util_adrv9009_tx_upack
Adding cell -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding cell -- xilinx.com:module_ref:util_pulse_gen:1.0 - rate_gen
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_0
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_1
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_2
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_2
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_3
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /tx_fir_interpolator/cdc_sync_active/out_bits(undef) and /tx_fir_interpolator/rate_gen/rstn(rst)
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND_32
Adding cell -- analog.com:user:ad_ip_jesd204_tpl_dac:1.0 - tpl_core
Adding cell -- xilinx.com:ip:xlconcat:2.1 - data_concat
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_tx_dma
Adding cell -- analog.com:user:util_dacfifo:1.0 - axi_adrv9009_dacfifo
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_adrv9009_rx_clkgen
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_rx_xcvr
Adding cell -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding cell -- analog.com:user:jesd204_rx:1.0 - rx
Adding cell -- analog.com:user:util_cpack2:1.0 - util_adrv9009_rx_cpack
Adding cell -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - tpl_core
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding cell -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_0
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_1
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_2
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_2
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_3
Adding cell -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_3
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_rx_dma
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_adrv9009_rx_os_clkgen
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_rx_os_xcvr
Adding cell -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding cell -- analog.com:user:jesd204_rx:1.0 - rx
Adding cell -- analog.com:user:util_cpack2:1.0 - util_adrv9009_rx_os_cpack
Adding cell -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - tpl_core
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_rx_os_dma
Adding cell -- analog.com:user:util_adxcvr:1.0 - util_adrv9009_xcvr
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - adrv9009_tx_device_clk_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - adrv9009_rx_device_clk_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - adrv9009_rx_os_device_clk_rstgen
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - logic_or
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp1_interconnect
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp2_interconnect
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_hp3_interconnect
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_tx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_qpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_os_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_rx_os_xcvr/up_pll_rst(rst) and /util_adrv9009_xcvr/up_cpll_rst_3(undef)
Successfully read diagram <system> from BD file <C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1274.016 ; gain = 120.832
set_property location {6211 1607} [get_bd_intf_ports axi_tx_bram]
set_property location {6212 1640} [get_bd_intf_ports axi_rx_bram]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/M03_AXI]
endgroup
set_property name axi_drp [get_bd_intf_ports M03_AXI_0]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_intf_ports axi_drp]
set_property -dict [list CONFIG.PROTOCOL {AXI4}] [get_bd_intf_ports axi_drp]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_intf_ports axi_drp]
save_bd_design
Wrote  : <C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/M03_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins sys_rstgen/peripheral_aresetn]
assign_bd_address [get_bd_addr_segs {axi_drp/Reg }]
</axi_drp/Reg> is being mapped into </sys_ps8/Data> at <0x80030000 [ 64K ]>
</axi_drp/Reg> is being mapped into </jtag_axi_0/Data> at <0x80030000 [ 64K ]>
save_bd_design
Wrote  : <C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
generate_target all [get_files  C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-968] AXI interface port /axi_drp is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP0_FPD(1) and /axi_hp0_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP0_FPD(1) and /axi_hp0_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_drp(100000000) and /axi_interconnect_0/m03_couplers/auto_pc/M_AXI(99990005)
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_tx_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk1 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dma_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dac_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dac_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_rx_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_rx_os_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/up_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_out_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_rx_out_clk_2 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/rate_gen/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /rx_fir_decimator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_os_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_os_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd 
generate_target: Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 1516.520 ; gain = 141.102
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_intf_ports axi_drp]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/M03_AXI]
endgroup
set_property name axi_drp [get_bd_intf_ports M03_AXI_0]
set_property CONFIG.ASSOCIATED_BUSIF {axi_regs:axi_rx_bram:axi_tx_bram:axi_drp} [get_bd_ports /axi_clk]
assign_bd_address [get_bd_addr_segs {axi_drp/Reg }]
</axi_drp/Reg> is being mapped into </sys_ps8/Data> at <0x80030000 [ 64K ]>
</axi_drp/Reg> is being mapped into </jtag_axi_0/Data> at <0x80030000 [ 64K ]>
save_bd_design
Wrote  : <C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /sys_ps8/pl_ps_irq1
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_2 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_3 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP0_FPD(1) and /axi_hp0_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP0_FPD(1) and /axi_hp0_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_hp1_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_tx_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dma_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk1 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dma_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dac_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_dacfifo/dac_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_rx_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_rx_os_cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/up_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_out_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_adrv9009_xcvr_0_rx_out_clk_2 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/rx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_adrv9009_xcvr/tx_clk_3 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_tx_jesd/tx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/rate_gen/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_tx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /tx_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /rx_fir_decimator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_adrv9009_rx_os_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_os_adrv9009_tpl_core/tpl_core/link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_adrv9009_rx_os_clkgen_0_clk_0 
WARNING: [BD 41-927] Following properties on pin /rx_os_adrv9009_tpl_core/tpl_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps8_0_pl_clk0 
validate_bd_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1585.305 ; gain = 36.074
generate_target all [get_files  C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/jtag_axi_0/m_axi_bid'(1) to net 'jtag_axi_0_M_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/jtag_axi_0/m_axi_rid'(1) to net 'jtag_axi_0_M_AXI_RID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/jtag_axi_0/m_axi_bid'(1) to net 'jtag_axi_0_M_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/jtag_axi_0/m_axi_rid'(1) to net 'jtag_axi_0_M_AXI_RID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_250m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_500m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi0_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi1_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_1 .
Exporting to file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0.hwh
Generated Block Design Tcl file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/system_axi_hp0_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_jesd/tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_tx_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/cdc_sync_active .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/rate_gen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_32 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/data_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/enable_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_adrv9009_tpl_core/valid_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_tx_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_dacfifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_rx_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/data_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/enable_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_adrv9009_tpl_core/valid_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/cdc_sync_active .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_rx_os_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/data_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/enable_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_os_adrv9009_tpl_core/valid_slice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_adrv9009_rx_os_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_adrv9009_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adrv9009_tx_device_clk_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adrv9009_rx_device_clk_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adrv9009_rx_os_device_clk_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block logic_or .
Exporting to file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/hw_handoff/system_axi_hp3_interconnect_0.hwh
Generated Block Design Tcl file c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/hw_handoff/system_axi_hp3_interconnect_0_bd.tcl
Generated Hardware Definition File c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/system_axi_hp3_interconnect_0.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
Exporting to file C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2080.344 ; gain = 332.137
export_ip_user_files -of_objects [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd] -directory C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.ip_user_files/sim_scripts -ip_user_files_dir C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.ip_user_files -ipstatic_source_dir C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/modelsim} {questa=C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/questa} {riviera=C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/riviera} {activehdl=C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_address_counter.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_bram_common_address.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_bram_common_address_fsm.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_burst_counter.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_read.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_read_fsm.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_write.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_write_fsm.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_16k_x_32_and_8k_x_64.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_8k_x_32.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_8k_x_4.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/counter.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_awg.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_interface.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_registers.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_rx_bram.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_rx_bram_fsm.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_tx_bram.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_tx_bram_fsm.sv] -no_script -reset -force -quiet
remove_files  {C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_address_counter.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_bram_common_address.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_bram_common_address_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_burst_counter.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_read.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_read_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_write.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_write_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_16k_x_32_and_8k_x_64.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_8k_x_32.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_8k_x_4.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/counter.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_awg.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_interface.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_registers.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_rx_bram.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_rx_bram_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_tx_bram.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_tx_bram_fsm.sv}
file delete -force C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_address_counter.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_bram_common_address.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_bram_common_address_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4_burst_counter.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_read.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_read_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_write.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/axi4lite_slave_interface_write_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_16k_x_32_and_8k_x_64.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_8k_x_32.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/axi4/bram_8k_x_4.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/counter.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_awg.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_interface.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_registers.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_rx_bram.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_rx_bram_fsm.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_tx_bram.sv C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_tx_bram_fsm.sv
add_files -norecurse {C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_interface.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_address_counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_awg.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_tx_bram_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/clock_counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src/counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_rx_bram_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_tx_bram.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/bram_8k_x_32.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_write.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_read.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_registers.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_bram_common_address_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_to_drp_bridge_counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/bram_16k_x_32_and_8k_x_64.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_to_drp_bridge_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_write_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_refclk_out_interface.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_burst_counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_read_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/bram_8k_x_4.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_bram_common_address.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_rx_bram.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_to_drp_bridge.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_system.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_system.sv] -no_script -reset -force -quiet
remove_files  C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_system.sv
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Oct  7 16:55:44 2020] Launched synth_1...
Run output will be captured here: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/runme.log
pwd
C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102
cd C:/github/xilinx_zcu102/designs/xvr_example/
source scripts/xvr_refclk_out.tcl
# if {![info exist ip_dir]} {
# 	error "Error: set ip_dir before calling this script!"
# }
Error: set ip_dir before calling this script!
    while executing
"error "Error: set ip_dir before calling this script!""
    invoked from within
"if {![info exist ip_dir]} {
	error "Error: set ip_dir before calling this script!"
}"
    (file "scripts/xvr_refclk_out.tcl" line 154)
set ip_dir {C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\ip}
C:\github\zcu102_adrv9009_xvr_clock\hdl\projects\adrv9009\zcu102\adrv9009_zcu102.srcs\sources_1\ip
source scripts/xvr_refclk_out.tcl
# if {![info exist ip_dir]} {
# 	error "Error: set ip_dir before calling this script!"
# }
# set instance_name xvr_refclk_out
# create_ip \
# 	-name gtwizard_ultrascale -vendor xilinx.com -library ip -version 1.7 \
# 	-module_name $instance_name -dir $ip_dir
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3088.477 ; gain = 967.344
# set ref_freq_MHz 153.6
# set data_width 20
# set lane_rate_Gbps \
# 	[format "%.3f" [expr {double($data_width)*$ref_freq_MHz/1000.0}]]
# set_property -dict [list \
# 	CONFIG.TX_LINE_RATE            $lane_rate_Gbps \
# 	CONFIG.TX_PLL_TYPE             {CPLL}          \
# 	CONFIG.TX_REFCLK_FREQUENCY     $ref_freq_MHz   \
# 	CONFIG.TX_USER_DATA_WIDTH      $data_width     \
# 	CONFIG.TX_INT_DATA_WIDTH       $data_width     \
# 	CONFIG.TX_OUTCLK_SOURCE        {TXPROGDIVCLK}  \
# 	CONFIG.TXPROGDIV_FREQ_SOURCE   {CPLL}          \
# 	CONFIG.TXPROGDIV_FREQ_VAL      $ref_freq_MHz   \
# 	CONFIG.RX_LINE_RATE            $lane_rate_Gbps \
# 	CONFIG.RX_PLL_TYPE             {CPLL}          \
# 	CONFIG.RX_REFCLK_FREQUENCY     $ref_freq_MHz   \
# 	CONFIG.RX_USER_DATA_WIDTH      $data_width     \
# 	CONFIG.RX_INT_DATA_WIDTH       $data_width     \
# 	CONFIG.RX_OUTCLK_SOURCE        {RXPROGDIVCLK}  \
# 	CONFIG.FREERUN_FREQUENCY       {125}           \
# 	CONFIG.CHANNEL_ENABLE          {X0Y8}          \
# 	CONFIG.TX_MASTER_CHANNEL       {X0Y8}          \
# 	CONFIG.RX_MASTER_CHANNEL       {X0Y8}          \
# 	CONFIG.TX_REFCLK_SOURCE        {}              \
# 	CONFIG.RX_REFCLK_SOURCE        {}              \
# 	CONFIG.RX_RECCLK_OUTPUT        {X0Y8 clk1}     \
# 	CONFIG.RX_JTOL_FC              {1.8746251}     \
# 	CONFIG.RX_CB_VAL_0_0           {0000000000}    \
# 	CONFIG.RX_CB_VAL_0_1           {0000000000}    \
# 	CONFIG.RX_CB_VAL_0_2           {0000000000}    \
# 	CONFIG.RX_CB_VAL_0_3           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_0           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_1           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_2           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_3           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_0           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_1           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_2           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_3           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_0           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_1           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_2           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_3           {0000000000}    \
# 	CONFIG.LOCATE_TX_USER_CLOCKING {CORE}          \
# 	CONFIG.LOCATE_RX_USER_CLOCKING {CORE}          \
# 	CONFIG.ENABLE_OPTIONAL_PORTS {
# 		rxcdrhold_in
# 		rxcdrovrden_in
# 		drpaddr_in
# 		drpclk_in
# 		drpdi_in
# 		drpen_in
# 		drpwe_in
# 		drpdo_out
# 		drprdy_out
# 	}
# ] [get_ips $instance_name]
0
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/xvr.xci] -no_script -reset -force -quiet
remove_files  -fileset xvr C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/xvr.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/xvr_synth_1

INFO: [Project 1-386] Moving file 'C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/xvr.xci' from fileset 'xvr' to fileset 'sources_1'.
file delete -force C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr
source scripts/xvr.tcl
# if {![info exist ip_dir]} {
# 	error "Error: set ip_dir before calling this script!"
# }
# set instance_name xvr
# create_ip \
# 	-name gtwizard_ultrascale -vendor xilinx.com -library ip -version 1.7 \
# 	-module_name $instance_name -dir $ip_dir
# set ref_freq_MHz 153.6
# set data_width 40
# set lane_rate_Gbps \
# 	[format "%.3f" [expr {double($data_width)*$ref_freq_MHz/1000.0}]]
# set_property -dict [list \
# 	CONFIG.TX_LINE_RATE            $lane_rate_Gbps \
# 	CONFIG.TX_REFCLK_FREQUENCY     $ref_freq_MHz   \
# 	CONFIG.TX_USER_DATA_WIDTH      $data_width     \
# 	CONFIG.TX_INT_DATA_WIDTH       $data_width     \
# 	CONFIG.TXPROGDIV_FREQ_VAL      $ref_freq_MHz   \
# 	CONFIG.RX_LINE_RATE            $lane_rate_Gbps \
# 	CONFIG.RX_REFCLK_FREQUENCY     $ref_freq_MHz   \
# 	CONFIG.RX_USER_DATA_WIDTH      $data_width     \
# 	CONFIG.RX_INT_DATA_WIDTH       $data_width     \
# 	CONFIG.FREERUN_FREQUENCY       {125}           \
# 	CONFIG.CHANNEL_ENABLE          {X0Y7}          \
# 	CONFIG.TX_MASTER_CHANNEL       {X0Y7}          \
# 	CONFIG.RX_MASTER_CHANNEL       {X0Y7}          \
# 	CONFIG.RX_JTOL_FC              {3.7492501}     \
# 	CONFIG.RX_CB_VAL_0_0           {0000000000}    \
# 	CONFIG.RX_CB_VAL_0_1           {0000000000}    \
# 	CONFIG.RX_CB_VAL_0_2           {0000000000}    \
# 	CONFIG.RX_CB_VAL_0_3           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_0           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_1           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_2           {0000000000}    \
# 	CONFIG.RX_CB_VAL_1_3           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_0           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_1           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_2           {0000000000}    \
# 	CONFIG.RX_CC_VAL_0_3           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_0           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_1           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_2           {0000000000}    \
# 	CONFIG.RX_CC_VAL_1_3           {0000000000}    \
# 	CONFIG.TX_REFCLK_SOURCE        {X0Y7 clk0+1}   \
# 	CONFIG.RX_REFCLK_SOURCE        {X0Y7 clk0+1}   \
# 	CONFIG.LOCATE_TX_USER_CLOCKING {CORE}          \
# 	CONFIG.LOCATE_RX_USER_CLOCKING {CORE}          \
# 	CONFIG.ENABLE_OPTIONAL_PORTS {
# 		loopback_in
# 		txdiffctrl_in
# 		txpostcursor_in
# 		txprecursor_in
# 	}
# ] [get_ips $instance_name]
# set_property -dict [list CONFIG.TX_LINE_RATE $lane_rate_Gbps] [get_ips $instance_name]
0
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xvr_refclk_out'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xvr'...
[Wed Oct  7 17:11:02 2020] Launched xvr_refclk_out_synth_1, xvr_synth_1, synth_1...
Run output will be captured here:
xvr_refclk_out_synth_1: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/xvr_refclk_out_synth_1/runme.log
xvr_synth_1: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/xvr_synth_1/runme.log
synth_1: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/runme.log
[Wed Oct  7 17:11:02 2020] Launched impl_1...
Run output will be captured here: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3088.477 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Oct  8 09:26:09 2020] Launched synth_1...
Run output will be captured here: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Oct  8 09:31:26 2020] Launched synth_1...
Run output will be captured here: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Oct  8 09:50:34 2020] Launched synth_1...
Run output will be captured here: C:/github/zcu102_adrv9009_xvr_clock/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  8 10:09:20 2020...
