

================================================================
== Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_46_8'
================================================================
* Date:           Fri Dec 13 17:04:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_8  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      52|      74|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_94_p2          |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_88_p2         |      icmp|   0|  0|  13|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |BIAS_blk_n_R             |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_co_1    |   9|          2|    5|         10|
    |co_fu_48                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |BIAS_addr_read_reg_140            |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |co_1_reg_131                      |   5|   0|    5|          0|
    |co_1_reg_131_pp0_iter1_reg        |   5|   0|    5|          0|
    |co_fu_48                          |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_46_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_46_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_46_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_46_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_46_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_46_8|  return value|
|m_axi_BIAS_AWVALID   |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWREADY   |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWADDR    |  out|   64|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWID      |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWLEN     |  out|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWSIZE    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWBURST   |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWLOCK    |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWCACHE   |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWPROT    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWQOS     |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWREGION  |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWUSER    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WVALID    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WREADY    |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WDATA     |  out|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WSTRB     |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WLAST     |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WID       |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WUSER     |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARVALID   |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARREADY   |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARADDR    |  out|   64|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARID      |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARLEN     |  out|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARSIZE    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARBURST   |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARLOCK    |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARCACHE   |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARPROT    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARQOS     |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARREGION  |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARUSER    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RVALID    |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RREADY    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RDATA     |   in|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RLAST     |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RID       |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RFIFONUM  |   in|    9|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RUSER     |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RRESP     |   in|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BVALID    |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BREADY    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BRESP     |   in|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BID       |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BUSER     |   in|    1|       m_axi|                                       BIAS|       pointer|
|sext_ln46            |   in|   62|     ap_none|                                  sext_ln46|        scalar|
|local_bias_address0  |  out|    4|   ap_memory|                                 local_bias|         array|
|local_bias_ce0       |  out|    1|   ap_memory|                                 local_bias|         array|
|local_bias_we0       |  out|    1|   ap_memory|                                 local_bias|         array|
|local_bias_d0        |  out|   32|   ap_memory|                                 local_bias|         array|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 6 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46"   --->   Operation 7 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i62 %sext_ln46_read"   --->   Operation 8 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BIAS, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 16, void @empty_2, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln46 = store i5 0, i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 10 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%co_1 = load i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 12 'load' 'co_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BIAS"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln46 = icmp_eq  i5 %co_1, i5 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 14 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln46 = add i5 %co_1, i5 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 15 'add' 'add_ln46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc78.split, void %VITIS_LOOP_54_10.preheader.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 16 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 17 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr i32 %BIAS, i64 %sext_ln46_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 18 'getelementptr' 'BIAS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%BIAS_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %BIAS_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48]   --->   Operation 19 'read' 'BIAS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %co_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 20 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:47]   --->   Operation 21 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 23 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %BIAS_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48]   --->   Operation 24 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i32 %local_bias, i64 0, i64 %zext_ln46" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48]   --->   Operation 25 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.67ns)   --->   "%store_ln48 = store i32 %bitcast_ln48, i4 %local_bias_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48]   --->   Operation 26 'store' 'store_ln48' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc78" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 27 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
co                     (alloca           ) [ 0100]
sext_ln46_read         (read             ) [ 0000]
sext_ln46_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln46             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
co_1                   (load             ) [ 0111]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln46              (icmp             ) [ 0110]
add_ln46               (add              ) [ 0000]
br_ln46                (br               ) [ 0000]
store_ln46             (store            ) [ 0000]
BIAS_addr              (getelementptr    ) [ 0000]
BIAS_addr_read         (read             ) [ 0101]
zext_ln46              (zext             ) [ 0000]
specpipeline_ln47      (specpipeline     ) [ 0000]
speclooptripcount_ln46 (speclooptripcount) [ 0000]
specloopname_ln46      (specloopname     ) [ 0000]
bitcast_ln48           (bitcast          ) [ 0000]
local_bias_addr        (getelementptr    ) [ 0000]
store_ln48             (store            ) [ 0000]
br_ln46                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="BIAS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln46">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="co_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln46_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="62" slack="0"/>
<pin id="54" dir="0" index="1" bw="62" slack="0"/>
<pin id="55" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln46_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="BIAS_addr_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_addr_read/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="local_bias_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln48_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln46_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="62" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln46_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="co_1_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="co_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln46_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln46_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln46_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="BIAS_addr_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="1"/>
<pin id="108" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln46_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="2"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="bitcast_ln48_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="co_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="126" class="1005" name="sext_ln46_cast_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_cast "/>
</bind>
</comp>

<comp id="131" class="1005" name="co_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="2"/>
<pin id="133" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln46_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="140" class="1005" name="BIAS_addr_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="105" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="114"><net_src comp="111" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="122"><net_src comp="48" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="129"><net_src comp="76" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="134"><net_src comp="85" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="139"><net_src comp="88" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="58" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: BIAS | {}
	Port: local_bias | {3 }
 - Input state : 
	Port: convolution3_hls_Pipeline_VITIS_LOOP_46_8 : BIAS | {2 }
	Port: convolution3_hls_Pipeline_VITIS_LOOP_46_8 : sext_ln46 | {1 }
  - Chain level:
	State 1
		store_ln46 : 1
		co_1 : 1
		icmp_ln46 : 2
		add_ln46 : 2
		br_ln46 : 3
		store_ln46 : 3
	State 2
		BIAS_addr_read : 1
	State 3
		local_bias_addr : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln46_fu_88      |    0    |    12   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln46_fu_94      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln46_read_read_fu_52 |    0    |    0    |
|          | BIAS_addr_read_read_fu_58 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln46_cast_fu_76   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln46_fu_111     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|BIAS_addr_read_reg_140|   32   |
|     co_1_reg_131     |    5   |
|      co_reg_119      |    5   |
|   icmp_ln46_reg_136  |    1   |
|sext_ln46_cast_reg_126|   64   |
+----------------------+--------+
|         Total        |   107  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   107  |    -   |
+-----------+--------+--------+
|   Total   |   107  |   24   |
+-----------+--------+--------+
