set ::env(PROJECT_NAME) verilog_cordic_core
set ::env(DESIGN_TOP) cordic
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/verilog_cordic_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/verilog_cordic_core/rtl/cordic.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
