<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_hexled.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sbox_hexled_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sbox_hexled_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sbox_hexled_demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sbox_hexled_demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sbox_hexled_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LOCKEDPIN_CONSTRAINTS" xil_pn:name="sbox_hexled_demo.lpc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sbox_hexled_demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sbox_hexled_demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sbox_hexled_demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sbox_hexled_demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sbox_hexled_demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sbox_hexled_demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sbox_hexled_demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sbox_hexled_demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sbox_hexled_demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sbox_hexled_demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sbox_hexled_demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sbox_hexled_demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sbox_hexled_demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sbox_hexled_demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sbox_hexled_demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sbox_hexled_demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sbox_hexled_demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sbox_hexled_demo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sbox_hexled_demo_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="sbox_hexled_demo_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sbox_hexled_demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sbox_hexled_demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sbox_hexled_demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sbox_hexled_demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sbox_hexled_demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sbox_hexled_demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sbox_hexled_demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sbox_hexled_demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sbox_hexled_demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sbox_hexled_demo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sbox_hexled_demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sbox_hexled_demo_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sbox_hexled_demo_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sbox_hexled_demo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sbox_hexled_demo_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sbox_hexled_demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sbox_hexled_demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598405081" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598405081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599168070" xil_pn:in_ck="-4997799326299516756" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1599168070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter_4_bit_1_sec.vhd"/>
      <outfile xil_pn:name="hexled_driver.vhd"/>
      <outfile xil_pn:name="kxx_s_box.vhd"/>
      <outfile xil_pn:name="sbox_hexled_demo.vhd"/>
      <outfile xil_pn:name="sbox_hexled_demo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598406138" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9100842214127356415" xil_pn:start_ts="1598406138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406138" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5089864609727790205" xil_pn:start_ts="1598406138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598405081" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4603030310393926779" xil_pn:start_ts="1598405081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599168070" xil_pn:in_ck="-4997799326299516756" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1599168070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter_4_bit_1_sec.vhd"/>
      <outfile xil_pn:name="hexled_driver.vhd"/>
      <outfile xil_pn:name="kxx_s_box.vhd"/>
      <outfile xil_pn:name="sbox_hexled_demo.vhd"/>
      <outfile xil_pn:name="sbox_hexled_demo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1599168081" xil_pn:in_ck="-4997799326299516756" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="456471682251948131" xil_pn:start_ts="1599168070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sbox_hexled_demo_tb_beh.prj"/>
      <outfile xil_pn:name="sbox_hexled_demo_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1599168082" xil_pn:in_ck="-3926147561235148643" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6642842943347367920" xil_pn:start_ts="1599168081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sbox_hexled_demo_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9001019306944875763" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4603030310393926779" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-796957622735505611" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598406845" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4850202650890299003" xil_pn:start_ts="1598406845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599200620" xil_pn:in_ck="-4406406254716432786" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7488707280670749292" xil_pn:start_ts="1599200589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sbox_hexled_demo.lso"/>
      <outfile xil_pn:name="sbox_hexled_demo.ngc"/>
      <outfile xil_pn:name="sbox_hexled_demo.ngr"/>
      <outfile xil_pn:name="sbox_hexled_demo.prj"/>
      <outfile xil_pn:name="sbox_hexled_demo.stx"/>
      <outfile xil_pn:name="sbox_hexled_demo.syr"/>
      <outfile xil_pn:name="sbox_hexled_demo.xst"/>
      <outfile xil_pn:name="sbox_hexled_demo_tb_beh.prj"/>
      <outfile xil_pn:name="sbox_hexled_demo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1598440135" xil_pn:in_ck="7559034611721584850" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-444651847800535606" xil_pn:start_ts="1598440135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599200637" xil_pn:in_ck="6585945605730138705" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3563365063382806086" xil_pn:start_ts="1599200620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sbox_hexled_demo.bld"/>
      <outfile xil_pn:name="sbox_hexled_demo.ngd"/>
      <outfile xil_pn:name="sbox_hexled_demo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1599200673" xil_pn:in_ck="6585945605730138706" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1599200637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sbox_hexled_demo.pcf"/>
      <outfile xil_pn:name="sbox_hexled_demo_map.map"/>
      <outfile xil_pn:name="sbox_hexled_demo_map.mrp"/>
      <outfile xil_pn:name="sbox_hexled_demo_map.ncd"/>
      <outfile xil_pn:name="sbox_hexled_demo_map.ngm"/>
      <outfile xil_pn:name="sbox_hexled_demo_map.xrpt"/>
      <outfile xil_pn:name="sbox_hexled_demo_summary.xml"/>
      <outfile xil_pn:name="sbox_hexled_demo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1599200689" xil_pn:in_ck="4417654333334921835" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1599200673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sbox_hexled_demo.ncd"/>
      <outfile xil_pn:name="sbox_hexled_demo.pad"/>
      <outfile xil_pn:name="sbox_hexled_demo.par"/>
      <outfile xil_pn:name="sbox_hexled_demo.ptwx"/>
      <outfile xil_pn:name="sbox_hexled_demo.unroutes"/>
      <outfile xil_pn:name="sbox_hexled_demo.xpi"/>
      <outfile xil_pn:name="sbox_hexled_demo_pad.csv"/>
      <outfile xil_pn:name="sbox_hexled_demo_pad.txt"/>
      <outfile xil_pn:name="sbox_hexled_demo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1599200703" xil_pn:in_ck="-5610336765907485700" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1599200689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sbox_hexled_demo.bgn"/>
      <outfile xil_pn:name="sbox_hexled_demo.bit"/>
      <outfile xil_pn:name="sbox_hexled_demo.drc"/>
      <outfile xil_pn:name="sbox_hexled_demo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1599200704" xil_pn:in_ck="-5610336765907498554" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1599200703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599167661" xil_pn:in_ck="-5610336765907498554" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1599167656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1598439155" xil_pn:in_ck="6585945605730138574" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1598439153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1598440178" xil_pn:in_ck="-5610336765907485700" xil_pn:name="TRAN_genLockedPinConstraints" xil_pn:start_ts="1598440174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="sbox_hexled_demo.lpc"/>
    </transform>
    <transform xil_pn:end_ts="1599200689" xil_pn:in_ck="6585945605730138574" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1599200682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sbox_hexled_demo.twr"/>
      <outfile xil_pn:name="sbox_hexled_demo.twx"/>
    </transform>
  </transforms>

</generated_project>
