// Seed: 2576414230
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    input wire id_3,
    output wire id_4,
    output wand id_5,
    output supply0 id_6,
    output wire id_7,
    input wand id_8
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output logic id_3,
    output tri0 id_4
);
  final if (1) id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_0,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 ();
  wire id_1;
endmodule
