# CODTECH-TASK2
 Design FSMs using Verilog or VHDL in the VLSI software  environment. Write testbenches to test different states and  transitions of the FSM. Simulate the FSM behavior and verify its  correctness.
