
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/ip_repo/aes_ddr_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
CRITICAL WARNING: [filemgmt 20-1440] File '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/src/aes_core.ngc' already exists in the project as a part of sub-design file '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/design_1_aes_ddr_1_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/design_1_aes_ddr_1_0.dcp' for cell 'design_1_i/aes_ddr_1'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.465 ; gain = 532.523 ; free physical = 10930 ; free virtual = 22570
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/constrs_1/new/test_aes_xdc.xdc]
Finished Parsing XDC File [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/constrs_1/new/test_aes_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.465 ; gain = 934.242 ; free physical = 10949 ; free virtual = 22572
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2133.504 ; gain = 62.039 ; free physical = 10939 ; free virtual = 22561
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 151831f89

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10944 ; free virtual = 22566
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 13240a491

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10940 ; free virtual = 22562
INFO: [Opt 31-389] Phase Constant propagation created 96 cells and removed 201 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e30c419d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10942 ; free virtual = 22564
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 728 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e30c419d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10942 ; free virtual = 22564
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e30c419d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10942 ; free virtual = 22564
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10942 ; free virtual = 22564
Ending Logic Optimization Task | Checksum: 1e30c419d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2133.504 ; gain = 0.000 ; free physical = 10942 ; free virtual = 22564

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 17e5f6ec7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10932 ; free virtual = 22554
Ending Power Optimization Task | Checksum: 17e5f6ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2390.801 ; gain = 257.297 ; free physical = 10937 ; free virtual = 22559
47 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10932 ; free virtual = 22556
INFO: [Common 17-1381] The checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10894 ; free virtual = 22518
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1291fbdef

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10894 ; free virtual = 22518
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10904 ; free virtual = 22528

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f864f0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10899 ; free virtual = 22523

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fe4815d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10885 ; free virtual = 22509

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fe4815d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10885 ; free virtual = 22509
Phase 1 Placer Initialization | Checksum: fe4815d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10885 ; free virtual = 22509

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ef6b9540

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10894 ; free virtual = 22518

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ef6b9540

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10894 ; free virtual = 22518

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d43fdd9f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10895 ; free virtual = 22519

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: feb2b3b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10895 ; free virtual = 22519

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c562da24

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10895 ; free virtual = 22519

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1db003176

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10895 ; free virtual = 22519

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1779065f6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10892 ; free virtual = 22517

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15e4d7924

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10892 ; free virtual = 22516

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 9525a0b4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10892 ; free virtual = 22517

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 9525a0b4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10893 ; free virtual = 22517

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 23b424663

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10890 ; free virtual = 22515
Phase 3 Detail Placement | Checksum: 23b424663

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10891 ; free virtual = 22515

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11e6bb386

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11e6bb386

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10895 ; free virtual = 22519
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.058. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 101431b41

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10894 ; free virtual = 22518
Phase 4.1 Post Commit Optimization | Checksum: 101431b41

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10894 ; free virtual = 22518

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 101431b41

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10893 ; free virtual = 22517

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 101431b41

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10893 ; free virtual = 22517

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 140ed8dae

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10893 ; free virtual = 22517
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 140ed8dae

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10893 ; free virtual = 22517
Ending Placer Task | Checksum: f77edb87

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10899 ; free virtual = 22523
66 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10899 ; free virtual = 22523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10886 ; free virtual = 22520
INFO: [Common 17-1381] The checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10885 ; free virtual = 22512
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10892 ; free virtual = 22519
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10891 ; free virtual = 22518
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: acfbac68 ConstDB: 0 ShapeSum: 4a832f1f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c8910c4f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10816 ; free virtual = 22443

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c8910c4f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10816 ; free virtual = 22443

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c8910c4f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10788 ; free virtual = 22415

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c8910c4f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10788 ; free virtual = 22415

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15b273262

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10778 ; free virtual = 22405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.140 | TNS=-362.173| WHS=-0.348 | THS=-54.785|

Phase 2 Router Initialization | Checksum: 1effe2661

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10777 ; free virtual = 22403

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ce9fe489

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10775 ; free virtual = 22402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1164
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.951 | TNS=-378.818| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22a647de9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10776 ; free virtual = 22402

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.951 | TNS=-376.677| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 230be3c0b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10775 ; free virtual = 22402
Phase 4 Rip-up And Reroute | Checksum: 230be3c0b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10775 ; free virtual = 22402

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2826a9059

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10775 ; free virtual = 22402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.837 | TNS=-361.296| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2085c21e7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10761 ; free virtual = 22388

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2085c21e7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10761 ; free virtual = 22388
Phase 5 Delay and Skew Optimization | Checksum: 2085c21e7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10761 ; free virtual = 22388

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23d962b05

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10760 ; free virtual = 22387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.837 | TNS=-358.552| WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2431a5f75

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10760 ; free virtual = 22387
Phase 6 Post Hold Fix | Checksum: 2431a5f75

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10760 ; free virtual = 22387

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.42314 %
  Global Horizontal Routing Utilization  = 6.03814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1a59bf20d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10760 ; free virtual = 22387

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a59bf20d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10759 ; free virtual = 22386

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16cca65e2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10759 ; free virtual = 22385

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.837 | TNS=-358.552| WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16cca65e2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10759 ; free virtual = 22385
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10804 ; free virtual = 22430

Routing Is Done.
79 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10804 ; free virtual = 22430
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2390.801 ; gain = 0.000 ; free physical = 10791 ; free virtual = 22429
INFO: [Common 17-1381] The checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
86 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 12:31:29 2017...
