{"vcs1":{"timestamp_begin":1731070968.088956172, "rt":3.20, "ut":1.54, "st":0.29}}
{"vcselab":{"timestamp_begin":1731070971.384617470, "rt":1.97, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1731070973.457727822, "rt":0.40, "ut":0.14, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731070967.255606026}
{"VCS_COMP_START_TIME": 1731070967.255606026}
{"VCS_COMP_END_TIME": 1731070977.229777663}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 335012}}
{"stitch_vcselab": {"peak_mem": 231620}}
