<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p100" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_100{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_100{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_100{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_100{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_100{left:80px;bottom:878px;letter-spacing:0.15px;}
#t6_100{left:145px;bottom:878px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_100{left:145px;bottom:850px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t8_100{left:145px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t9_100{left:504px;bottom:835px;letter-spacing:-0.27px;}
#ta_100{left:525px;bottom:834px;}
#tb_100{left:530px;bottom:834px;letter-spacing:-0.18px;}
#tc_100{left:562px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#td_100{left:673px;bottom:835px;letter-spacing:-0.27px;}
#te_100{left:693px;bottom:834px;}
#tf_100{left:698px;bottom:834px;letter-spacing:-0.2px;}
#tg_100{left:145px;bottom:817px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_100{left:145px;bottom:789px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_100{left:169px;bottom:763px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tj_100{left:394px;bottom:763px;letter-spacing:-0.25px;}
#tk_100{left:169px;bottom:748px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tl_100{left:394px;bottom:748px;letter-spacing:-0.25px;}
#tm_100{left:145px;bottom:720px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tn_100{left:145px;bottom:692px;letter-spacing:-0.12px;}
#to_100{left:145px;bottom:664px;}
#tp_100{left:182px;bottom:664px;letter-spacing:-0.13px;}
#tq_100{left:203px;bottom:665px;letter-spacing:-0.01px;}
#tr_100{left:311px;bottom:665px;letter-spacing:-0.06px;}
#ts_100{left:361px;bottom:664px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tt_100{left:663px;bottom:664px;letter-spacing:-0.22px;}
#tu_100{left:684px;bottom:664px;letter-spacing:-0.09px;}
#tv_100{left:707px;bottom:664px;letter-spacing:-0.27px;}
#tw_100{left:182px;bottom:647px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tx_100{left:145px;bottom:618px;}
#ty_100{left:182px;bottom:618px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#tz_100{left:639px;bottom:619px;letter-spacing:-0.27px;}
#t10_100{left:660px;bottom:618px;letter-spacing:-0.1px;}
#t11_100{left:182px;bottom:601px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t12_100{left:145px;bottom:572px;}
#t13_100{left:182px;bottom:572px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t14_100{left:644px;bottom:573px;letter-spacing:-0.27px;}
#t15_100{left:666px;bottom:572px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t16_100{left:182px;bottom:555px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_100{left:331px;bottom:556px;letter-spacing:-0.22px;}
#t18_100{left:353px;bottom:555px;letter-spacing:-0.05px;}
#t19_100{left:367px;bottom:556px;letter-spacing:-0.22px;}
#t1a_100{left:389px;bottom:555px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1b_100{left:182px;bottom:539px;letter-spacing:-0.05px;}
#t1c_100{left:248px;bottom:538px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1d_100{left:182px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1e_100{left:469px;bottom:517px;letter-spacing:-0.01px;}
#t1f_100{left:577px;bottom:517px;letter-spacing:-0.06px;}
#t1g_100{left:624px;bottom:515px;}
#t1h_100{left:145px;bottom:486px;}
#t1i_100{left:182px;bottom:486px;letter-spacing:-0.11px;}
#t1j_100{left:182px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1k_100{left:182px;bottom:453px;letter-spacing:-0.1px;}
#t1l_100{left:194px;bottom:454px;letter-spacing:-0.01px;}
#t1m_100{left:285px;bottom:453px;}
#t1n_100{left:145px;bottom:424px;}
#t1o_100{left:182px;bottom:424px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t1p_100{left:182px;bottom:407px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1q_100{left:145px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1r_100{left:145px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_100{left:241px;bottom:364px;letter-spacing:-0.01px;}
#t1t_100{left:349px;bottom:364px;letter-spacing:-0.06px;}
#t1u_100{left:396px;bottom:362px;}
#t1v_100{left:145px;bottom:320px;letter-spacing:0.13px;}
#t1w_100{left:145px;bottom:292px;letter-spacing:-0.11px;}
#t1x_100{left:145px;bottom:275px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1y_100{left:570px;bottom:276px;letter-spacing:-0.22px;}
#t1z_100{left:591px;bottom:275px;letter-spacing:-0.09px;}
#t20_100{left:169px;bottom:249px;letter-spacing:-0.25px;}
#t21_100{left:246px;bottom:249px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#t22_100{left:418px;bottom:249px;letter-spacing:-0.24px;word-spacing:0.04px;}
#t23_100{left:145px;bottom:221px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t24_100{left:629px;bottom:221px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t25_100{left:145px;bottom:204px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t26_100{left:262px;bottom:204px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_100{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_100{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_100{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_100{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_100{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_100{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_100{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_100{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts100" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg100Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg100" style="-webkit-user-select: none;"><object width="825" height="990" data="100/100.svg" type="image/svg+xml" id="pdf100" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_100" class="t s1_100">Programmers’ Model </span>
<span id="t2_100" class="t s2_100">A2-62 </span><span id="t3_100" class="t s1_100">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_100" class="t s2_100">ARM DDI 0100I </span>
<span id="t5_100" class="t s3_100">A2.10.5 </span><span id="t6_100" class="t s3_100">Configuration and control </span>
<span id="t7_100" class="t s4_100">All registers associated with the Jazelle Extension are implemented in coprocessor space as part of </span>
<span id="t8_100" class="t s4_100">coprocessor fourteen (CP14). The registers are accessed using the </span><span id="t9_100" class="t v0_100 s5_100">MCR </span><span id="ta_100" class="t s4_100">(</span><span id="tb_100" class="t s6_100">MCR </span><span id="tc_100" class="t s4_100">on page A4-62) and </span><span id="td_100" class="t v0_100 s5_100">MRC </span><span id="te_100" class="t s4_100">(</span><span id="tf_100" class="t s6_100">MRC </span>
<span id="tg_100" class="t s4_100">on page A4-70) instructions. </span>
<span id="th_100" class="t s4_100">The general instruction formats for Jazelle Extension control and configuration are as follows: </span>
<span id="ti_100" class="t v0_100 s5_100">MCR{&lt;cond&gt;} p14, 7, &lt;Rd&gt;, CRn, CRm{, </span><span id="tj_100" class="t v0_100 s5_100">opcode_2}* </span>
<span id="tk_100" class="t v0_100 s5_100">MRC{&lt;cond&gt;} p14, 7, &lt;Rd&gt;, CRn, CRm{, </span><span id="tl_100" class="t v0_100 s5_100">opcode_2}* </span>
<span id="tm_100" class="t s4_100">*opcode_2 can be omitted if opcode_2 == 0 </span>
<span id="tn_100" class="t s4_100">The following rules apply to the Jazelle Extension control and configuration registers: </span>
<span id="to_100" class="t s4_100">• </span><span id="tp_100" class="t s4_100">All </span><span id="tq_100" class="t s7_100">SUBARCHITECTURE </span><span id="tr_100" class="t s7_100">DEFINED </span><span id="ts_100" class="t s4_100">configuration registers are accessed by coprocessor 14 </span><span id="tt_100" class="t v0_100 s5_100">MRC </span><span id="tu_100" class="t s4_100">and </span><span id="tv_100" class="t v0_100 s5_100">MCR </span>
<span id="tw_100" class="t s4_100">instructions with &lt;opcode_1&gt; set to 7. </span>
<span id="tx_100" class="t s4_100">• </span><span id="ty_100" class="t s4_100">The values contained by configuration registers are only changed by the execution of </span><span id="tz_100" class="t v0_100 s5_100">MCR </span><span id="t10_100" class="t s4_100">instructions, </span>
<span id="t11_100" class="t s4_100">and in particular are not changed by Jazelle state execution of opcodes. </span>
<span id="t12_100" class="t s4_100">• </span><span id="t13_100" class="t s4_100">The access policy for the required registers is fully defined in their descriptions. All </span><span id="t14_100" class="t v0_100 s5_100">MCR </span><span id="t15_100" class="t s4_100">accesses to </span>
<span id="t16_100" class="t s4_100">the Jazelle ID register, and </span><span id="t17_100" class="t v0_100 s5_100">MRC </span><span id="t18_100" class="t s4_100">or </span><span id="t19_100" class="t v0_100 s5_100">MCR </span><span id="t1a_100" class="t s4_100">accesses which are restricted to privileged modes only are </span>
<span id="t1b_100" class="t s7_100">UNDEFINED </span><span id="t1c_100" class="t s4_100">if executed in User mode. </span>
<span id="t1d_100" class="t s4_100">The access policy of other configuration registers is </span><span id="t1e_100" class="t s7_100">SUBARCHITECTURE </span><span id="t1f_100" class="t s7_100">DEFINED</span><span id="t1g_100" class="t s4_100">. </span>
<span id="t1h_100" class="t s4_100">• </span><span id="t1i_100" class="t s4_100">When a configuration register is readable, the result of reading it will be the last value written to it, </span>
<span id="t1j_100" class="t s4_100">with no side-effects. When a configuration register is not readable, the result of attempting to read it </span>
<span id="t1k_100" class="t s4_100">is </span><span id="t1l_100" class="t s7_100">UNPREDICTABLE</span><span id="t1m_100" class="t s4_100">. </span>
<span id="t1n_100" class="t s4_100">• </span><span id="t1o_100" class="t s4_100">When a configuration register can be written, the effect must be idempotent. That is, the overall effect </span>
<span id="t1p_100" class="t s4_100">of writing the value more than once must not differ from the effect of writing it once. </span>
<span id="t1q_100" class="t s4_100">A minimum of three registers are required in a non-trivial implementation. Additional registers may be </span>
<span id="t1r_100" class="t s4_100">provided and are </span><span id="t1s_100" class="t s7_100">SUBARCHITECTURE </span><span id="t1t_100" class="t s7_100">DEFINED</span><span id="t1u_100" class="t s4_100">. </span>
<span id="t1v_100" class="t s3_100">Jazelle ID register </span>
<span id="t1w_100" class="t s4_100">The Jazelle Identity register allows EJVMs to determine the architecture and subarchitecture under which </span>
<span id="t1x_100" class="t s4_100">they are running. This is a coprocessor 14 read-only register, accessed by the </span><span id="t1y_100" class="t v0_100 s5_100">MRC </span><span id="t1z_100" class="t s4_100">instruction: </span>
<span id="t20_100" class="t v0_100 s5_100">MRC{&lt;cond&gt;} </span><span id="t21_100" class="t v0_100 s5_100">p14, 7, &lt;Rd&gt;, c0, c0 {, 0} </span><span id="t22_100" class="t v0_100 s5_100">;&lt;Rd&gt;:= Jazelle Identity register </span>
<span id="t23_100" class="t s4_100">The Jazelle ID register is normally accessible from both privileged and User modes. See </span><span id="t24_100" class="t s6_100">Operating System </span>
<span id="t25_100" class="t s6_100">(OS) control register </span><span id="t26_100" class="t s4_100">on page A2-64 for User mode access restrictions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
