C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/ALU.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/lookup.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/lookup.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lookup

Top level modules:
	lookup

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/IF.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/IF.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF

Top level modules:
	IF

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/TopLevel.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/TopLevel.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TopLevel

Top level modules:
	TopLevel

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/data_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/data_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/InstROM.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/InstROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstROM

Top level modules:
	InstROM

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/Control.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/Control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control

Top level modules:
	Control

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/fetch_unit.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/fetch_unit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fetch_unit

Top level modules:
	fetch_unit

} {} {}} C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/reg_file.sv {1 {vlog -work work -sv -stats=none C:/Users/zhish/Desktop/Bash/CSE-141L/Lab_4/testlab17/17/reg_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}}
