

================================================================
== Vitis HLS Report for 'systolic_array_k_768_Loop_data_drain_C_proc'
================================================================
* Date:           Thu Sep  7 08:24:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.415 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_C  |       12|       12|         2|          1|          1|    12|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_5, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_6, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_7, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_8, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_9, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_10, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_11, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read_1 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read143"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read_2 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read142"   --->   Operation 19 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read_3 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read141"   --->   Operation 20 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read_4 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read140"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_5 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read139"   --->   Operation 22 'read' 'p_read_5' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_6 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read138"   --->   Operation 23 'read' 'p_read_6' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_7 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read137"   --->   Operation 24 'read' 'p_read_7' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read_8 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read136"   --->   Operation 25 'read' 'p_read_8' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_read_9 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read135"   --->   Operation 26 'read' 'p_read_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%p_read_10 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read134"   --->   Operation 27 'read' 'p_read_10' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_11 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read133"   --->   Operation 28 'read' 'p_read_11' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_12 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read132"   --->   Operation 29 'read' 'p_read_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_13 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read131"   --->   Operation 30 'read' 'p_read_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_14 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read130"   --->   Operation 31 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_15 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read129"   --->   Operation 32 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_16 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read128"   --->   Operation 33 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_17 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read127"   --->   Operation 34 'read' 'p_read_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_18 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read126"   --->   Operation 35 'read' 'p_read_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_19 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read125"   --->   Operation 36 'read' 'p_read_19' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read_20 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read124"   --->   Operation 37 'read' 'p_read_20' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%p_read_21 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read123"   --->   Operation 38 'read' 'p_read_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%p_read_22 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read122"   --->   Operation 39 'read' 'p_read_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%p_read_23 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read121"   --->   Operation 40 'read' 'p_read_23' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%p_read_24 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read120"   --->   Operation 41 'read' 'p_read_24' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_25 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read119"   --->   Operation 42 'read' 'p_read_25' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_26 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read118"   --->   Operation 43 'read' 'p_read_26' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (3.63ns)   --->   "%p_read_27 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read117"   --->   Operation 44 'read' 'p_read_27' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%p_read_28 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read116"   --->   Operation 45 'read' 'p_read_28' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (3.63ns)   --->   "%p_read_29 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read115"   --->   Operation 46 'read' 'p_read_29' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%p_read_30 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read114"   --->   Operation 47 'read' 'p_read_30' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (3.63ns)   --->   "%p_read_31 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read113"   --->   Operation 48 'read' 'p_read_31' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%p_read_32 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read112"   --->   Operation 49 'read' 'p_read_32' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (3.63ns)   --->   "%p_read_33 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read111"   --->   Operation 50 'read' 'p_read_33' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "%p_read_34 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read110"   --->   Operation 51 'read' 'p_read_34' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%p_read_35 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read109"   --->   Operation 52 'read' 'p_read_35' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "%p_read_36 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read108"   --->   Operation 53 'read' 'p_read_36' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (3.63ns)   --->   "%p_read_37 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read107"   --->   Operation 54 'read' 'p_read_37' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%p_read_38 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read106"   --->   Operation 55 'read' 'p_read_38' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "%p_read_39 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read105"   --->   Operation 56 'read' 'p_read_39' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "%p_read_40 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read104"   --->   Operation 57 'read' 'p_read_40' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (3.63ns)   --->   "%p_read_41 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read103"   --->   Operation 58 'read' 'p_read_41' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_42 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read102"   --->   Operation 59 'read' 'p_read_42' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "%p_read_43 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read101"   --->   Operation 60 'read' 'p_read_43' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%p_read_44 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read100"   --->   Operation 61 'read' 'p_read_44' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%p_read_45 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read99"   --->   Operation 62 'read' 'p_read_45' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "%p_read_46 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read98"   --->   Operation 63 'read' 'p_read_46' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (3.63ns)   --->   "%p_read_47 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read97"   --->   Operation 64 'read' 'p_read_47' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%p_read_48 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read96"   --->   Operation 65 'read' 'p_read_48' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%p_read_49 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read95"   --->   Operation 66 'read' 'p_read_49' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%p_read_50 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read94"   --->   Operation 67 'read' 'p_read_50' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%p_read_51 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read93"   --->   Operation 68 'read' 'p_read_51' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%p_read_52 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read92"   --->   Operation 69 'read' 'p_read_52' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%p_read_53 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read91"   --->   Operation 70 'read' 'p_read_53' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 71 [1/1] (3.63ns)   --->   "%p_read_54 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read90"   --->   Operation 71 'read' 'p_read_54' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 72 [1/1] (3.63ns)   --->   "%p_read_55 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read89"   --->   Operation 72 'read' 'p_read_55' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 73 [1/1] (3.63ns)   --->   "%p_read_56 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read88"   --->   Operation 73 'read' 'p_read_56' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%p_read_57 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read87"   --->   Operation 74 'read' 'p_read_57' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 75 [1/1] (3.63ns)   --->   "%p_read_58 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read86"   --->   Operation 75 'read' 'p_read_58' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%p_read_59 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read85"   --->   Operation 76 'read' 'p_read_59' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "%p_read_60 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read84"   --->   Operation 77 'read' 'p_read_60' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 78 [1/1] (3.63ns)   --->   "%p_read_61 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read83"   --->   Operation 78 'read' 'p_read_61' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 79 [1/1] (3.63ns)   --->   "%p_read_62 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read82"   --->   Operation 79 'read' 'p_read_62' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%p_read_63 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read81"   --->   Operation 80 'read' 'p_read_63' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "%p_read_64 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read80"   --->   Operation 81 'read' 'p_read_64' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 82 [1/1] (3.63ns)   --->   "%p_read_65 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read79"   --->   Operation 82 'read' 'p_read_65' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 83 [1/1] (3.63ns)   --->   "%p_read_66 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read78"   --->   Operation 83 'read' 'p_read_66' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 84 [1/1] (3.63ns)   --->   "%p_read_67 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read77"   --->   Operation 84 'read' 'p_read_67' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 85 [1/1] (3.63ns)   --->   "%p_read_68 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read76"   --->   Operation 85 'read' 'p_read_68' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 86 [1/1] (3.63ns)   --->   "%p_read_69 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read75"   --->   Operation 86 'read' 'p_read_69' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 87 [1/1] (3.63ns)   --->   "%p_read_70 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read74"   --->   Operation 87 'read' 'p_read_70' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 88 [1/1] (3.63ns)   --->   "%p_read_71 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read73"   --->   Operation 88 'read' 'p_read_71' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 89 [1/1] (3.63ns)   --->   "%p_read_72 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read72"   --->   Operation 89 'read' 'p_read_72' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 90 [1/1] (3.63ns)   --->   "%p_read_73 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read71"   --->   Operation 90 'read' 'p_read_73' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 91 [1/1] (3.63ns)   --->   "%p_read_74 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read70"   --->   Operation 91 'read' 'p_read_74' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 92 [1/1] (3.63ns)   --->   "%p_read_75 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read69"   --->   Operation 92 'read' 'p_read_75' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 93 [1/1] (3.63ns)   --->   "%p_read_76 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read68"   --->   Operation 93 'read' 'p_read_76' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 94 [1/1] (3.63ns)   --->   "%p_read_77 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read67"   --->   Operation 94 'read' 'p_read_77' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 95 [1/1] (3.63ns)   --->   "%p_read_78 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read66"   --->   Operation 95 'read' 'p_read_78' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 96 [1/1] (3.63ns)   --->   "%p_read_79 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read65"   --->   Operation 96 'read' 'p_read_79' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 97 [1/1] (3.63ns)   --->   "%p_read_80 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read64"   --->   Operation 97 'read' 'p_read_80' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 98 [1/1] (3.63ns)   --->   "%p_read_81 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read63"   --->   Operation 98 'read' 'p_read_81' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 99 [1/1] (3.63ns)   --->   "%p_read_82 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read62"   --->   Operation 99 'read' 'p_read_82' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 100 [1/1] (3.63ns)   --->   "%p_read_83 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read61"   --->   Operation 100 'read' 'p_read_83' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 101 [1/1] (3.63ns)   --->   "%p_read_84 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read60"   --->   Operation 101 'read' 'p_read_84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 102 [1/1] (3.63ns)   --->   "%p_read_85 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read59"   --->   Operation 102 'read' 'p_read_85' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 103 [1/1] (3.63ns)   --->   "%p_read_86 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read58"   --->   Operation 103 'read' 'p_read_86' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 104 [1/1] (3.63ns)   --->   "%p_read_87 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read57"   --->   Operation 104 'read' 'p_read_87' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 105 [1/1] (3.63ns)   --->   "%p_read_88 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read56"   --->   Operation 105 'read' 'p_read_88' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 106 [1/1] (3.63ns)   --->   "%p_read_89 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read55"   --->   Operation 106 'read' 'p_read_89' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 107 [1/1] (3.63ns)   --->   "%p_read_90 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read54"   --->   Operation 107 'read' 'p_read_90' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 108 [1/1] (3.63ns)   --->   "%p_read_91 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read53"   --->   Operation 108 'read' 'p_read_91' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 109 [1/1] (3.63ns)   --->   "%p_read_92 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read52"   --->   Operation 109 'read' 'p_read_92' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 110 [1/1] (3.63ns)   --->   "%p_read_93 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read51"   --->   Operation 110 'read' 'p_read_93' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 111 [1/1] (3.63ns)   --->   "%p_read_94 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read50"   --->   Operation 111 'read' 'p_read_94' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 112 [1/1] (3.63ns)   --->   "%p_read_95 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read49"   --->   Operation 112 'read' 'p_read_95' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 113 [1/1] (3.63ns)   --->   "%p_read_96 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read48"   --->   Operation 113 'read' 'p_read_96' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 114 [1/1] (3.63ns)   --->   "%p_read_97 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read47"   --->   Operation 114 'read' 'p_read_97' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 115 [1/1] (3.63ns)   --->   "%p_read_98 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read46"   --->   Operation 115 'read' 'p_read_98' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 116 [1/1] (3.63ns)   --->   "%p_read_99 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read45"   --->   Operation 116 'read' 'p_read_99' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 117 [1/1] (3.63ns)   --->   "%p_read_100 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read44"   --->   Operation 117 'read' 'p_read_100' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 118 [1/1] (3.63ns)   --->   "%p_read_101 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read43"   --->   Operation 118 'read' 'p_read_101' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 119 [1/1] (3.63ns)   --->   "%p_read_102 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read42"   --->   Operation 119 'read' 'p_read_102' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 120 [1/1] (3.63ns)   --->   "%p_read_103 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read41"   --->   Operation 120 'read' 'p_read_103' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 121 [1/1] (3.63ns)   --->   "%p_read_104 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read40"   --->   Operation 121 'read' 'p_read_104' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 122 [1/1] (3.63ns)   --->   "%p_read_105 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read39"   --->   Operation 122 'read' 'p_read_105' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 123 [1/1] (3.63ns)   --->   "%p_read_106 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read38"   --->   Operation 123 'read' 'p_read_106' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 124 [1/1] (3.63ns)   --->   "%p_read_107 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read37"   --->   Operation 124 'read' 'p_read_107' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 125 [1/1] (3.63ns)   --->   "%p_read_108 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read36"   --->   Operation 125 'read' 'p_read_108' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 126 [1/1] (3.63ns)   --->   "%p_read_109 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read35"   --->   Operation 126 'read' 'p_read_109' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 127 [1/1] (3.63ns)   --->   "%p_read_110 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read34"   --->   Operation 127 'read' 'p_read_110' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 128 [1/1] (3.63ns)   --->   "%p_read_111 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read33"   --->   Operation 128 'read' 'p_read_111' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 129 [1/1] (3.63ns)   --->   "%p_read_112 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read32"   --->   Operation 129 'read' 'p_read_112' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 130 [1/1] (3.63ns)   --->   "%p_read_113 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read31"   --->   Operation 130 'read' 'p_read_113' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 131 [1/1] (3.63ns)   --->   "%p_read_114 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read30"   --->   Operation 131 'read' 'p_read_114' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 132 [1/1] (3.63ns)   --->   "%p_read_115 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read29"   --->   Operation 132 'read' 'p_read_115' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 133 [1/1] (3.63ns)   --->   "%p_read_116 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read28"   --->   Operation 133 'read' 'p_read_116' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 134 [1/1] (3.63ns)   --->   "%p_read_117 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read27"   --->   Operation 134 'read' 'p_read_117' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 135 [1/1] (3.63ns)   --->   "%p_read_118 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read26"   --->   Operation 135 'read' 'p_read_118' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 136 [1/1] (3.63ns)   --->   "%p_read_119 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read25"   --->   Operation 136 'read' 'p_read_119' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 137 [1/1] (3.63ns)   --->   "%p_read_120 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read24"   --->   Operation 137 'read' 'p_read_120' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 138 [1/1] (3.63ns)   --->   "%p_read_121 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read23"   --->   Operation 138 'read' 'p_read_121' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 139 [1/1] (3.63ns)   --->   "%p_read_122 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read22"   --->   Operation 139 'read' 'p_read_122' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 140 [1/1] (3.63ns)   --->   "%p_read_123 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read21"   --->   Operation 140 'read' 'p_read_123' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 141 [1/1] (3.63ns)   --->   "%p_read_124 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read20"   --->   Operation 141 'read' 'p_read_124' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 142 [1/1] (3.63ns)   --->   "%p_read_125 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read19"   --->   Operation 142 'read' 'p_read_125' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 143 [1/1] (3.63ns)   --->   "%p_read_126 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read18"   --->   Operation 143 'read' 'p_read_126' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 144 [1/1] (3.63ns)   --->   "%p_read_127 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read17"   --->   Operation 144 'read' 'p_read_127' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 145 [1/1] (3.63ns)   --->   "%p_read_128 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read16"   --->   Operation 145 'read' 'p_read_128' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 146 [1/1] (3.63ns)   --->   "%p_read_129 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read15"   --->   Operation 146 'read' 'p_read_129' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 147 [1/1] (3.63ns)   --->   "%p_read_130 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read14"   --->   Operation 147 'read' 'p_read_130' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 148 [1/1] (3.63ns)   --->   "%p_read_131 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read13"   --->   Operation 148 'read' 'p_read_131' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 149 [1/1] (3.63ns)   --->   "%p_read_132 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read12"   --->   Operation 149 'read' 'p_read_132' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 150 [1/1] (3.63ns)   --->   "%p_read_133 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read11"   --->   Operation 150 'read' 'p_read_133' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 151 [1/1] (3.63ns)   --->   "%p_read_134 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read10"   --->   Operation 151 'read' 'p_read_134' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 152 [1/1] (3.63ns)   --->   "%p_read_135 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read9"   --->   Operation 152 'read' 'p_read_135' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 153 [1/1] (3.63ns)   --->   "%p_read_136 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read8"   --->   Operation 153 'read' 'p_read_136' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 154 [1/1] (3.63ns)   --->   "%p_read_137 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read7"   --->   Operation 154 'read' 'p_read_137' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 155 [1/1] (3.63ns)   --->   "%p_read_138 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read6"   --->   Operation 155 'read' 'p_read_138' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 156 [1/1] (3.63ns)   --->   "%p_read_139 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read5"   --->   Operation 156 'read' 'p_read_139' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 157 [1/1] (3.63ns)   --->   "%p_read_140 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read4"   --->   Operation 157 'read' 'p_read_140' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 158 [1/1] (3.63ns)   --->   "%p_read_141 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read3"   --->   Operation 158 'read' 'p_read_141' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 159 [1/1] (3.63ns)   --->   "%p_read_142 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read2"   --->   Operation 159 'read' 'p_read_142' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 160 [1/1] (3.63ns)   --->   "%p_read_143 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read1"   --->   Operation 160 'read' 'p_read_143' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 161 [1/1] (3.63ns)   --->   "%p_read144 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %p_read"   --->   Operation 161 'read' 'p_read144' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond129.i"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%n_1 = load i4 %n" [systolic_array.cpp:75]   --->   Operation 164 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.30ns)   --->   "%icmp_ln75 = icmp_eq  i4 %n_1, i4 12" [systolic_array.cpp:75]   --->   Operation 165 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 166 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln75 = add i4 %n_1, i4 1" [systolic_array.cpp:75]   --->   Operation 167 'add' 'add_ln75' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc144.i, void %systolic_array_k_768_Loop_data_drain_C_proc.exit" [systolic_array.cpp:75]   --->   Operation 168 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.78ns)   --->   "%tmp_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read144, i48 %p_read_143, i48 %p_read_142, i48 %p_read_141, i48 %p_read_140, i48 %p_read_139, i48 %p_read_138, i48 %p_read_137, i48 %p_read_136, i48 %p_read_135, i48 %p_read_134, i48 %p_read_133, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'mux' 'tmp_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (2.78ns)   --->   "%tmp_70_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_132, i48 %p_read_131, i48 %p_read_130, i48 %p_read_129, i48 %p_read_128, i48 %p_read_127, i48 %p_read_126, i48 %p_read_125, i48 %p_read_124, i48 %p_read_123, i48 %p_read_122, i48 %p_read_121, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'mux' 'tmp_70_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (2.78ns)   --->   "%tmp_71_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_120, i48 %p_read_119, i48 %p_read_118, i48 %p_read_117, i48 %p_read_116, i48 %p_read_115, i48 %p_read_114, i48 %p_read_113, i48 %p_read_112, i48 %p_read_111, i48 %p_read_110, i48 %p_read_109, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 171 'mux' 'tmp_71_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (2.78ns)   --->   "%tmp_72_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_108, i48 %p_read_107, i48 %p_read_106, i48 %p_read_105, i48 %p_read_104, i48 %p_read_103, i48 %p_read_102, i48 %p_read_101, i48 %p_read_100, i48 %p_read_99, i48 %p_read_98, i48 %p_read_97, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'mux' 'tmp_72_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (2.78ns)   --->   "%tmp_73_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_96, i48 %p_read_95, i48 %p_read_94, i48 %p_read_93, i48 %p_read_92, i48 %p_read_91, i48 %p_read_90, i48 %p_read_89, i48 %p_read_88, i48 %p_read_87, i48 %p_read_86, i48 %p_read_85, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'mux' 'tmp_73_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (2.78ns)   --->   "%tmp_74_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_84, i48 %p_read_83, i48 %p_read_82, i48 %p_read_81, i48 %p_read_80, i48 %p_read_79, i48 %p_read_78, i48 %p_read_77, i48 %p_read_76, i48 %p_read_75, i48 %p_read_74, i48 %p_read_73, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'mux' 'tmp_74_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (2.78ns)   --->   "%tmp_75_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_72, i48 %p_read_71, i48 %p_read_70, i48 %p_read_69, i48 %p_read_68, i48 %p_read_67, i48 %p_read_66, i48 %p_read_65, i48 %p_read_64, i48 %p_read_63, i48 %p_read_62, i48 %p_read_61, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'mux' 'tmp_75_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (2.78ns)   --->   "%tmp_76_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_60, i48 %p_read_59, i48 %p_read_58, i48 %p_read_57, i48 %p_read_56, i48 %p_read_55, i48 %p_read_54, i48 %p_read_53, i48 %p_read_52, i48 %p_read_51, i48 %p_read_50, i48 %p_read_49, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'mux' 'tmp_76_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (2.78ns)   --->   "%tmp_77_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_48, i48 %p_read_47, i48 %p_read_46, i48 %p_read_45, i48 %p_read_44, i48 %p_read_43, i48 %p_read_42, i48 %p_read_41, i48 %p_read_40, i48 %p_read_39, i48 %p_read_38, i48 %p_read_37, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'mux' 'tmp_77_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (2.78ns)   --->   "%tmp_78_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_36, i48 %p_read_35, i48 %p_read_34, i48 %p_read_33, i48 %p_read_32, i48 %p_read_31, i48 %p_read_30, i48 %p_read_29, i48 %p_read_28, i48 %p_read_27, i48 %p_read_26, i48 %p_read_25, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'mux' 'tmp_78_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (2.78ns)   --->   "%tmp_79_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_24, i48 %p_read_23, i48 %p_read_22, i48 %p_read_21, i48 %p_read_20, i48 %p_read_19, i48 %p_read_18, i48 %p_read_17, i48 %p_read_16, i48 %p_read_15, i48 %p_read_14, i48 %p_read_13, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'mux' 'tmp_79_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (2.78ns)   --->   "%tmp_80_i = mux i48 @_ssdm_op_Mux.ap_auto.12i48.i4, i48 %p_read_12, i48 %p_read_11, i48 %p_read_10, i48 %p_read_9, i48 %p_read_8, i48 %p_read_7, i48 %p_read_6, i48 %p_read_5, i48 %p_read_4, i48 %p_read_3, i48 %p_read_2, i48 %p_read_1, i4 %n_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'mux' 'tmp_80_i' <Predicate = (!icmp_ln75)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln75 = store i4 %add_ln75, i4 %n" [systolic_array.cpp:75]   --->   Operation 181 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [systolic_array.cpp:76]   --->   Operation 182 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [systolic_array.cpp:77]   --->   Operation 183 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_0, i48 %tmp_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 185 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_1, i48 %tmp_70_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 186 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_2, i48 %tmp_71_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 187 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_3, i48 %tmp_72_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 187 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 188 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_4, i48 %tmp_73_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 189 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_5, i48 %tmp_74_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 189 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 190 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_6, i48 %tmp_75_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 191 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_7, i48 %tmp_76_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 192 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_8, i48 %tmp_77_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 193 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_9, i48 %tmp_78_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 194 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_10, i48 %tmp_79_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 195 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %block_C_drainer_11, i48 %tmp_80_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.cond129.i" [systolic_array.cpp:75]   --->   Operation 196 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.42ns
The critical path consists of the following:
	wire read operation ('p_read_133') on port 'p_read11' [302]  (3.63 ns)
	'mux' operation ('tmp_i', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [325]  (2.78 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'block_C_drainer_0' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [326]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
