---
layout: page
title: Processor Design and Implementation on an FPGA
description: This is an ongoing project for designing and implementing a single-cycle processor.
img: assets/img/Processor.jpg
importance: 2
category: work
giscus_comments: true
---

### Project Stages

- **Stage 1:** 32-bit non-pipelined processor (single-cycle processor)
- **Stage 2:** 32-bit pipelined processor design (using SystemVerilog)
- **Stage 3:** Associative mapped cache memory

**Skills:** Digital Electronics Â· Computer Architecture
