library verilog;
use verilog.vl_types.all;
entity layer_top is
    port(
        ArrowPosX       : in     vl_logic_vector(9 downto 0);
        ArrowPosY       : in     vl_logic_vector(9 downto 0);
        x_pos           : in     vl_logic_vector(9 downto 0);
        y_pos           : in     vl_logic_vector(9 downto 0);
        RqFlag3         : out    vl_logic;
        Red3            : out    vl_logic_vector(7 downto 0);
        Blue3           : out    vl_logic_vector(7 downto 0);
        Green3          : out    vl_logic_vector(7 downto 0)
    );
end layer_top;
