

================================================================
== Vitis HLS Report for 'reduce_accum2_ii_is_4'
================================================================
* Date:           Sun Jul 10 12:43:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9234|     9234|  46.170 us|  46.170 us|  9234|  9234|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accum_0_2_loc = alloca i64 1"   --->   Operation 13 'alloca' 'accum_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accum_1_2_loc = alloca i64 1"   --->   Operation 14 'alloca' 'accum_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accum_0_0_loc = alloca i64 1"   --->   Operation 15 'alloca' 'accum_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accum_1_0_loc = alloca i64 1"   --->   Operation 16 'alloca' 'accum_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_1, i32 %accum_1_0_loc, i32 %accum_0_0_loc"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 18 [1/2] (0.87ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_1, i32 %accum_1_0_loc, i32 %accum_0_0_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%accum_1_0_loc_load = load i32 %accum_1_0_loc"   --->   Operation 19 'load' 'accum_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%accum_0_0_loc_load = load i32 %accum_0_0_loc"   --->   Operation 20 'load' 'accum_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.42ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_accum2, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %A, i32 %accum_1_2_loc, i32 %accum_0_2_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_accum2, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %A, i32 %accum_1_2_loc, i32 %accum_0_2_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%accum_1_2_loc_load = load i32 %accum_1_2_loc"   --->   Operation 23 'load' 'accum_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%accum_0_2_loc_load = load i32 %accum_0_2_loc"   --->   Operation 24 'load' 'accum_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [8/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 25 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 26 [7/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 26 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 27 [6/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 27 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 28 [5/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 28 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 29 [4/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 29 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 30 [3/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 30 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 31 [2/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 31 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 33 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i32 %add5" [reduce.cpp:36]   --->   Operation 34 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'reduce_accum2_ii_is_4_Pipeline_1' [7]  (0.873 ns)

 <State 3>: 0.427ns
The critical path consists of the following:
	'load' operation ('accum_1_0_loc_load') on local variable 'accum_1_0_loc' [8]  (0 ns)
	'call' operation ('call_ln0') to 'reduce_accum2_ii_is_4_Pipeline_accum2' [10]  (0.427 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.45ns
The critical path consists of the following:
	'load' operation ('accum_1_2_loc_load') on local variable 'accum_1_2_loc' [11]  (0 ns)
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 6>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 7>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 8>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 9>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 10>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 11>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)

 <State 12>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:36) [13]  (3.45 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
