# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Sequence_Detector_FSM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Quartus/Sequence_Detector {C:/Quartus/Sequence_Detector/sequence_detector_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:32 on Oct 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/Sequence_Detector" C:/Quartus/Sequence_Detector/sequence_detector_fsm.v 
# ** Warning: (vlog-6) -- Waiting for lock by "ayush@LAPTOP-V9N0QG9O, pid = 13720
# ". Lockfile is "C:/Quartus/Sequence_Detector/simulation/modelsim/rtl_work/_lock".
# -- Compiling module sequence_detector_fsm
# 
# Top level modules:
# 	sequence_detector_fsm
# End time: 09:48:33 on Oct 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Quartus/Sequence_Detector {C:/Quartus/Sequence_Detector/Sequence_Detector_tb_Vector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:34 on Oct 18,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartus/Sequence_Detector" C:/Quartus/Sequence_Detector/Sequence_Detector_tb_Vector.sv 
# -- Compiling module Sequence_Detector_tb_Vector
# 
# Top level modules:
# 	Sequence_Detector_tb_Vector
# End time: 09:48:34 on Oct 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lp# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+a# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Sequence_Detector_tb_Vector 
# # 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tre# End time: 09:48:49 on Oct 18,2020, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
= 0 
# Input = 0 Output = 1 
# Input = 1 Output = 0 
# Input = 1 Output = 0 
# Input = 0 Output = 0 
# Input = 0 Output = 1 
# Input = 0 Output = 0 
# Input = 0 Output = 0 
# Input = 1 Output = 0 
# Input = 1 Output = 0 
# Input = 0 Output = 0 
# Input = 0 Output = 1 
# Input = 1 Output = 0 
# Input = 1 Output = 0 
# CONGRATULATIONS YOUR DESIGN WORKS FINE
# End time: 09:50:04 on Oct 18,2020, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
