// Seed: 1797991801
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout supply0 id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = {-1, id_2 << -1};
  assign id_4 = -1;
  assign id_2 = 1 ? id_6 : id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd58,
    parameter id_7 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_2,
      id_1,
      id_6
  );
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_3[id_7];
  logic [id_5 : id_7] id_8;
endmodule
