INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/src/mpei_rv_core_wrp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpei_rv_core_wrp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/src/tb_mpei_rv_core_wrp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mpei_rv_core_wrp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/work/def_prj/def_prj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
