// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln663,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        sub_ln232,
        l_address0,
        l_ce0,
        l_q0,
        sub_ln623,
        u_address0,
        u_ce0,
        u_we0,
        u_d0,
        u_q0,
        u_address1,
        u_ce1,
        u_we1,
        u_d1,
        u_q1,
        sub_ln624,
        sub_ln625,
        sub_ln626,
        sub_ln627,
        sub_ln628,
        sub_ln629,
        sub_ln630,
        sub_ln631,
        sub_ln632,
        sub_ln633,
        sub_ln634,
        sub_ln635,
        sub_ln636,
        sub_ln637
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] sub_ln663;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [13:0] sub_ln232;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [16:0] sub_ln623;
output  [18:0] u_address0;
output   u_ce0;
output   u_we0;
output  [5:0] u_d0;
input  [5:0] u_q0;
output  [18:0] u_address1;
output   u_ce1;
output   u_we1;
output  [5:0] u_d1;
input  [5:0] u_q1;
input  [16:0] sub_ln624;
input  [16:0] sub_ln625;
input  [16:0] sub_ln626;
input  [17:0] sub_ln627;
input  [17:0] sub_ln628;
input  [17:0] sub_ln629;
input  [17:0] sub_ln630;
input  [17:0] sub_ln631;
input  [17:0] sub_ln632;
input  [17:0] sub_ln633;
input  [17:0] sub_ln634;
input  [17:0] sub_ln635;
input  [17:0] sub_ln636;
input  [17:0] sub_ln637;

reg ap_idle;
reg r_ce0;
reg r_we0;
reg l_ce0;
reg[18:0] u_address0;
reg u_ce0;
reg u_we0;
reg[5:0] u_d0;
reg[18:0] u_address1;
reg u_ce1;
reg u_we1;
reg[5:0] u_d1;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state30_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_subdone;
reg   [0:0] icmp_ln620_reg_955;
reg    ap_condition_exit_pp0_iter0_stage14;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [18:0] sub_ln637_cast_fu_337_p1;
reg  signed [18:0] sub_ln637_cast_reg_885;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [18:0] sub_ln636_cast_fu_341_p1;
reg  signed [18:0] sub_ln636_cast_reg_890;
wire  signed [18:0] sub_ln635_cast_fu_345_p1;
reg  signed [18:0] sub_ln635_cast_reg_895;
wire  signed [18:0] sub_ln634_cast_fu_349_p1;
reg  signed [18:0] sub_ln634_cast_reg_900;
wire  signed [18:0] sub_ln633_cast_fu_353_p1;
reg  signed [18:0] sub_ln633_cast_reg_905;
wire  signed [18:0] sub_ln632_cast_fu_357_p1;
reg  signed [18:0] sub_ln632_cast_reg_910;
wire  signed [18:0] sub_ln631_cast_fu_361_p1;
reg  signed [18:0] sub_ln631_cast_reg_915;
wire  signed [18:0] sub_ln630_cast_fu_365_p1;
reg  signed [18:0] sub_ln630_cast_reg_920;
wire  signed [18:0] sub_ln629_cast_fu_369_p1;
reg  signed [18:0] sub_ln629_cast_reg_925;
wire  signed [18:0] sub_ln628_cast_fu_373_p1;
reg  signed [18:0] sub_ln628_cast_reg_930;
wire  signed [18:0] sub_ln627_cast_fu_377_p1;
reg  signed [18:0] sub_ln627_cast_reg_935;
wire  signed [17:0] sub_ln626_cast_fu_381_p1;
reg  signed [17:0] sub_ln626_cast_reg_940;
wire  signed [17:0] sub_ln625_cast_fu_385_p1;
reg  signed [17:0] sub_ln625_cast_reg_945;
reg   [7:0] i_15_reg_950;
wire   [0:0] icmp_ln620_fu_413_p2;
wire   [17:0] zext_ln663_1_fu_425_p1;
reg   [17:0] zext_ln663_1_reg_959;
wire   [14:0] add_ln663_fu_433_p2;
reg   [14:0] add_ln663_reg_965;
reg   [18:0] u_addr_reg_975;
reg   [18:0] u_addr_1_reg_980;
reg   [18:0] u_addr_2_reg_986;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [18:0] u_addr_3_reg_991;
reg  signed [5:0] rhs_reg_997;
reg  signed [5:0] rhs_32_reg_1003;
reg   [5:0] lhs_reg_1009;
wire   [18:0] zext_ln663_fu_495_p1;
reg   [18:0] zext_ln663_reg_1014;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [18:0] u_addr_4_reg_1027;
reg   [18:0] u_addr_5_reg_1032;
reg  signed [5:0] rhs_33_reg_1038;
reg  signed [5:0] rhs_34_reg_1044;
reg   [18:0] u_addr_6_reg_1050;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [18:0] u_addr_7_reg_1055;
reg   [18:0] u_addr_7_reg_1055_pp0_iter1_reg;
reg  signed [5:0] rhs_35_reg_1060;
reg  signed [5:0] rhs_36_reg_1066;
reg   [18:0] u_addr_8_reg_1072;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [18:0] u_addr_8_reg_1072_pp0_iter1_reg;
reg   [18:0] u_addr_9_reg_1078;
reg   [18:0] u_addr_9_reg_1078_pp0_iter1_reg;
reg  signed [5:0] rhs_37_reg_1083;
reg  signed [5:0] rhs_38_reg_1089;
reg   [18:0] u_addr_10_reg_1096;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state21_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [18:0] u_addr_10_reg_1096_pp0_iter1_reg;
reg   [18:0] u_addr_11_reg_1102;
reg   [18:0] u_addr_11_reg_1102_pp0_iter1_reg;
reg  signed [5:0] rhs_39_reg_1107;
reg  signed [5:0] rhs_40_reg_1114;
reg   [18:0] u_addr_12_reg_1121;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state22_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [18:0] u_addr_12_reg_1121_pp0_iter1_reg;
reg   [18:0] u_addr_13_reg_1127;
reg   [18:0] u_addr_13_reg_1127_pp0_iter1_reg;
wire   [18:0] add_ln637_fu_590_p2;
reg   [18:0] add_ln637_reg_1132;
reg  signed [5:0] rhs_41_reg_1137;
reg  signed [5:0] rhs_42_reg_1144;
reg   [18:0] u_addr66_reg_1151;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state23_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [18:0] u_addr66_reg_1151_pp0_iter1_reg;
reg  signed [5:0] rhs_43_reg_1157;
reg  signed [5:0] rhs_44_reg_1164;
wire   [5:0] add_ln1540_fu_780_p2;
reg   [5:0] add_ln1540_reg_1171;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state24_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [5:0] add_ln1540_reg_1171_pp0_iter1_reg;
wire   [5:0] sub_ln70_1_fu_804_p2;
reg   [5:0] sub_ln70_1_reg_1176;
wire   [5:0] sub_ln70_2_fu_809_p2;
reg   [5:0] sub_ln70_2_reg_1181;
wire   [5:0] sub_ln70_3_fu_814_p2;
reg   [5:0] sub_ln70_3_reg_1186;
wire   [5:0] sub_ln70_4_fu_819_p2;
reg   [5:0] sub_ln70_4_reg_1191;
wire   [5:0] sub_ln70_5_fu_824_p2;
reg   [5:0] sub_ln70_5_reg_1196;
wire   [5:0] sub_ln70_6_fu_829_p2;
reg   [5:0] sub_ln70_6_reg_1201;
wire   [5:0] sub_ln70_7_fu_834_p2;
reg   [5:0] sub_ln70_7_reg_1206;
wire   [5:0] sub_ln70_8_fu_839_p2;
reg   [5:0] sub_ln70_8_reg_1211;
wire   [5:0] sub_ln70_9_fu_844_p2;
reg   [5:0] sub_ln70_9_reg_1216;
reg   [5:0] sub_ln70_9_reg_1216_pp0_iter1_reg;
wire   [5:0] sub_ln70_10_fu_849_p2;
reg   [5:0] sub_ln70_10_reg_1221;
reg   [5:0] sub_ln70_10_reg_1221_pp0_iter1_reg;
wire   [5:0] sub_ln70_11_fu_854_p2;
reg   [5:0] sub_ln70_11_reg_1226;
reg   [5:0] sub_ln70_11_reg_1226_pp0_iter1_reg;
wire   [5:0] sub_ln70_12_fu_859_p2;
reg   [5:0] sub_ln70_12_reg_1231;
reg   [5:0] sub_ln70_12_reg_1231_pp0_iter1_reg;
wire   [5:0] sub_ln70_13_fu_864_p2;
reg   [5:0] sub_ln70_13_reg_1236;
reg   [5:0] sub_ln70_13_reg_1236_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [63:0] sext_ln232_41_fu_445_p1;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln623_fu_456_p1;
wire  signed [63:0] sext_ln624_fu_467_p1;
wire  signed [63:0] sext_ln625_fu_481_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sext_ln626_fu_490_p1;
wire  signed [63:0] sext_ln627_fu_503_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln628_fu_513_p1;
wire  signed [63:0] sext_ln629_fu_522_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln630_fu_531_p1;
wire  signed [63:0] sext_ln631_fu_540_p1;
wire    ap_block_pp0_stage4;
wire  signed [63:0] sext_ln632_fu_549_p1;
wire  signed [63:0] sext_ln633_fu_558_p1;
wire    ap_block_pp0_stage5;
wire  signed [63:0] sext_ln634_fu_567_p1;
wire  signed [63:0] sext_ln635_fu_576_p1;
wire    ap_block_pp0_stage6;
wire  signed [63:0] sext_ln636_fu_585_p1;
wire  signed [63:0] sext_ln637_fu_594_p1;
wire    ap_block_pp0_stage7;
wire  signed [63:0] sext_ln663_fu_598_p1;
wire    ap_block_pp0_stage8;
reg   [7:0] i_fu_76;
wire   [7:0] add_ln620_fu_419_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_15;
wire   [5:0] sub_ln70_fu_798_p2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state25_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state26_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state27_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state28_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state29_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage14;
wire  signed [14:0] sub_ln663_cast_fu_401_p1;
wire   [14:0] zext_ln663_2_fu_429_p1;
wire  signed [14:0] sub_ln232_cast_fu_397_p1;
wire   [14:0] add_ln232_fu_439_p2;
wire  signed [17:0] sub_ln623_cast_fu_393_p1;
wire   [17:0] add_ln623_fu_450_p2;
wire  signed [17:0] sub_ln624_cast_fu_389_p1;
wire   [17:0] add_ln624_fu_461_p2;
wire   [17:0] add_ln625_fu_477_p2;
wire   [17:0] add_ln626_fu_486_p2;
wire   [18:0] add_ln627_fu_498_p2;
wire   [18:0] add_ln628_fu_508_p2;
wire   [18:0] add_ln629_fu_518_p2;
wire   [18:0] add_ln630_fu_527_p2;
wire   [18:0] add_ln631_fu_536_p2;
wire   [18:0] add_ln632_fu_545_p2;
wire   [18:0] add_ln633_fu_554_p2;
wire   [18:0] add_ln634_fu_563_p2;
wire   [18:0] add_ln635_fu_572_p2;
wire   [18:0] add_ln636_fu_581_p2;
wire  signed [6:0] sext_ln232_fu_602_p1;
wire  signed [6:0] sext_ln232_42_fu_605_p1;
wire   [6:0] ret_fu_608_p2;
wire  signed [7:0] sext_ln232_43_fu_614_p1;
wire  signed [7:0] sext_ln232_44_fu_618_p1;
wire   [7:0] ret_32_fu_621_p2;
wire  signed [7:0] sext_ln1540_fu_627_p1;
wire   [7:0] ret_33_fu_630_p2;
wire  signed [8:0] sext_ln1540_22_fu_636_p1;
wire  signed [8:0] sext_ln1540_23_fu_640_p1;
wire   [8:0] ret_34_fu_643_p2;
wire  signed [8:0] sext_ln1540_24_fu_649_p1;
wire   [8:0] ret_35_fu_652_p2;
wire  signed [8:0] sext_ln1540_25_fu_658_p1;
wire   [8:0] ret_36_fu_661_p2;
wire  signed [8:0] sext_ln1540_26_fu_667_p1;
wire  signed [8:0] ret_37_fu_670_p2;
wire  signed [9:0] sext_ln1540_27_fu_676_p1;
wire  signed [9:0] sext_ln1540_28_fu_680_p1;
wire   [5:0] trunc_ln1540_fu_683_p1;
wire   [9:0] ret_38_fu_687_p2;
wire  signed [9:0] sext_ln1540_29_fu_693_p1;
wire   [5:0] add_ln1540_86_fu_696_p2;
wire   [9:0] ret_39_fu_701_p2;
wire  signed [9:0] sext_ln1540_30_fu_707_p1;
wire   [5:0] add_ln1540_88_fu_710_p2;
wire   [9:0] ret_40_fu_715_p2;
wire  signed [9:0] sext_ln1540_31_fu_721_p1;
wire   [5:0] add_ln1540_90_fu_724_p2;
wire   [9:0] ret_41_fu_729_p2;
wire  signed [9:0] sext_ln1540_32_fu_735_p1;
wire   [9:0] ret_42_fu_743_p2;
wire  signed [9:0] sext_ln1540_33_fu_749_p1;
wire   [9:0] ret_43_fu_752_p2;
wire  signed [9:0] sext_ln1540_34_fu_758_p1;
wire  signed [5:0] sext_ln1540_35_fu_767_p0;
wire   [5:0] add_ln1540_92_fu_738_p2;
wire   [5:0] add_ln1540_97_fu_775_p2;
wire   [5:0] add_ln1540_96_fu_771_p2;
wire   [9:0] ret_44_fu_761_p2;
wire  signed [9:0] sext_ln1540_35_fu_767_p1;
wire  signed [5:0] add_ln1541_fu_792_p0;
wire   [5:0] add_ln1541_fu_792_p2;
wire   [9:0] ret_45_fu_786_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage14),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage14)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln620_fu_413_p2 == 1'd0))) begin
            i_fu_76 <= add_ln620_fu_419_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_76 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln1540_reg_1171 <= add_ln1540_fu_780_p2;
        sub_ln70_10_reg_1221 <= sub_ln70_10_fu_849_p2;
        sub_ln70_11_reg_1226 <= sub_ln70_11_fu_854_p2;
        sub_ln70_12_reg_1231 <= sub_ln70_12_fu_859_p2;
        sub_ln70_13_reg_1236 <= sub_ln70_13_fu_864_p2;
        sub_ln70_1_reg_1176 <= sub_ln70_1_fu_804_p2;
        sub_ln70_2_reg_1181 <= sub_ln70_2_fu_809_p2;
        sub_ln70_3_reg_1186 <= sub_ln70_3_fu_814_p2;
        sub_ln70_4_reg_1191 <= sub_ln70_4_fu_819_p2;
        sub_ln70_5_reg_1196 <= sub_ln70_5_fu_824_p2;
        sub_ln70_6_reg_1201 <= sub_ln70_6_fu_829_p2;
        sub_ln70_7_reg_1206 <= sub_ln70_7_fu_834_p2;
        sub_ln70_8_reg_1211 <= sub_ln70_8_fu_839_p2;
        sub_ln70_9_reg_1216 <= sub_ln70_9_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln1540_reg_1171_pp0_iter1_reg <= add_ln1540_reg_1171;
        sub_ln70_10_reg_1221_pp0_iter1_reg <= sub_ln70_10_reg_1221;
        sub_ln70_11_reg_1226_pp0_iter1_reg <= sub_ln70_11_reg_1226;
        sub_ln70_12_reg_1231_pp0_iter1_reg <= sub_ln70_12_reg_1231;
        sub_ln70_13_reg_1236_pp0_iter1_reg <= sub_ln70_13_reg_1236;
        sub_ln70_9_reg_1216_pp0_iter1_reg <= sub_ln70_9_reg_1216;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln637_reg_1132 <= add_ln637_fu_590_p2;
        u_addr_12_reg_1121 <= sext_ln635_fu_576_p1;
        u_addr_13_reg_1127 <= sext_ln636_fu_585_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln620_fu_413_p2 == 1'd0))) begin
        add_ln663_reg_965 <= add_ln663_fu_433_p2;
        u_addr_1_reg_980 <= sext_ln624_fu_467_p1;
        u_addr_reg_975 <= sext_ln623_fu_456_p1;
        zext_ln663_1_reg_959[7 : 0] <= zext_ln663_1_fu_425_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_15_reg_950 <= ap_sig_allocacmp_i_15;
        icmp_ln620_reg_955 <= icmp_ln620_fu_413_p2;
        sub_ln625_cast_reg_945 <= sub_ln625_cast_fu_385_p1;
        sub_ln626_cast_reg_940 <= sub_ln626_cast_fu_381_p1;
        sub_ln627_cast_reg_935 <= sub_ln627_cast_fu_377_p1;
        sub_ln628_cast_reg_930 <= sub_ln628_cast_fu_373_p1;
        sub_ln629_cast_reg_925 <= sub_ln629_cast_fu_369_p1;
        sub_ln630_cast_reg_920 <= sub_ln630_cast_fu_365_p1;
        sub_ln631_cast_reg_915 <= sub_ln631_cast_fu_361_p1;
        sub_ln632_cast_reg_910 <= sub_ln632_cast_fu_357_p1;
        sub_ln633_cast_reg_905 <= sub_ln633_cast_fu_353_p1;
        sub_ln634_cast_reg_900 <= sub_ln634_cast_fu_349_p1;
        sub_ln635_cast_reg_895 <= sub_ln635_cast_fu_345_p1;
        sub_ln636_cast_reg_890 <= sub_ln636_cast_fu_341_p1;
        sub_ln637_cast_reg_885 <= sub_ln637_cast_fu_337_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lhs_reg_1009 <= l_q0;
        u_addr_2_reg_986 <= sext_ln625_fu_481_p1;
        u_addr_3_reg_991 <= sext_ln626_fu_490_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rhs_32_reg_1003 <= u_q0;
        rhs_reg_997 <= u_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rhs_33_reg_1038 <= u_q1;
        rhs_34_reg_1044 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        rhs_35_reg_1060 <= u_q1;
        rhs_36_reg_1066 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        rhs_37_reg_1083 <= u_q1;
        rhs_38_reg_1089 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        rhs_39_reg_1107 <= u_q1;
        rhs_40_reg_1114 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        rhs_41_reg_1137 <= u_q1;
        rhs_42_reg_1144 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        rhs_43_reg_1157 <= u_q1;
        rhs_44_reg_1164 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        u_addr66_reg_1151 <= sext_ln637_fu_594_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        u_addr66_reg_1151_pp0_iter1_reg <= u_addr66_reg_1151;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        u_addr_10_reg_1096 <= sext_ln633_fu_558_p1;
        u_addr_11_reg_1102 <= sext_ln634_fu_567_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        u_addr_10_reg_1096_pp0_iter1_reg <= u_addr_10_reg_1096;
        u_addr_11_reg_1102_pp0_iter1_reg <= u_addr_11_reg_1102;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        u_addr_12_reg_1121_pp0_iter1_reg <= u_addr_12_reg_1121;
        u_addr_13_reg_1127_pp0_iter1_reg <= u_addr_13_reg_1127;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        u_addr_4_reg_1027 <= sext_ln627_fu_503_p1;
        u_addr_5_reg_1032 <= sext_ln628_fu_513_p1;
        zext_ln663_reg_1014[7 : 0] <= zext_ln663_fu_495_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        u_addr_6_reg_1050 <= sext_ln629_fu_522_p1;
        u_addr_7_reg_1055 <= sext_ln630_fu_531_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        u_addr_7_reg_1055_pp0_iter1_reg <= u_addr_7_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        u_addr_8_reg_1072 <= sext_ln631_fu_540_p1;
        u_addr_9_reg_1078 <= sext_ln632_fu_549_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        u_addr_8_reg_1072_pp0_iter1_reg <= u_addr_8_reg_1072;
        u_addr_9_reg_1078_pp0_iter1_reg <= u_addr_9_reg_1078;
    end
end

always @ (*) begin
    if (((icmp_ln620_reg_955 == 1'd1) & (1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_condition_exit_pp0_iter0_stage14 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_15 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_15 = i_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_ce0 = 1'b1;
    end else begin
        l_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        r_ce0 = 1'b1;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        r_we0 = 1'b1;
    end else begin
        r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        u_address0 = u_addr66_reg_1151_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        u_address0 = u_addr_13_reg_1127_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        u_address0 = u_addr_12_reg_1121_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        u_address0 = u_addr_11_reg_1102_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        u_address0 = u_addr_10_reg_1096_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        u_address0 = u_addr_9_reg_1078_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        u_address0 = u_addr_8_reg_1072_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        u_address0 = u_addr_7_reg_1055_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        u_address0 = sext_ln636_fu_585_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        u_address0 = sext_ln634_fu_567_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        u_address0 = sext_ln632_fu_549_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        u_address0 = sext_ln630_fu_531_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        u_address0 = sext_ln628_fu_513_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_address0 = sext_ln626_fu_490_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_address0 = sext_ln624_fu_467_p1;
    end else begin
        u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            u_address1 = u_addr_6_reg_1050;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            u_address1 = u_addr_5_reg_1032;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            u_address1 = u_addr_4_reg_1027;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            u_address1 = u_addr_3_reg_991;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            u_address1 = u_addr_2_reg_986;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            u_address1 = u_addr_1_reg_980;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            u_address1 = u_addr_reg_975;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            u_address1 = sext_ln637_fu_594_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            u_address1 = sext_ln635_fu_576_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            u_address1 = sext_ln633_fu_558_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            u_address1 = sext_ln631_fu_540_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            u_address1 = sext_ln629_fu_522_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            u_address1 = sext_ln627_fu_503_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            u_address1 = sext_ln625_fu_481_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            u_address1 = sext_ln623_fu_456_p1;
        end else begin
            u_address1 = 'bx;
        end
    end else begin
        u_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_ce0 = 1'b1;
    end else begin
        u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_ce1 = 1'b1;
    end else begin
        u_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            u_d0 = add_ln1540_reg_1171_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            u_d0 = sub_ln70_13_reg_1236_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            u_d0 = sub_ln70_12_reg_1231_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            u_d0 = sub_ln70_11_reg_1226_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            u_d0 = sub_ln70_10_reg_1221_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            u_d0 = sub_ln70_9_reg_1216_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            u_d0 = sub_ln70_8_reg_1211;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            u_d0 = sub_ln70_7_reg_1206;
        end else begin
            u_d0 = 'bx;
        end
    end else begin
        u_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            u_d1 = sub_ln70_6_reg_1201;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            u_d1 = sub_ln70_5_reg_1196;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            u_d1 = sub_ln70_4_reg_1191;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            u_d1 = sub_ln70_3_reg_1186;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            u_d1 = sub_ln70_2_reg_1181;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            u_d1 = sub_ln70_1_reg_1176;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            u_d1 = sub_ln70_fu_798_p2;
        end else begin
            u_d1 = 'bx;
        end
    end else begin
        u_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        u_we0 = 1'b1;
    end else begin
        u_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln620_reg_955 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        u_we1 = 1'b1;
    end else begin
        u_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start_int == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1540_86_fu_696_p2 = ($signed(trunc_ln1540_fu_683_p1) + $signed(rhs_38_reg_1089));

assign add_ln1540_88_fu_710_p2 = ($signed(add_ln1540_86_fu_696_p2) + $signed(rhs_39_reg_1107));

assign add_ln1540_90_fu_724_p2 = ($signed(add_ln1540_88_fu_710_p2) + $signed(rhs_40_reg_1114));

assign add_ln1540_92_fu_738_p2 = ($signed(add_ln1540_90_fu_724_p2) + $signed(rhs_41_reg_1137));

assign add_ln1540_96_fu_771_p2 = ($signed(rhs_43_reg_1157) + $signed(rhs_42_reg_1144));

assign add_ln1540_97_fu_775_p2 = ($signed(rhs_44_reg_1164) + $signed(add_ln1540_92_fu_738_p2));

assign add_ln1540_fu_780_p2 = (add_ln1540_97_fu_775_p2 + add_ln1540_96_fu_771_p2);

assign add_ln1541_fu_792_p0 = u_q1;

assign add_ln1541_fu_792_p2 = ($signed(add_ln1541_fu_792_p0) + $signed(add_ln1540_fu_780_p2));

assign add_ln232_fu_439_p2 = ($signed(sub_ln232_cast_fu_397_p1) + $signed(zext_ln663_2_fu_429_p1));

assign add_ln620_fu_419_p2 = (ap_sig_allocacmp_i_15 + 8'd1);

assign add_ln623_fu_450_p2 = ($signed(sub_ln623_cast_fu_393_p1) + $signed(zext_ln663_1_fu_425_p1));

assign add_ln624_fu_461_p2 = ($signed(sub_ln624_cast_fu_389_p1) + $signed(zext_ln663_1_fu_425_p1));

assign add_ln625_fu_477_p2 = ($signed(sub_ln625_cast_reg_945) + $signed(zext_ln663_1_reg_959));

assign add_ln626_fu_486_p2 = ($signed(sub_ln626_cast_reg_940) + $signed(zext_ln663_1_reg_959));

assign add_ln627_fu_498_p2 = ($signed(sub_ln627_cast_reg_935) + $signed(zext_ln663_fu_495_p1));

assign add_ln628_fu_508_p2 = ($signed(sub_ln628_cast_reg_930) + $signed(zext_ln663_fu_495_p1));

assign add_ln629_fu_518_p2 = ($signed(sub_ln629_cast_reg_925) + $signed(zext_ln663_reg_1014));

assign add_ln630_fu_527_p2 = ($signed(sub_ln630_cast_reg_920) + $signed(zext_ln663_reg_1014));

assign add_ln631_fu_536_p2 = ($signed(sub_ln631_cast_reg_915) + $signed(zext_ln663_reg_1014));

assign add_ln632_fu_545_p2 = ($signed(sub_ln632_cast_reg_910) + $signed(zext_ln663_reg_1014));

assign add_ln633_fu_554_p2 = ($signed(sub_ln633_cast_reg_905) + $signed(zext_ln663_reg_1014));

assign add_ln634_fu_563_p2 = ($signed(sub_ln634_cast_reg_900) + $signed(zext_ln663_reg_1014));

assign add_ln635_fu_572_p2 = ($signed(sub_ln635_cast_reg_895) + $signed(zext_ln663_reg_1014));

assign add_ln636_fu_581_p2 = ($signed(sub_ln636_cast_reg_890) + $signed(zext_ln663_reg_1014));

assign add_ln637_fu_590_p2 = ($signed(sub_ln637_cast_reg_885) + $signed(zext_ln663_reg_1014));

assign add_ln663_fu_433_p2 = ($signed(sub_ln663_cast_fu_401_p1) + $signed(zext_ln663_2_fu_429_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage14;

assign icmp_ln620_fu_413_p2 = ((ap_sig_allocacmp_i_15 == 8'd160) ? 1'b1 : 1'b0);

assign l_address0 = sext_ln232_41_fu_445_p1;

assign r_address0 = sext_ln663_fu_598_p1;

assign r_d0 = ret_45_fu_786_p2[32'd9];

assign ret_32_fu_621_p2 = ($signed(sext_ln232_43_fu_614_p1) + $signed(sext_ln232_44_fu_618_p1));

assign ret_33_fu_630_p2 = ($signed(ret_32_fu_621_p2) + $signed(sext_ln1540_fu_627_p1));

assign ret_34_fu_643_p2 = ($signed(sext_ln1540_22_fu_636_p1) + $signed(sext_ln1540_23_fu_640_p1));

assign ret_35_fu_652_p2 = ($signed(ret_34_fu_643_p2) + $signed(sext_ln1540_24_fu_649_p1));

assign ret_36_fu_661_p2 = ($signed(ret_35_fu_652_p2) + $signed(sext_ln1540_25_fu_658_p1));

assign ret_37_fu_670_p2 = ($signed(ret_36_fu_661_p2) + $signed(sext_ln1540_26_fu_667_p1));

assign ret_38_fu_687_p2 = ($signed(sext_ln1540_27_fu_676_p1) + $signed(sext_ln1540_28_fu_680_p1));

assign ret_39_fu_701_p2 = ($signed(ret_38_fu_687_p2) + $signed(sext_ln1540_29_fu_693_p1));

assign ret_40_fu_715_p2 = ($signed(ret_39_fu_701_p2) + $signed(sext_ln1540_30_fu_707_p1));

assign ret_41_fu_729_p2 = ($signed(ret_40_fu_715_p2) + $signed(sext_ln1540_31_fu_721_p1));

assign ret_42_fu_743_p2 = ($signed(ret_41_fu_729_p2) + $signed(sext_ln1540_32_fu_735_p1));

assign ret_43_fu_752_p2 = ($signed(ret_42_fu_743_p2) + $signed(sext_ln1540_33_fu_749_p1));

assign ret_44_fu_761_p2 = ($signed(ret_43_fu_752_p2) + $signed(sext_ln1540_34_fu_758_p1));

assign ret_45_fu_786_p2 = ($signed(ret_44_fu_761_p2) + $signed(sext_ln1540_35_fu_767_p1));

assign ret_fu_608_p2 = ($signed(sext_ln232_fu_602_p1) + $signed(sext_ln232_42_fu_605_p1));

assign sext_ln1540_22_fu_636_p1 = $signed(ret_33_fu_630_p2);

assign sext_ln1540_23_fu_640_p1 = rhs_34_reg_1044;

assign sext_ln1540_24_fu_649_p1 = rhs_35_reg_1060;

assign sext_ln1540_25_fu_658_p1 = rhs_36_reg_1066;

assign sext_ln1540_26_fu_667_p1 = rhs_37_reg_1083;

assign sext_ln1540_27_fu_676_p1 = ret_37_fu_670_p2;

assign sext_ln1540_28_fu_680_p1 = rhs_38_reg_1089;

assign sext_ln1540_29_fu_693_p1 = rhs_39_reg_1107;

assign sext_ln1540_30_fu_707_p1 = rhs_40_reg_1114;

assign sext_ln1540_31_fu_721_p1 = rhs_41_reg_1137;

assign sext_ln1540_32_fu_735_p1 = rhs_42_reg_1144;

assign sext_ln1540_33_fu_749_p1 = rhs_43_reg_1157;

assign sext_ln1540_34_fu_758_p1 = rhs_44_reg_1164;

assign sext_ln1540_35_fu_767_p0 = u_q1;

assign sext_ln1540_35_fu_767_p1 = sext_ln1540_35_fu_767_p0;

assign sext_ln1540_fu_627_p1 = rhs_33_reg_1038;

assign sext_ln232_41_fu_445_p1 = $signed(add_ln232_fu_439_p2);

assign sext_ln232_42_fu_605_p1 = rhs_reg_997;

assign sext_ln232_43_fu_614_p1 = $signed(ret_fu_608_p2);

assign sext_ln232_44_fu_618_p1 = rhs_32_reg_1003;

assign sext_ln232_fu_602_p1 = $signed(lhs_reg_1009);

assign sext_ln623_fu_456_p1 = $signed(add_ln623_fu_450_p2);

assign sext_ln624_fu_467_p1 = $signed(add_ln624_fu_461_p2);

assign sext_ln625_fu_481_p1 = $signed(add_ln625_fu_477_p2);

assign sext_ln626_fu_490_p1 = $signed(add_ln626_fu_486_p2);

assign sext_ln627_fu_503_p1 = $signed(add_ln627_fu_498_p2);

assign sext_ln628_fu_513_p1 = $signed(add_ln628_fu_508_p2);

assign sext_ln629_fu_522_p1 = $signed(add_ln629_fu_518_p2);

assign sext_ln630_fu_531_p1 = $signed(add_ln630_fu_527_p2);

assign sext_ln631_fu_540_p1 = $signed(add_ln631_fu_536_p2);

assign sext_ln632_fu_549_p1 = $signed(add_ln632_fu_545_p2);

assign sext_ln633_fu_558_p1 = $signed(add_ln633_fu_554_p2);

assign sext_ln634_fu_567_p1 = $signed(add_ln634_fu_563_p2);

assign sext_ln635_fu_576_p1 = $signed(add_ln635_fu_572_p2);

assign sext_ln636_fu_585_p1 = $signed(add_ln636_fu_581_p2);

assign sext_ln637_fu_594_p1 = $signed(add_ln637_reg_1132);

assign sext_ln663_fu_598_p1 = $signed(add_ln663_reg_965);

assign sub_ln232_cast_fu_397_p1 = $signed(sub_ln232);

assign sub_ln623_cast_fu_393_p1 = $signed(sub_ln623);

assign sub_ln624_cast_fu_389_p1 = $signed(sub_ln624);

assign sub_ln625_cast_fu_385_p1 = $signed(sub_ln625);

assign sub_ln626_cast_fu_381_p1 = $signed(sub_ln626);

assign sub_ln627_cast_fu_377_p1 = $signed(sub_ln627);

assign sub_ln628_cast_fu_373_p1 = $signed(sub_ln628);

assign sub_ln629_cast_fu_369_p1 = $signed(sub_ln629);

assign sub_ln630_cast_fu_365_p1 = $signed(sub_ln630);

assign sub_ln631_cast_fu_361_p1 = $signed(sub_ln631);

assign sub_ln632_cast_fu_357_p1 = $signed(sub_ln632);

assign sub_ln633_cast_fu_353_p1 = $signed(sub_ln633);

assign sub_ln634_cast_fu_349_p1 = $signed(sub_ln634);

assign sub_ln635_cast_fu_345_p1 = $signed(sub_ln635);

assign sub_ln636_cast_fu_341_p1 = $signed(sub_ln636);

assign sub_ln637_cast_fu_337_p1 = $signed(sub_ln637);

assign sub_ln663_cast_fu_401_p1 = $signed(sub_ln663);

assign sub_ln70_10_fu_849_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_41_reg_1137));

assign sub_ln70_11_fu_854_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_42_reg_1144));

assign sub_ln70_12_fu_859_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_43_reg_1157));

assign sub_ln70_13_fu_864_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_44_reg_1164));

assign sub_ln70_1_fu_804_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_32_reg_1003));

assign sub_ln70_2_fu_809_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_33_reg_1038));

assign sub_ln70_3_fu_814_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_34_reg_1044));

assign sub_ln70_4_fu_819_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_35_reg_1060));

assign sub_ln70_5_fu_824_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_36_reg_1066));

assign sub_ln70_6_fu_829_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_37_reg_1083));

assign sub_ln70_7_fu_834_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_38_reg_1089));

assign sub_ln70_8_fu_839_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_39_reg_1107));

assign sub_ln70_9_fu_844_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_40_reg_1114));

assign sub_ln70_fu_798_p2 = ($signed(add_ln1541_fu_792_p2) - $signed(rhs_reg_997));

assign trunc_ln1540_fu_683_p1 = ret_37_fu_670_p2[5:0];

assign zext_ln663_1_fu_425_p1 = ap_sig_allocacmp_i_15;

assign zext_ln663_2_fu_429_p1 = ap_sig_allocacmp_i_15;

assign zext_ln663_fu_495_p1 = i_15_reg_950;

always @ (posedge ap_clk) begin
    zext_ln663_1_reg_959[17:8] <= 10'b0000000000;
    zext_ln663_reg_1014[18:8] <= 11'b00000000000;
end

endmodule //ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1
