library IEEE;
use IEEE.std_logic_1164.all;

entity firstInstallTest is
port(
	a:	in	std_ulogic;
	b:	in	std_ulogic;
	o:	out	std_ulogic;
	c:	out	std_ulogic
);
end firstInstallTest;

architecture behave of firstInstallTest is 
begin
	o <= a xor b;
	c <= a and b;

end behave;
