[submodule "verilog"]
	path = verilog
	url = https://github.com/foshardware/verilog.git
