
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000450                       # Number of seconds simulated
sim_ticks                                   449517500                       # Number of ticks simulated
final_tick                               3406754852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32024                       # Simulator instruction rate (inst/s)
host_op_rate                                    60333                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              143942463                       # Simulator tick rate (ticks/s)
host_mem_usage                                2982908                       # Number of bytes of host memory used
host_seconds                                     3.12                       # Real time elapsed on the host
sim_insts                                      100007                       # Number of instructions simulated
sim_ops                                        188414                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             72                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             24                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             146656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           72                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            72                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data           16                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              16                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data              2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            160172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             53391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    326038475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             326252037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       160172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           160172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data            35594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                35594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           160172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            88984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    326038475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            326287631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 146560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  146560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     449047000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.861279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.974831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.845898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427     51.51%     51.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          218     26.30%     77.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      9.65%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      5.19%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      2.53%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      1.09%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.45%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.60%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          829                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       146560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 326038474.586640119553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     87815243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     38347.27                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     44877743                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                87815243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19597.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38347.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       326.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    326.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     196090.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3198720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1684980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8489460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             22720200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               996480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       160660200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13172160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3576480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              248918520                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            553.746005                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            396494002                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1029000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     10300750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     34312751                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37010998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    352293001                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2806020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1461075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7861140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             19807500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1004640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        91005060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25542720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         35726100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              209185215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            465.354997                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            403049250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1586750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    137351500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     66515500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34332750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    199580000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      449506500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           3                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                  36                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads                    1                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     75.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        3     15.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.iobus.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  11559                       # delay histogram for all message
system.ruby.delayHist::mean                  2.104507                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.762516                       # delay histogram for all message
system.ruby.delayHist                    |       11053     95.62%     95.62% |         453      3.92%     99.54% |          38      0.33%     99.87% |           8      0.07%     99.94% |           5      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    11559                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples       102843                      
system.ruby.outstanding_req_hist_seqr::mean     2.484146                      
system.ruby.outstanding_req_hist_seqr::gmean     2.263947                      
system.ruby.outstanding_req_hist_seqr::stdev     1.055475                      
system.ruby.outstanding_req_hist_seqr    |       15785     15.35%     15.35% |       72117     70.12%     85.47% |       13762     13.38%     98.85% |        1114      1.08%     99.94% |          59      0.06%     99.99% |           6      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       102843                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         102840                      
system.ruby.latency_hist_seqr::mean         18.178189                      
system.ruby.latency_hist_seqr::gmean        12.020814                      
system.ruby.latency_hist_seqr::stdev        24.385990                      
system.ruby.latency_hist_seqr            |      101598     98.79%     98.79% |        1187      1.15%     99.95% |          16      0.02%     99.96% |          16      0.02%     99.98% |          11      0.01%     99.99% |           5      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           7      0.01%    100.00%
system.ruby.latency_hist_seqr::total           102840                      
system.ruby.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.hit_latency_hist_seqr::samples       100048                      
system.ruby.hit_latency_hist_seqr::mean     15.022999                      
system.ruby.hit_latency_hist_seqr::gmean    11.293610                      
system.ruby.hit_latency_hist_seqr::stdev     6.408391                      
system.ruby.hit_latency_hist_seqr        |       15016     15.01%     15.01% |           0      0.00%     15.01% |       82121     82.08%     97.09% |        2446      2.44%     99.54% |         417      0.42%     99.95% |          46      0.05%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       100048                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples         2792                      
system.ruby.miss_latency_hist_seqr::mean   131.240688                      
system.ruby.miss_latency_hist_seqr::gmean   112.478440                      
system.ruby.miss_latency_hist_seqr::stdev    85.411656                      
system.ruby.miss_latency_hist_seqr       |        1550     55.52%     55.52% |        1187     42.51%     98.03% |          16      0.57%     98.60% |          16      0.57%     99.18% |          11      0.39%     99.57% |           5      0.18%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           7      0.25%    100.00%
system.ruby.miss_latency_hist_seqr::total         2792                      
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4011.024042                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.912684                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003601                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.913240                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.l0_cntrl0.L0cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l0_cntrl0.L0cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l0_cntrl0.L0cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l0_cntrl0.buffrequest.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.l0_cntrl0.buffrequest.avg_stall_time  4000.747468                       # Average number of cycles messages are stalled in this MB
system.ruby.l0_cntrl0.buffresponse.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.l0_cntrl0.buffresponse.avg_stall_time   499.551185                       # Average number of cycles messages are stalled in this MB
system.ruby.l0_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits        55155                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         1594                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        56749                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        44896                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1198                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        46094                       # Number of cache demand accesses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.116015                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.295317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.008565                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.971080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToBuff.avg_buf_msgs     0.190231                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToBuff.avg_stall_time   999.110157                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromBuff.avg_buf_msgs     0.095112                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromBuff.avg_stall_time  4160.630007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  4729.806959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load         4421                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           83                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          477                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load        37061                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001745                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.904898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           321                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.005094                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.962182                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4848.379650                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_hits          502                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2290                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses         2792                       # Number of cache demand accesses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   499.908791                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3499.365431                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001745                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3499.690223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  3501.199620                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers07.avg_buf_msgs     0.236026                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers07.avg_stall_time  1662.625480                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized    23.778190                      
system.ruby.network.routers0.msg_count.Control::3        85510                      
system.ruby.network.routers0.msg_count.Response_Data::3        85510                      
system.ruby.network.routers0.msg_bytes.Control::3       684080                      
system.ruby.network.routers0.msg_bytes.Response_Data::3      6156720                      
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  4229.905954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.095112                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  3661.085496                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.007915                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  2342.432162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers06.avg_buf_msgs     0.001749                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers06.avg_stall_time  1000.187979                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers07.avg_buf_msgs     0.096215                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers07.avg_stall_time  1502.997102                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized    24.777233                      
system.ruby.network.routers1.msg_count.Control::0         2792                      
system.ruby.network.routers1.msg_count.Control::3        85510                      
system.ruby.network.routers1.msg_count.Response_Data::1         2792                      
system.ruby.network.routers1.msg_count.Response_Data::3        85509                      
system.ruby.network.routers1.msg_count.Response_Control::1         1058                      
system.ruby.network.routers1.msg_count.Response_Control::2         1569                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          541                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          517                      
system.ruby.network.routers1.msg_bytes.Control::0        22336                      
system.ruby.network.routers1.msg_bytes.Control::3       684080                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       201024                      
system.ruby.network.routers1.msg_bytes.Response_Data::3      6156648                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         8464                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        12552                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        38952                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         4136                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  4348.401340                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  2999.459420                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.001745                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  2999.791999                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002629                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1511.143615                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers04.avg_buf_msgs     0.004436                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers04.avg_stall_time  1005.329603                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     1.636004                      
system.ruby.network.routers2.msg_count.Control::0         5082                      
system.ruby.network.routers2.msg_count.Response_Data::1         5082                      
system.ruby.network.routers2.msg_count.Response_Control::1         1058                      
system.ruby.network.routers2.msg_count.Response_Control::2         1569                      
system.ruby.network.routers2.msg_count.Writeback_Data::0          541                      
system.ruby.network.routers2.msg_count.Writeback_Control::0          517                      
system.ruby.network.routers2.msg_bytes.Control::0        40656                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       365904                      
system.ruby.network.routers2.msg_bytes.Response_Control::1         8464                      
system.ruby.network.routers2.msg_bytes.Response_Control::2        12552                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::0        38952                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0         4136                      
system.ruby.network.routers3.port_buffers00.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers00.avg_stall_time  3511.050182                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time   999.824256                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.636794                      
system.ruby.network.routers3.msg_count.Control::0         2290                      
system.ruby.network.routers3.msg_count.Response_Data::1         2290                      
system.ruby.network.routers3.msg_bytes.Control::0        18320                      
system.ruby.network.routers3.msg_bytes.Response_Data::1       164880                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2162.174441                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  2842.414921                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_buf_msgs     0.001745                       # Average number of messages in buffer
system.ruby.network.int_link_buffers06.avg_stall_time  1500.090653                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  2002.549400                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers08.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.int_link_buffers08.avg_stall_time  2011.121925                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time  1505.236170                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers13.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.int_link_buffers13.avg_stall_time  1499.734716                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers27.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.network.int_link_buffers27.avg_stall_time  3001.650659                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time  3730.003837                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.095112                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time  3161.539872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers32.avg_buf_msgs     0.004282                       # Average number of messages in buffer
system.ruby.network.int_link_buffers32.avg_stall_time  3848.421917                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers33.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.int_link_buffers33.avg_stall_time  2499.552298                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers34.avg_buf_msgs     0.001745                       # Average number of messages in buffer
system.ruby.network.int_link_buffers34.avg_stall_time  2499.892663                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers36.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.int_link_buffers36.avg_stall_time  3011.075208                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.095113                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2502.100586                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.013849                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  3230.100607                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_buf_msgs     0.095178                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers07.avg_stall_time  2661.993136                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers08.avg_buf_msgs     0.004455                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers08.avg_stall_time  3348.441382                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers09.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers09.avg_stall_time  1999.644063                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.001745                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time  1999.992214                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers12.avg_buf_msgs     0.002547                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers12.avg_stall_time  2511.099123                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized     8.471361                      
system.ruby.network.routers6.msg_count.Control::0         5082                      
system.ruby.network.routers6.msg_count.Control::3        85510                      
system.ruby.network.routers6.msg_count.Response_Data::1         5082                      
system.ruby.network.routers6.msg_count.Response_Data::3        85510                      
system.ruby.network.routers6.msg_count.Response_Control::1         1058                      
system.ruby.network.routers6.msg_count.Response_Control::2         1569                      
system.ruby.network.routers6.msg_count.Writeback_Data::0          541                      
system.ruby.network.routers6.msg_count.Writeback_Control::0          517                      
system.ruby.network.routers6.msg_bytes.Control::0        40656                      
system.ruby.network.routers6.msg_bytes.Control::3       684080                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       365904                      
system.ruby.network.routers6.msg_bytes.Response_Data::3      6156720                      
system.ruby.network.routers6.msg_bytes.Response_Control::1         8464                      
system.ruby.network.routers6.msg_bytes.Response_Control::2        12552                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0        38952                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0         4136                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Control          271776                      
system.ruby.network.msg_count.Response_Data       271775                      
system.ruby.network.msg_count.Response_Control         7881                      
system.ruby.network.msg_count.Writeback_Data         1623                      
system.ruby.network.msg_count.Writeback_Control         1551                      
system.ruby.network.msg_byte.Control          2174208                      
system.ruby.network.msg_byte.Response_Data     19567800                      
system.ruby.network.msg_byte.Response_Control        63048                      
system.ruby.network.msg_byte.Writeback_Data       116856                      
system.ruby.network.msg_byte.Writeback_Control        12408                      
system.switch_cpus.branchPred.lookups           60524                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        60524                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16702                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        53691                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            6766                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3167                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        53691                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          115                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        53576                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        13519                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               63000                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses               25551                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1294                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                   186                       # TLB misses on write requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses               46718                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   444                       # TLB misses on write requests
system.switch_cpus.pwrStateResidencyTicks::OFF    449517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                   899013                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       636691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                 318014                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches               60524                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches         6881                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                125662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           34126                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              11415                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2462                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         6861                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines             46209                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         15449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             206                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples       802428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.755243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.243694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           712059     88.74%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             4242      0.53%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3829      0.48%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             4444      0.55%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             5007      0.62%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2623      0.33%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4878      0.61%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             4383      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            60963      7.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       802428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.067323                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.353737                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           584758                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        114483                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles             84694                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles          1426                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          17063                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts         581298                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles          17063                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           587087                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           89699                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        17279                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles             83259                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles          8037                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts         573971                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           193                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           7205                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            176                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       633923                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1502300                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups       909863                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          654                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        212755                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           421138                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          498                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          458                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts             25255                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads        86615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        38598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         5104                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         1288                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             556265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            523424                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        13033                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       369298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       671845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples       802428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.652300                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.462769                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       617638     76.97%     76.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        55108      6.87%     83.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        43358      5.40%     89.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        24482      3.05%     92.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        26876      3.35%     95.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        17430      2.17%     97.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11625      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3538      0.44%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2373      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       802428                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2257     19.26%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           9284     79.24%     98.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            95      0.81%     99.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           74      0.63%     99.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            6      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1606      0.31%      0.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        319323     61.01%     61.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           24      0.00%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            77      0.01%     61.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           13      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           10      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           34      0.01%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           23      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           34      0.01%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           15      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       173982     33.24%     94.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        27723      5.30%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          532      0.10%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           28      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         523424                       # Type of FU issued
system.switch_cpus.iq.rate                   0.582221                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               11716                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022383                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      1872529                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes       926469                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       374495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         1496                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          698                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          202                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         532762                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             772                       # Number of floating point alu accesses
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7558                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        59268                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        25601                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        40918                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          17063                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           78985                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          1692                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       557725                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts         86615                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts        38598                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          814                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          147                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        16693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        19867                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        506523                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        168973                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        15427                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               194360                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches            31042                       # Number of branches executed
system.switch_cpus.iew.exec_stores              25387                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.563421                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 376668                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                374697                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            261955                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            414586                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.416787                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.631847                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       369318                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        16935                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples       738811                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.254996                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.967881                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       664710     89.97%     89.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        30251      4.09%     94.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        14941      2.02%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        11854      1.60%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         7059      0.96%     98.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         3080      0.42%     99.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         2429      0.33%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1407      0.19%     99.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         3080      0.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       738811                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       100000                       # Number of instructions committed
system.switch_cpus.commit.committedOps         188394                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                  40334                       # Number of memory references committed
system.switch_cpus.commit.loads                 27337                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  26                       # Number of memory barriers committed
system.switch_cpus.commit.branches              18443                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                126                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            185550                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         2085                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass          165      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       147729     78.41%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           18      0.01%     78.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           73      0.04%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            3      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.00%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           10      0.01%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.01%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.02%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            6      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        27305     14.49%     93.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        12981      6.89%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           32      0.02%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       188394                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events          3080                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              1293410                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1179189                       # The number of ROB writes
system.switch_cpus.timesIdled                   12319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   96585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              100000                       # Number of Instructions Simulated
system.switch_cpus.committedOps                188394                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.990130                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.990130                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.111233                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.111233                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads           748327                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          310114                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               281                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              220                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads            150688                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            73587                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads          277854                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            212                       # number of misc regfile writes
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 3406754852000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     4.755655                      
system.ruby.network.routers0.throttle0.msg_count.Control::3        85510                      
system.ruby.network.routers0.throttle0.msg_bytes.Control::3       684080                      
system.ruby.network.routers0.throttle1.link_utilization    42.800725                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::3        85510                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::3      6156720                      
system.ruby.network.routers1.throttle0.link_utilization    44.256731                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         2792                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::3        85509                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1         1058                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1       201024                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::3      6156648                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1         8464                      
system.ruby.network.routers1.throttle1.link_utilization     5.297736                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         2792                      
system.ruby.network.routers1.throttle1.msg_count.Control::3        85510                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::2         1569                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::0          541                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::0          517                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        22336                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::3       684080                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::2        12552                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::0        38952                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::0         4136                      
system.ruby.network.routers2.throttle0.link_utilization     1.688310                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         2792                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1         2290                      
system.ruby.network.routers2.throttle0.msg_count.Response_Control::2         1569                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Data::0          541                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0          517                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        22336                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1       164880                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Control::2        12552                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Data::0        38952                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0         4136                      
system.ruby.network.routers2.throttle1.link_utilization     1.583698                      
system.ruby.network.routers2.throttle1.msg_count.Control::0         2290                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2792                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1         1058                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::0        18320                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       201024                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1         8464                      
system.ruby.network.routers3.throttle0.link_utilization     0.127359                      
system.ruby.network.routers3.throttle0.msg_count.Control::0         2290                      
system.ruby.network.routers3.throttle0.msg_bytes.Control::0        18320                      
system.ruby.network.routers3.throttle1.link_utilization     1.146229                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1         2290                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1       164880                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.throttle0.link_utilization     4.755655                      
system.ruby.network.routers6.throttle0.msg_count.Control::3        85510                      
system.ruby.network.routers6.throttle0.msg_bytes.Control::3       684080                      
system.ruby.network.routers6.throttle1.link_utilization    44.256842                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1         2792                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::3        85510                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::1         1058                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1       201024                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::3      6156720                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::1         8464                      
system.ruby.network.routers6.throttle2.link_utilization     1.688310                      
system.ruby.network.routers6.throttle2.msg_count.Control::0         2792                      
system.ruby.network.routers6.throttle2.msg_count.Response_Data::1         2290                      
system.ruby.network.routers6.throttle2.msg_count.Response_Control::2         1569                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Data::0          541                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0          517                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0        22336                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Data::1       164880                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Control::2        12552                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Data::0        38952                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0         4136                      
system.ruby.network.routers6.throttle3.link_utilization     0.127359                      
system.ruby.network.routers6.throttle3.msg_count.Control::0         2290                      
system.ruby.network.routers6.throttle3.msg_bytes.Control::0        18320                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          5419                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         1.263702                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        3.120154                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4793     88.45%     88.45% |          48      0.89%     89.33% |         530      9.78%     99.11% |          24      0.44%     99.56% |          19      0.35%     99.91% |           3      0.06%     99.96% |           0      0.00%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            5419                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          6140                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         2.846580                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        7.263045                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        5658     92.15%     92.15% |         429      6.99%     99.14% |          38      0.62%     99.76% |           8      0.13%     99.89% |           5      0.08%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            6140                       # delay histogram for vnet_1
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        41562                      
system.ruby.LD.latency_hist_seqr::mean      21.740460                      
system.ruby.LD.latency_hist_seqr::gmean     19.014258                      
system.ruby.LD.latency_hist_seqr::stdev     25.454015                      
system.ruby.LD.latency_hist_seqr         |       40860     98.31%     98.31% |         670      1.61%     99.92% |          10      0.02%     99.95% |          10      0.02%     99.97% |           7      0.02%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00%
system.ruby.LD.latency_hist_seqr::total         41562                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.LD.hit_latency_hist_seqr::samples        40137                      
system.ruby.LD.hit_latency_hist_seqr::mean    18.152851                      
system.ruby.LD.hit_latency_hist_seqr::gmean    17.928664                      
system.ruby.LD.hit_latency_hist_seqr::stdev     3.159918                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |           0      0.00%      0.00% |       37963     94.58%     94.58% |        1755      4.37%     98.96% |         395      0.98%     99.94% |          23      0.06%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        40137                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         1425                      
system.ruby.LD.miss_latency_hist_seqr::mean   122.790175                      
system.ruby.LD.miss_latency_hist_seqr::gmean    99.587780                      
system.ruby.LD.miss_latency_hist_seqr::stdev    89.707531                      
system.ruby.LD.miss_latency_hist_seqr    |         723     50.74%     50.74% |         670     47.02%     97.75% |          10      0.70%     98.46% |          10      0.70%     99.16% |           7      0.49%     99.65% |           2      0.14%     99.79% |           0      0.00%     99.79% |           0      0.00%     99.79% |           0      0.00%     99.79% |           3      0.21%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1425                      
system.ruby.ST.latency_hist_seqr::bucket_size           64                      
system.ruby.ST.latency_hist_seqr::max_bucket          639                      
system.ruby.ST.latency_hist_seqr::samples        12984                      
system.ruby.ST.latency_hist_seqr::mean       2.044208                      
system.ruby.ST.latency_hist_seqr::gmean      1.036462                      
system.ruby.ST.latency_hist_seqr::stdev     13.723894                      
system.ruby.ST.latency_hist_seqr         |       12897     99.33%     99.33% |          38      0.29%     99.62% |          45      0.35%     99.97% |           1      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         12984                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        12887                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000155                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000108                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.012457                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       12885     99.98%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        12887                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.miss_latency_hist_seqr::samples           97                      
system.ruby.ST.miss_latency_hist_seqr::mean   140.752577                      
system.ruby.ST.miss_latency_hist_seqr::gmean   119.043227                      
system.ruby.ST.miss_latency_hist_seqr::stdev    76.713486                      
system.ruby.ST.miss_latency_hist_seqr    |          10     10.31%     10.31% |          38     39.18%     49.48% |          45     46.39%     95.88% |           1      1.03%     96.91% |           0      0.00%     96.91% |           0      0.00%     96.91% |           0      0.00%     96.91% |           3      3.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           97                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples        46093                      
system.ruby.IFETCH.latency_hist_seqr::mean    20.111253                      
system.ruby.IFETCH.latency_hist_seqr::gmean    17.724387                      
system.ruby.IFETCH.latency_hist_seqr::stdev    23.440604                      
system.ruby.IFETCH.latency_hist_seqr     |       45651     99.04%     99.04% |         424      0.92%     99.96% |           6      0.01%     99.97% |           2      0.00%     99.98% |           4      0.01%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           4      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        46093                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        44895                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean    16.915046                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean    16.807753                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     2.117447                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |       44158     98.36%     98.36% |         691      1.54%     99.90% |          22      0.05%     99.95% |          23      0.05%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        44895                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1198                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   139.888982                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   129.658914                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    79.042549                      
system.ruby.IFETCH.miss_latency_hist_seqr |         756     63.11%     63.11% |         424     35.39%     98.50% |           6      0.50%     99.00% |           2      0.17%     99.17% |           4      0.33%     99.50% |           2      0.17%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           4      0.33%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1198                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         2175                      
system.ruby.RMW_Read.latency_hist_seqr::mean     5.660690                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.168339                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    30.552062                      
system.ruby.RMW_Read.latency_hist_seqr   |        2126     97.75%     97.75% |          47      2.16%     99.91% |           0      0.00%     99.91% |           1      0.05%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         2175                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         2103                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.000476                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.000330                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.021806                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        2102     99.95%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         2103                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           72                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   141.777778                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   108.883305                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    95.651542                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          23     31.94%     31.94% |          47     65.28%     97.22% |           0      0.00%     97.22% |           1      1.39%     98.61% |           0      0.00%     98.61% |           1      1.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           72                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           13                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           13                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           13                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           13                      
system.ruby.Directory_Controller.Fetch           2290      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2290      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2290      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2290      0.00%      0.00%
system.ruby.L0Cache_Controller.Load             85510      0.00%      0.00%
system.ruby.L0Cache_Controller.NP.Load          85510      0.00%      0.00%
system.ruby.L1Cache_Controller.Load             41565      0.00%      0.00%
system.ruby.L1Cache_Controller.Ifetch           46094      0.00%      0.00%
system.ruby.L1Cache_Controller.Store            15185      0.00%      0.00%
system.ruby.L1Cache_Controller.L1_Replacement         1768      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_Exclusive          394      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks          252      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_Exclusive_M         1006      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks_M         1140      0.00%      0.00%
system.ruby.L1Cache_Controller.WB_Ack            1058      0.00%      0.00%
system.ruby.L1Cache_Controller.CALL_BACK        85509      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Load           1425      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Ifetch         1198      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Store           169      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Load               1      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Ifetch         44896      0.00%      0.00%
system.ruby.L1Cache_Controller.S.L1_Replacement          710      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Load           13568      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Store            640      0.00%      0.00%
system.ruby.L1Cache_Controller.E.L1_Replacement          517      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Load           26570      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Store          14376      0.00%      0.00%
system.ruby.L1Cache_Controller.M.L1_Replacement          541      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive          394      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks           83      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive_M         1006      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks_M         1140      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks          169      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Load             1      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack         1058      0.00%      0.00%
system.ruby.L1Cache_Controller.SB.CALL_BACK          394      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_S.CALL_BACK           83      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_SS.CALL_BACK        44896      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_EE.CALL_BACK        13568      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_MM.CALL_BACK        26568      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1198      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1425      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            169      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           1058      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2290      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock         1569      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1140      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1006      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          144      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           58      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          394      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1006      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1140      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          144      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1569      0.00%      0.00%
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
