{
  "module_name": "qmi.h",
  "hash_id": "6eb9cf281f0126a8dd0d528aca92b315c0864b94c40c97232e71060ccff6b0bc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath12k/qmi.h",
  "human_readable_source": " \n \n\n#ifndef ATH12K_QMI_H\n#define ATH12K_QMI_H\n\n#include <linux/mutex.h>\n#include <linux/soc/qcom/qmi.h>\n\n#define ATH12K_HOST_VERSION_STRING\t\t\"WIN\"\n#define ATH12K_QMI_WLANFW_TIMEOUT_MS\t\t10000\n#define ATH12K_QMI_MAX_BDF_FILE_NAME_SIZE\t64\n#define ATH12K_QMI_CALDB_ADDRESS\t\t0x4BA00000\n#define ATH12K_QMI_WLANFW_MAX_BUILD_ID_LEN_V01\t128\n#define ATH12K_QMI_WLFW_NODE_ID_BASE\t\t0x07\n#define ATH12K_QMI_WLFW_SERVICE_ID_V01\t\t0x45\n#define ATH12K_QMI_WLFW_SERVICE_VERS_V01\t0x01\n#define ATH12K_QMI_WLFW_SERVICE_INS_ID_V01\t0x02\n#define ATH12K_QMI_WLFW_SERVICE_INS_ID_V01_WCN7850 0x1\n\n#define ATH12K_QMI_WLFW_SERVICE_INS_ID_V01_QCN9274\t0x07\n#define ATH12K_QMI_WLANFW_MAX_TIMESTAMP_LEN_V01\t32\n#define ATH12K_QMI_RESP_LEN_MAX\t\t\t8192\n#define ATH12K_QMI_WLANFW_MAX_NUM_MEM_SEG_V01\t52\n#define ATH12K_QMI_CALDB_SIZE\t\t\t0x480000\n#define ATH12K_QMI_BDF_EXT_STR_LENGTH\t\t0x20\n#define ATH12K_QMI_FW_MEM_REQ_SEGMENT_CNT\t3\n#define ATH12K_QMI_WLFW_MAX_DEV_MEM_NUM_V01 4\n#define ATH12K_QMI_DEVMEM_CMEM_INDEX\t0\n\n#define QMI_WLFW_REQUEST_MEM_IND_V01\t\t0x0035\n#define QMI_WLFW_FW_MEM_READY_IND_V01\t\t0x0037\n#define QMI_WLFW_FW_READY_IND_V01\t\t0x0038\n\n#define QMI_WLANFW_MAX_DATA_SIZE_V01\t\t6144\n#define ATH12K_FIRMWARE_MODE_OFF\t\t4\n#define ATH12K_QMI_TARGET_MEM_MODE_DEFAULT\t0\n\n#define ATH12K_BOARD_ID_DEFAULT\t0xFF\n\nstruct ath12k_base;\n\nenum ath12k_qmi_file_type {\n\tATH12K_QMI_FILE_TYPE_BDF_GOLDEN\t= 0,\n\tATH12K_QMI_FILE_TYPE_CALDATA\t= 2,\n\tATH12K_QMI_FILE_TYPE_EEPROM\t= 3,\n\tATH12K_QMI_MAX_FILE_TYPE\t= 4,\n};\n\nenum ath12k_qmi_bdf_type {\n\tATH12K_QMI_BDF_TYPE_BIN\t\t\t= 0,\n\tATH12K_QMI_BDF_TYPE_ELF\t\t\t= 1,\n\tATH12K_QMI_BDF_TYPE_REGDB\t\t= 4,\n\tATH12K_QMI_BDF_TYPE_CALIBRATION\t\t= 5,\n};\n\nenum ath12k_qmi_event_type {\n\tATH12K_QMI_EVENT_SERVER_ARRIVE,\n\tATH12K_QMI_EVENT_SERVER_EXIT,\n\tATH12K_QMI_EVENT_REQUEST_MEM,\n\tATH12K_QMI_EVENT_FW_MEM_READY,\n\tATH12K_QMI_EVENT_FW_READY,\n\tATH12K_QMI_EVENT_REGISTER_DRIVER,\n\tATH12K_QMI_EVENT_UNREGISTER_DRIVER,\n\tATH12K_QMI_EVENT_RECOVERY,\n\tATH12K_QMI_EVENT_FORCE_FW_ASSERT,\n\tATH12K_QMI_EVENT_POWER_UP,\n\tATH12K_QMI_EVENT_POWER_DOWN,\n\tATH12K_QMI_EVENT_MAX,\n};\n\nstruct ath12k_qmi_driver_event {\n\tstruct list_head list;\n\tenum ath12k_qmi_event_type type;\n\tvoid *data;\n};\n\nstruct ath12k_qmi_ce_cfg {\n\tconst struct ce_pipe_config *tgt_ce;\n\tint tgt_ce_len;\n\tconst struct service_to_pipe *svc_to_ce_map;\n\tint svc_to_ce_map_len;\n\tconst u8 *shadow_reg;\n\tint shadow_reg_len;\n\tu32 *shadow_reg_v3;\n\tint shadow_reg_v3_len;\n};\n\nstruct ath12k_qmi_event_msg {\n\tstruct list_head list;\n\tenum ath12k_qmi_event_type type;\n};\n\nstruct target_mem_chunk {\n\tu32 size;\n\tu32 type;\n\tdma_addr_t paddr;\n\tunion {\n\t\tvoid __iomem *ioaddr;\n\t\tvoid *addr;\n\t} v;\n};\n\nstruct target_info {\n\tu32 chip_id;\n\tu32 chip_family;\n\tu32 board_id;\n\tu32 soc_id;\n\tu32 fw_version;\n\tu32 eeprom_caldata;\n\tchar fw_build_timestamp[ATH12K_QMI_WLANFW_MAX_TIMESTAMP_LEN_V01 + 1];\n\tchar fw_build_id[ATH12K_QMI_WLANFW_MAX_BUILD_ID_LEN_V01 + 1];\n\tchar bdf_ext[ATH12K_QMI_BDF_EXT_STR_LENGTH];\n};\n\nstruct m3_mem_region {\n\tu32 size;\n\tdma_addr_t paddr;\n\tvoid *vaddr;\n};\n\nstruct dev_mem_info {\n\tu64 start;\n\tu64 size;\n};\n\nstruct ath12k_qmi {\n\tstruct ath12k_base *ab;\n\tstruct qmi_handle handle;\n\tstruct sockaddr_qrtr sq;\n\tstruct work_struct event_work;\n\tstruct workqueue_struct *event_wq;\n\tstruct list_head event_list;\n\tspinlock_t event_lock;  \n\tstruct ath12k_qmi_ce_cfg ce_cfg;\n\tstruct target_mem_chunk target_mem[ATH12K_QMI_WLANFW_MAX_NUM_MEM_SEG_V01];\n\tu32 mem_seg_count;\n\tu32 target_mem_mode;\n\tbool target_mem_delayed;\n\tu8 cal_done;\n\tstruct target_info target;\n\tstruct m3_mem_region m3_mem;\n\tunsigned int service_ins_id;\n\tstruct dev_mem_info dev_mem[ATH12K_QMI_WLFW_MAX_DEV_MEM_NUM_V01];\n};\n\n#define QMI_WLANFW_HOST_CAP_REQ_MSG_V01_MAX_LEN\t\t261\n#define QMI_WLANFW_HOST_CAP_REQ_V01\t\t\t0x0034\n#define QMI_WLANFW_HOST_CAP_RESP_MSG_V01_MAX_LEN\t7\n#define QMI_WLFW_HOST_CAP_RESP_V01\t\t\t0x0034\n#define QMI_WLFW_MAX_NUM_GPIO_V01\t\t\t32\n#define QMI_WLANFW_MAX_PLATFORM_NAME_LEN_V01\t\t64\n#define QMI_WLANFW_MAX_HOST_DDR_RANGE_SIZE_V01\t\t3\n\nstruct qmi_wlanfw_host_ddr_range {\n\tu64 start;\n\tu64 size;\n};\n\nenum ath12k_qmi_target_mem {\n\tHOST_DDR_REGION_TYPE = 0x1,\n\tBDF_MEM_REGION_TYPE = 0x2,\n\tM3_DUMP_REGION_TYPE = 0x3,\n\tCALDB_MEM_REGION_TYPE = 0x4,\n\tPAGEABLE_MEM_REGION_TYPE = 0x9,\n};\n\nenum qmi_wlanfw_host_build_type {\n\tWLANFW_HOST_BUILD_TYPE_ENUM_MIN_VAL_V01 = INT_MIN,\n\tQMI_WLANFW_HOST_BUILD_TYPE_UNSPECIFIED_V01 = 0,\n\tQMI_WLANFW_HOST_BUILD_TYPE_PRIMARY_V01 = 1,\n\tQMI_WLANFW_HOST_BUILD_TYPE_SECONDARY_V01 = 2,\n\tWLANFW_HOST_BUILD_TYPE_ENUM_MAX_VAL_V01 = INT_MAX,\n};\n\n#define QMI_WLFW_MAX_NUM_MLO_CHIPS_V01 3\n#define QMI_WLFW_MAX_NUM_MLO_LINKS_PER_CHIP_V01 2\n\nstruct wlfw_host_mlo_chip_info_s_v01 {\n\tu8 chip_id;\n\tu8 num_local_links;\n\tu8 hw_link_id[QMI_WLFW_MAX_NUM_MLO_LINKS_PER_CHIP_V01];\n\tu8 valid_mlo_link_id[QMI_WLFW_MAX_NUM_MLO_LINKS_PER_CHIP_V01];\n};\n\nenum ath12k_qmi_cnss_feature {\n\tCNSS_FEATURE_MIN_ENUM_VAL_V01 = INT_MIN,\n\tCNSS_QDSS_CFG_MISS_V01 = 3,\n\tCNSS_PCIE_PERST_NO_PULL_V01 = 4,\n\tCNSS_MAX_FEATURE_V01 = 64,\n\tCNSS_FEATURE_MAX_ENUM_VAL_V01 = INT_MAX,\n};\n\nstruct qmi_wlanfw_host_cap_req_msg_v01 {\n\tu8 num_clients_valid;\n\tu32 num_clients;\n\tu8 wake_msi_valid;\n\tu32 wake_msi;\n\tu8 gpios_valid;\n\tu32 gpios_len;\n\tu32 gpios[QMI_WLFW_MAX_NUM_GPIO_V01];\n\tu8 nm_modem_valid;\n\tu8 nm_modem;\n\tu8 bdf_support_valid;\n\tu8 bdf_support;\n\tu8 bdf_cache_support_valid;\n\tu8 bdf_cache_support;\n\tu8 m3_support_valid;\n\tu8 m3_support;\n\tu8 m3_cache_support_valid;\n\tu8 m3_cache_support;\n\tu8 cal_filesys_support_valid;\n\tu8 cal_filesys_support;\n\tu8 cal_cache_support_valid;\n\tu8 cal_cache_support;\n\tu8 cal_done_valid;\n\tu8 cal_done;\n\tu8 mem_bucket_valid;\n\tu32 mem_bucket;\n\tu8 mem_cfg_mode_valid;\n\tu8 mem_cfg_mode;\n\tu8 cal_duration_valid;\n\tu16 cal_duraiton;\n\tu8 platform_name_valid;\n\tchar platform_name[QMI_WLANFW_MAX_PLATFORM_NAME_LEN_V01 + 1];\n\tu8 ddr_range_valid;\n\tstruct qmi_wlanfw_host_ddr_range ddr_range[QMI_WLANFW_MAX_HOST_DDR_RANGE_SIZE_V01];\n\tu8 host_build_type_valid;\n\tenum qmi_wlanfw_host_build_type host_build_type;\n\tu8 mlo_capable_valid;\n\tu8 mlo_capable;\n\tu8 mlo_chip_id_valid;\n\tu16 mlo_chip_id;\n\tu8 mlo_group_id_valid;\n\tu8 mlo_group_id;\n\tu8 max_mlo_peer_valid;\n\tu16 max_mlo_peer;\n\tu8 mlo_num_chips_valid;\n\tu8 mlo_num_chips;\n\tu8 mlo_chip_info_valid;\n\tstruct wlfw_host_mlo_chip_info_s_v01 mlo_chip_info[QMI_WLFW_MAX_NUM_MLO_CHIPS_V01];\n\tu8 feature_list_valid;\n\tu64 feature_list;\n\n};\n\nstruct qmi_wlanfw_host_cap_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define QMI_WLANFW_IND_REGISTER_REQ_MSG_V01_MAX_LEN\t\t54\n#define QMI_WLANFW_IND_REGISTER_REQ_V01\t\t\t\t0x0020\n#define QMI_WLANFW_IND_REGISTER_RESP_MSG_V01_MAX_LEN\t\t18\n#define QMI_WLANFW_IND_REGISTER_RESP_V01\t\t\t0x0020\n#define QMI_WLANFW_CLIENT_ID\t\t\t\t\t0x4b4e454c\n\nstruct qmi_wlanfw_ind_register_req_msg_v01 {\n\tu8 fw_ready_enable_valid;\n\tu8 fw_ready_enable;\n\tu8 initiate_cal_download_enable_valid;\n\tu8 initiate_cal_download_enable;\n\tu8 initiate_cal_update_enable_valid;\n\tu8 initiate_cal_update_enable;\n\tu8 msa_ready_enable_valid;\n\tu8 msa_ready_enable;\n\tu8 pin_connect_result_enable_valid;\n\tu8 pin_connect_result_enable;\n\tu8 client_id_valid;\n\tu32 client_id;\n\tu8 request_mem_enable_valid;\n\tu8 request_mem_enable;\n\tu8 fw_mem_ready_enable_valid;\n\tu8 fw_mem_ready_enable;\n\tu8 fw_init_done_enable_valid;\n\tu8 fw_init_done_enable;\n\tu8 rejuvenate_enable_valid;\n\tu32 rejuvenate_enable;\n\tu8 xo_cal_enable_valid;\n\tu8 xo_cal_enable;\n\tu8 cal_done_enable_valid;\n\tu8 cal_done_enable;\n};\n\nstruct qmi_wlanfw_ind_register_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 fw_status_valid;\n\tu64 fw_status;\n};\n\n#define QMI_WLANFW_REQUEST_MEM_IND_MSG_V01_MAX_LEN\t1824\n#define QMI_WLANFW_RESPOND_MEM_REQ_MSG_V01_MAX_LEN\t888\n#define QMI_WLANFW_RESPOND_MEM_RESP_MSG_V01_MAX_LEN\t7\n#define QMI_WLANFW_REQUEST_MEM_IND_V01\t\t\t0x0035\n#define QMI_WLANFW_RESPOND_MEM_REQ_V01\t\t\t0x0036\n#define QMI_WLANFW_RESPOND_MEM_RESP_V01\t\t\t0x0036\n#define QMI_WLANFW_MAX_NUM_MEM_CFG_V01\t\t\t2\n#define QMI_WLANFW_MAX_STR_LEN_V01                      16\n\nstruct qmi_wlanfw_mem_cfg_s_v01 {\n\tu64 offset;\n\tu32 size;\n\tu8 secure_flag;\n};\n\nenum qmi_wlanfw_mem_type_enum_v01 {\n\tWLANFW_MEM_TYPE_ENUM_MIN_VAL_V01 = INT_MIN,\n\tQMI_WLANFW_MEM_TYPE_MSA_V01 = 0,\n\tQMI_WLANFW_MEM_TYPE_DDR_V01 = 1,\n\tQMI_WLANFW_MEM_BDF_V01 = 2,\n\tQMI_WLANFW_MEM_M3_V01 = 3,\n\tQMI_WLANFW_MEM_CAL_V01 = 4,\n\tQMI_WLANFW_MEM_DPD_V01 = 5,\n\tWLANFW_MEM_TYPE_ENUM_MAX_VAL_V01 = INT_MAX,\n};\n\nstruct qmi_wlanfw_mem_seg_s_v01 {\n\tu32 size;\n\tenum qmi_wlanfw_mem_type_enum_v01 type;\n\tu32 mem_cfg_len;\n\tstruct qmi_wlanfw_mem_cfg_s_v01 mem_cfg[QMI_WLANFW_MAX_NUM_MEM_CFG_V01];\n};\n\nstruct qmi_wlanfw_request_mem_ind_msg_v01 {\n\tu32 mem_seg_len;\n\tstruct qmi_wlanfw_mem_seg_s_v01 mem_seg[ATH12K_QMI_WLANFW_MAX_NUM_MEM_SEG_V01];\n};\n\nstruct qmi_wlanfw_mem_seg_resp_s_v01 {\n\tu64 addr;\n\tu32 size;\n\tenum qmi_wlanfw_mem_type_enum_v01 type;\n\tu8 restore;\n};\n\nstruct qmi_wlanfw_respond_mem_req_msg_v01 {\n\tu32 mem_seg_len;\n\tstruct qmi_wlanfw_mem_seg_resp_s_v01 mem_seg[ATH12K_QMI_WLANFW_MAX_NUM_MEM_SEG_V01];\n};\n\nstruct qmi_wlanfw_respond_mem_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\nstruct qmi_wlanfw_fw_mem_ready_ind_msg_v01 {\n\tchar placeholder;\n};\n\nstruct qmi_wlanfw_fw_ready_ind_msg_v01 {\n\tchar placeholder;\n};\n\n#define QMI_WLANFW_CAP_REQ_MSG_V01_MAX_LEN\t0\n#define QMI_WLANFW_CAP_RESP_MSG_V01_MAX_LEN\t207\n#define QMI_WLANFW_CAP_REQ_V01\t\t\t0x0024\n#define QMI_WLANFW_CAP_RESP_V01\t\t\t0x0024\n\nenum qmi_wlanfw_pipedir_enum_v01 {\n\tQMI_WLFW_PIPEDIR_NONE_V01 = 0,\n\tQMI_WLFW_PIPEDIR_IN_V01 = 1,\n\tQMI_WLFW_PIPEDIR_OUT_V01 = 2,\n\tQMI_WLFW_PIPEDIR_INOUT_V01 = 3,\n};\n\nstruct qmi_wlanfw_ce_tgt_pipe_cfg_s_v01 {\n\t__le32 pipe_num;\n\t__le32 pipe_dir;\n\t__le32 nentries;\n\t__le32 nbytes_max;\n\t__le32 flags;\n};\n\nstruct qmi_wlanfw_ce_svc_pipe_cfg_s_v01 {\n\t__le32 service_id;\n\t__le32 pipe_dir;\n\t__le32 pipe_num;\n};\n\nstruct qmi_wlanfw_shadow_reg_cfg_s_v01 {\n\tu16 id;\n\tu16 offset;\n};\n\nstruct qmi_wlanfw_shadow_reg_v3_cfg_s_v01 {\n\tu32 addr;\n};\n\nstruct qmi_wlanfw_memory_region_info_s_v01 {\n\tu64 region_addr;\n\tu32 size;\n\tu8 secure_flag;\n};\n\nstruct qmi_wlanfw_rf_chip_info_s_v01 {\n\tu32 chip_id;\n\tu32 chip_family;\n};\n\nstruct qmi_wlanfw_rf_board_info_s_v01 {\n\tu32 board_id;\n};\n\nstruct qmi_wlanfw_soc_info_s_v01 {\n\tu32 soc_id;\n};\n\nstruct qmi_wlanfw_fw_version_info_s_v01 {\n\tu32 fw_version;\n\tchar fw_build_timestamp[ATH12K_QMI_WLANFW_MAX_TIMESTAMP_LEN_V01 + 1];\n};\n\nstruct qmi_wlanfw_dev_mem_info_s_v01 {\n\tu64 start;\n\tu64 size;\n};\n\nenum qmi_wlanfw_cal_temp_id_enum_v01 {\n\tQMI_WLANFW_CAL_TEMP_IDX_0_V01 = 0,\n\tQMI_WLANFW_CAL_TEMP_IDX_1_V01 = 1,\n\tQMI_WLANFW_CAL_TEMP_IDX_2_V01 = 2,\n\tQMI_WLANFW_CAL_TEMP_IDX_3_V01 = 3,\n\tQMI_WLANFW_CAL_TEMP_IDX_4_V01 = 4,\n\tQMI_WLANFW_CAL_TEMP_ID_MAX_V01 = 0xFF,\n};\n\nenum qmi_wlanfw_rd_card_chain_cap_v01 {\n\tWLFW_RD_CARD_CHAIN_CAP_MIN_VAL_V01 = INT_MIN,\n\tWLFW_RD_CARD_CHAIN_CAP_UNSPECIFIED_V01 = 0,\n\tWLFW_RD_CARD_CHAIN_CAP_1x1_V01 = 1,\n\tWLFW_RD_CARD_CHAIN_CAP_2x2_V01 = 2,\n\tWLFW_RD_CARD_CHAIN_CAP_MAX_VAL_V01 = INT_MAX,\n};\n\nstruct qmi_wlanfw_cap_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n\tu8 chip_info_valid;\n\tstruct qmi_wlanfw_rf_chip_info_s_v01 chip_info;\n\tu8 board_info_valid;\n\tstruct qmi_wlanfw_rf_board_info_s_v01 board_info;\n\tu8 soc_info_valid;\n\tstruct qmi_wlanfw_soc_info_s_v01 soc_info;\n\tu8 fw_version_info_valid;\n\tstruct qmi_wlanfw_fw_version_info_s_v01 fw_version_info;\n\tu8 fw_build_id_valid;\n\tchar fw_build_id[ATH12K_QMI_WLANFW_MAX_BUILD_ID_LEN_V01 + 1];\n\tu8 num_macs_valid;\n\tu8 num_macs;\n\tu8 voltage_mv_valid;\n\tu32 voltage_mv;\n\tu8 time_freq_hz_valid;\n\tu32 time_freq_hz;\n\tu8 otp_version_valid;\n\tu32 otp_version;\n\tu8 eeprom_caldata_read_timeout_valid;\n\tu32 eeprom_caldata_read_timeout;\n\tu8 fw_caps_valid;\n\tu64 fw_caps;\n\tu8 rd_card_chain_cap_valid;\n\tenum qmi_wlanfw_rd_card_chain_cap_v01 rd_card_chain_cap;\n\tu8 dev_mem_info_valid;\n\tstruct qmi_wlanfw_dev_mem_info_s_v01 dev_mem[ATH12K_QMI_WLFW_MAX_DEV_MEM_NUM_V01];\n};\n\nstruct qmi_wlanfw_cap_req_msg_v01 {\n\tchar placeholder;\n};\n\n#define QMI_WLANFW_BDF_DOWNLOAD_REQ_MSG_V01_MAX_LEN\t6182\n#define QMI_WLANFW_BDF_DOWNLOAD_RESP_MSG_V01_MAX_LEN\t7\n#define QMI_WLANFW_BDF_DOWNLOAD_RESP_V01\t\t0x0025\n#define QMI_WLANFW_BDF_DOWNLOAD_REQ_V01\t\t\t0x0025\n \nstruct qmi_wlanfw_bdf_download_req_msg_v01 {\n\tu8 valid;\n\tu8 file_id_valid;\n\tenum qmi_wlanfw_cal_temp_id_enum_v01 file_id;\n\tu8 total_size_valid;\n\tu32 total_size;\n\tu8 seg_id_valid;\n\tu32 seg_id;\n\tu8 data_valid;\n\tu32 data_len;\n\tu8 data[QMI_WLANFW_MAX_DATA_SIZE_V01];\n\tu8 end_valid;\n\tu8 end;\n\tu8 bdf_type_valid;\n\tu8 bdf_type;\n\n};\n\nstruct qmi_wlanfw_bdf_download_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define QMI_WLANFW_M3_INFO_REQ_MSG_V01_MAX_MSG_LEN\t18\n#define QMI_WLANFW_M3_INFO_RESP_MSG_V01_MAX_MSG_LEN\t7\n#define QMI_WLANFW_M3_INFO_RESP_V01\t\t0x003C\n#define QMI_WLANFW_M3_INFO_REQ_V01\t\t0x003C\n\nstruct qmi_wlanfw_m3_info_req_msg_v01 {\n\tu64 addr;\n\tu32 size;\n};\n\nstruct qmi_wlanfw_m3_info_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\n#define QMI_WLANFW_WLAN_MODE_REQ_MSG_V01_MAX_LEN\t11\n#define QMI_WLANFW_WLAN_MODE_RESP_MSG_V01_MAX_LEN\t7\n#define QMI_WLANFW_WLAN_CFG_REQ_MSG_V01_MAX_LEN\t\t803\n#define QMI_WLANFW_WLAN_CFG_RESP_MSG_V01_MAX_LEN\t7\n#define QMI_WLANFW_WLAN_MODE_REQ_V01\t\t\t0x0022\n#define QMI_WLANFW_WLAN_MODE_RESP_V01\t\t\t0x0022\n#define QMI_WLANFW_WLAN_CFG_REQ_V01\t\t\t0x0023\n#define QMI_WLANFW_WLAN_CFG_RESP_V01\t\t\t0x0023\n#define QMI_WLANFW_MAX_STR_LEN_V01\t\t\t16\n#define QMI_WLANFW_MAX_NUM_CE_V01\t\t\t12\n#define QMI_WLANFW_MAX_NUM_SVC_V01\t\t\t24\n#define QMI_WLANFW_MAX_NUM_SHADOW_REG_V01\t\t24\n#define QMI_WLANFW_MAX_NUM_SHADOW_REG_V3_V01\t\t60\n\nstruct qmi_wlanfw_wlan_mode_req_msg_v01 {\n\tu32 mode;\n\tu8 hw_debug_valid;\n\tu8 hw_debug;\n};\n\nstruct qmi_wlanfw_wlan_mode_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\nstruct qmi_wlanfw_wlan_cfg_req_msg_v01 {\n\tu8 host_version_valid;\n\tchar host_version[QMI_WLANFW_MAX_STR_LEN_V01 + 1];\n\tu8  tgt_cfg_valid;\n\tu32  tgt_cfg_len;\n\tstruct qmi_wlanfw_ce_tgt_pipe_cfg_s_v01\n\t\t\ttgt_cfg[QMI_WLANFW_MAX_NUM_CE_V01];\n\tu8  svc_cfg_valid;\n\tu32 svc_cfg_len;\n\tstruct qmi_wlanfw_ce_svc_pipe_cfg_s_v01\n\t\t\tsvc_cfg[QMI_WLANFW_MAX_NUM_SVC_V01];\n\tu8 shadow_reg_valid;\n\tu32 shadow_reg_len;\n\tstruct qmi_wlanfw_shadow_reg_cfg_s_v01\n\t\tshadow_reg[QMI_WLANFW_MAX_NUM_SHADOW_REG_V01];\n\tu8 shadow_reg_v3_valid;\n\tu32 shadow_reg_v3_len;\n\tstruct qmi_wlanfw_shadow_reg_v3_cfg_s_v01\n\t\tshadow_reg_v3[QMI_WLANFW_MAX_NUM_SHADOW_REG_V3_V01];\n};\n\nstruct qmi_wlanfw_wlan_cfg_resp_msg_v01 {\n\tstruct qmi_response_type_v01 resp;\n};\n\nint ath12k_qmi_firmware_start(struct ath12k_base *ab,\n\t\t\t      u32 mode);\nvoid ath12k_qmi_firmware_stop(struct ath12k_base *ab);\nvoid ath12k_qmi_deinit_service(struct ath12k_base *ab);\nint ath12k_qmi_init_service(struct ath12k_base *ab);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}