# Generated by Yosys 0.9+3833 (git sha1 b0004911, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 2064
attribute \dynports 1
attribute \hdlname "\\debounce"
attribute \src "debounce.v:3.1-43.10"
module $paramod\debounce\NUMBER_STABLE_CYCLES=40
  parameter \NUMBER_STABLE_CYCLES 40
  attribute \src "debounce.v:23.22-23.52"
  wire width 40 $add$debounce.v:23$132_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$1709
  attribute \src "debounce.v:26.8-26.52"
  wire $eq$debounce.v:26$133_Y
  attribute \src "debounce.v:32.16-32.33"
  wire $eq$debounce.v:32$135_Y
  wire $procmux$1074_Y
  wire $procmux$1076_Y
  wire $procmux$1079_Y
  wire $procmux$1081_Y
  wire $procmux$1089_Y
  wire $procmux$1092_Y
  attribute \src "debounce.v:8.16-8.22"
  wire input 3 \button
  attribute \src "debounce.v:13.33-13.47"
  wire width 40 \button_history
  attribute \src "debounce.v:6.16-6.19"
  wire input 1 \clk
  attribute \src "debounce.v:9.16-9.25"
  wire output 4 \debounced
  attribute \src "debounce.v:7.16-7.21"
  wire input 2 \reset
  attribute \src "debounce.v:10.16-10.22"
  wire output 5 \strobe
  attribute \src "debounce.v:23.22-23.52"
  cell $add $add$debounce.v:23$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 40
    connect \A { \button_history [38:0] 1'0 }
    connect \B \button
    connect \Y $add$debounce.v:23$132_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$debounce.v:32$135_Y $eq$debounce.v:26$133_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1709
  end
  attribute \src "debounce.v:15.2-41.5"
  cell $sdff $auto$opt_dff.cc:702:run$1706
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 40'0000000000000000000000000000000000000000
    parameter \WIDTH 40
    connect \CLK \clk
    connect \D $add$debounce.v:23$132_Y
    connect \Q \button_history
    connect \SRST \reset
  end
  attribute \src "debounce.v:15.2-41.5"
  cell $sdff $auto$opt_dff.cc:702:run$1707
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$1081_Y
    connect \Q \strobe
    connect \SRST \reset
  end
  attribute \src "debounce.v:15.2-41.5"
  cell $sdffe $auto$opt_dff.cc:764:run$1711
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$1092_Y
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$1709
    connect \Q \debounced
    connect \SRST \reset
  end
  attribute \src "debounce.v:26.8-26.52"
  cell $eq $eq$debounce.v:26$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \B_WIDTH 40
    parameter \Y_WIDTH 1
    connect \A \button_history
    connect \B 40'1111111111111111111111111111111111111111
    connect \Y $eq$debounce.v:26$133_Y
  end
  attribute \src "debounce.v:32.16-32.33"
  cell $logic_not $eq$debounce.v:32$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \Y_WIDTH 1
    connect \A \button_history
    connect \Y $eq$debounce.v:32$135_Y
  end
  attribute \src "debounce.v:34.8-34.20|debounce.v:34.5-36.8"
  cell $mux $procmux$1074
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \debounced
    connect \Y $procmux$1074_Y
  end
  attribute \src "debounce.v:32.16-32.33|debounce.v:32.13-37.7"
  cell $mux $procmux$1076
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1074_Y
    connect \S $eq$debounce.v:32$135_Y
    connect \Y $procmux$1076_Y
  end
  attribute \src "debounce.v:28.8-28.20|debounce.v:28.5-30.8"
  cell $mux $procmux$1079
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \debounced
    connect \Y $procmux$1079_Y
  end
  attribute \full_case 1
  attribute \src "debounce.v:26.8-26.52|debounce.v:26.4-37.7"
  cell $mux $procmux$1081
    parameter \WIDTH 1
    connect \A $procmux$1076_Y
    connect \B $procmux$1079_Y
    connect \S $eq$debounce.v:26$133_Y
    connect \Y $procmux$1081_Y
  end
  attribute \src "debounce.v:32.16-32.33|debounce.v:32.13-37.7"
  cell $mux $procmux$1089
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$debounce.v:32$135_Y
    connect \Y $procmux$1089_Y
  end
  attribute \full_case 1
  attribute \src "debounce.v:26.8-26.52|debounce.v:26.4-37.7"
  cell $mux $procmux$1092
    parameter \WIDTH 1
    connect \A $procmux$1089_Y
    connect \B 1'1
    connect \S $eq$debounce.v:26$133_Y
    connect \Y $procmux$1092_Y
  end
end
attribute \dynports 1
attribute \hdlname "\\dmux8way"
attribute \src "dmux8way.v:4.1-25.10"
module $paramod\dmux8way\D_WIDTH=1
  parameter \D_WIDTH 1
  attribute \src "dmux8way.v:17.14-17.24"
  wire $eq$dmux8way.v:17$356_Y
  attribute \src "dmux8way.v:18.14-18.24"
  wire $eq$dmux8way.v:18$359_Y
  attribute \src "dmux8way.v:19.14-19.24"
  wire $eq$dmux8way.v:19$362_Y
  attribute \src "dmux8way.v:20.14-20.24"
  wire $eq$dmux8way.v:20$365_Y
  attribute \src "dmux8way.v:21.14-21.24"
  wire $eq$dmux8way.v:21$368_Y
  attribute \src "dmux8way.v:22.14-22.24"
  wire $eq$dmux8way.v:22$371_Y
  attribute \src "dmux8way.v:23.14-23.24"
  wire $eq$dmux8way.v:23$374_Y
  attribute \src "dmux8way.v:24.14-24.24"
  wire $eq$dmux8way.v:24$377_Y
  attribute \src "dmux8way.v:6.26-6.27"
  wire output 3 \a
  attribute \src "dmux8way.v:7.26-7.27"
  wire output 4 \b
  attribute \src "dmux8way.v:8.26-8.27"
  wire output 5 \c
  attribute \src "dmux8way.v:9.26-9.27"
  wire output 6 \d
  attribute \src "dmux8way.v:10.26-10.27"
  wire output 7 \e
  attribute \src "dmux8way.v:11.26-11.27"
  wire output 8 \f
  attribute \src "dmux8way.v:12.26-12.27"
  wire output 9 \g
  attribute \src "dmux8way.v:13.26-13.27"
  wire output 10 \h
  attribute \src "dmux8way.v:4.37-4.39"
  wire input 1 \in
  attribute \src "dmux8way.v:5.17-5.20"
  wire width 3 input 2 \sel
  attribute \src "dmux8way.v:17.14-17.24"
  cell $logic_not $eq$dmux8way.v:17$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \Y $eq$dmux8way.v:17$356_Y
  end
  attribute \src "dmux8way.v:18.14-18.24"
  cell $eq $eq$dmux8way.v:18$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 1'1
    connect \Y $eq$dmux8way.v:18$359_Y
  end
  attribute \src "dmux8way.v:19.14-19.24"
  cell $eq $eq$dmux8way.v:19$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'10
    connect \Y $eq$dmux8way.v:19$362_Y
  end
  attribute \src "dmux8way.v:20.14-20.24"
  cell $eq $eq$dmux8way.v:20$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'11
    connect \Y $eq$dmux8way.v:20$365_Y
  end
  attribute \src "dmux8way.v:21.14-21.24"
  cell $eq $eq$dmux8way.v:21$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'100
    connect \Y $eq$dmux8way.v:21$368_Y
  end
  attribute \src "dmux8way.v:22.14-22.24"
  cell $eq $eq$dmux8way.v:22$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'101
    connect \Y $eq$dmux8way.v:22$371_Y
  end
  attribute \src "dmux8way.v:23.14-23.24"
  cell $eq $eq$dmux8way.v:23$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'110
    connect \Y $eq$dmux8way.v:23$374_Y
  end
  attribute \src "dmux8way.v:24.14-24.24"
  cell $eq $eq$dmux8way.v:24$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'111
    connect \Y $eq$dmux8way.v:24$377_Y
  end
  attribute \src "dmux8way.v:17.14-17.33"
  cell $mux $ternary$dmux8way.v:17$358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:17$356_Y
    connect \Y \a
  end
  attribute \src "dmux8way.v:18.14-18.33"
  cell $mux $ternary$dmux8way.v:18$361
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:18$359_Y
    connect \Y \b
  end
  attribute \src "dmux8way.v:19.14-19.33"
  cell $mux $ternary$dmux8way.v:19$364
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:19$362_Y
    connect \Y \c
  end
  attribute \src "dmux8way.v:20.14-20.33"
  cell $mux $ternary$dmux8way.v:20$367
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:20$365_Y
    connect \Y \d
  end
  attribute \src "dmux8way.v:21.14-21.33"
  cell $mux $ternary$dmux8way.v:21$370
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:21$368_Y
    connect \Y \e
  end
  attribute \src "dmux8way.v:22.14-22.33"
  cell $mux $ternary$dmux8way.v:22$373
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:22$371_Y
    connect \Y \f
  end
  attribute \src "dmux8way.v:23.14-23.33"
  cell $mux $ternary$dmux8way.v:23$376
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:23$374_Y
    connect \Y \g
  end
  attribute \src "dmux8way.v:24.14-24.33"
  cell $mux $ternary$dmux8way.v:24$379
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:24$377_Y
    connect \Y \h
  end
end
attribute \dynports 1
attribute \hdlname "\\hack_alu"
attribute \src "hack_alu.v:4.1-28.10"
module $paramod\hack_alu\D_WIDTH=16
  parameter \D_WIDTH 16
  attribute \src "hack_alu.v:23.22-23.31"
  wire width 16 $add$hack_alu.v:23$393_Y
  attribute \src "hack_alu.v:23.34-23.43"
  wire width 16 $and$hack_alu.v:23$394_Y
  attribute \src "hack_alu.v:18.24-18.28"
  wire width 16 $not$hack_alu.v:18$384_Y
  attribute \src "hack_alu.v:21.24-21.28"
  wire width 16 $not$hack_alu.v:21$390_Y
  attribute \src "hack_alu.v:24.24-24.27"
  wire width 16 $not$hack_alu.v:24$397_Y
  attribute \src "hack_alu.v:26.16-26.20"
  wire $reduce_or$hack_alu.v:26$399_Y
  attribute \src "hack_alu.v:5.50-5.51"
  wire input 7 \f
  attribute \src "hack_alu.v:6.48-6.50"
  wire output 11 \ng
  attribute \src "hack_alu.v:5.59-5.61"
  wire input 8 \no
  attribute \src "hack_alu.v:5.20-5.22"
  wire input 4 \nx
  attribute \src "hack_alu.v:5.40-5.42"
  wire input 6 \ny
  attribute \src "hack_alu.v:6.25-6.28"
  wire width 16 output 9 \out
  attribute \src "hack_alu.v:14.21-14.23"
  wire width 16 \vf
  attribute \src "hack_alu.v:11.21-11.24"
  wire width 16 \vnx
  attribute \src "hack_alu.v:13.21-13.24"
  wire width 16 \vny
  attribute \src "hack_alu.v:10.21-10.24"
  wire width 16 \vzx
  attribute \src "hack_alu.v:12.21-12.24"
  wire width 16 \vzy
  attribute \src "hack_alu.v:4.38-4.39"
  wire width 16 input 1 \x
  attribute \src "hack_alu.v:4.61-4.62"
  wire width 16 input 2 \y
  attribute \src "hack_alu.v:6.37-6.39"
  wire output 10 \zr
  attribute \src "hack_alu.v:5.10-5.12"
  wire input 3 \zx
  attribute \src "hack_alu.v:5.30-5.32"
  wire input 5 \zy
  attribute \src "hack_alu.v:23.22-23.31"
  cell $add $add$hack_alu.v:23$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vnx
    connect \B \vny
    connect \Y $add$hack_alu.v:23$393_Y
  end
  attribute \src "hack_alu.v:23.34-23.43"
  cell $and $and$hack_alu.v:23$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vnx
    connect \B \vny
    connect \Y $and$hack_alu.v:23$394_Y
  end
  attribute \src "hack_alu.v:18.24-18.28"
  cell $not $not$hack_alu.v:18$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vzx
    connect \Y $not$hack_alu.v:18$384_Y
  end
  attribute \src "hack_alu.v:21.24-21.28"
  cell $not $not$hack_alu.v:21$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vzy
    connect \Y $not$hack_alu.v:21$390_Y
  end
  attribute \src "hack_alu.v:24.24-24.27"
  cell $not $not$hack_alu.v:24$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vf
    connect \Y $not$hack_alu.v:24$397_Y
  end
  attribute \src "hack_alu.v:26.14-26.21"
  cell $not $not$hack_alu.v:26$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hack_alu.v:26$399_Y
    connect \Y \zr
  end
  attribute \src "hack_alu.v:26.16-26.20"
  cell $reduce_or $reduce_or$hack_alu.v:26$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \out
    connect \Y $reduce_or$hack_alu.v:26$399_Y
  end
  attribute \src "hack_alu.v:17.16-17.29"
  cell $mux $ternary$hack_alu.v:17$382
    parameter \WIDTH 16
    connect \A \x
    connect \B 16'0000000000000000
    connect \S \zx
    connect \Y \vzx
  end
  attribute \src "hack_alu.v:18.16-18.34"
  cell $mux $ternary$hack_alu.v:18$385
    parameter \WIDTH 16
    connect \A \vzx
    connect \B $not$hack_alu.v:18$384_Y
    connect \S \nx
    connect \Y \vnx
  end
  attribute \src "hack_alu.v:20.16-20.29"
  cell $mux $ternary$hack_alu.v:20$388
    parameter \WIDTH 16
    connect \A \y
    connect \B 16'0000000000000000
    connect \S \zy
    connect \Y \vzy
  end
  attribute \src "hack_alu.v:21.16-21.34"
  cell $mux $ternary$hack_alu.v:21$391
    parameter \WIDTH 16
    connect \A \vzy
    connect \B $not$hack_alu.v:21$390_Y
    connect \S \ny
    connect \Y \vny
  end
  attribute \src "hack_alu.v:23.15-23.43"
  cell $mux $ternary$hack_alu.v:23$395
    parameter \WIDTH 16
    connect \A $and$hack_alu.v:23$394_Y
    connect \B $add$hack_alu.v:23$393_Y
    connect \S \f
    connect \Y \vf
  end
  attribute \src "hack_alu.v:24.16-24.32"
  cell $mux $ternary$hack_alu.v:24$398
    parameter \WIDTH 16
    connect \A \vf
    connect \B $not$hack_alu.v:24$397_Y
    connect \S \no
    connect \Y \out
  end
  connect \ng \out [15]
end
attribute \dynports 1
attribute \hdlname "\\pc"
attribute \src "pc.v:4.1-20.10"
module $paramod\pc\D_WIDTH=16
  parameter \D_WIDTH 16
  wire width 16 $add$pc.v:16$401_Y
  attribute \src "pc.v:15.6-17.12"
  attribute \unused_bits "16"
  wire width 32 $auto$wreduce.cc:454:run$1663
  attribute \src "pc.v:16.6-17.11"
  attribute \unused_bits "16"
  wire width 32 $auto$wreduce.cc:454:run$1664
  attribute \src "pc.v:4.17-4.20"
  wire input 1 \clk
  attribute \src "pc.v:4.55-4.57"
  wire width 16 input 3 \in
  attribute \src "pc.v:4.77-4.80"
  wire input 5 \inc
  attribute \src "pc.v:4.65-4.69"
  wire input 4 \load
  attribute \src "pc.v:4.103-4.106"
  wire width 16 output 6 \out
  attribute \src "pc.v:7.21-7.26"
  wire width 16 \pc_in
  attribute \src "pc.v:9.7-9.14"
  wire \pc_load
  wire width 14 \pc_out
  attribute \src "pc.v:4.28-4.33"
  wire input 2 \reset
  attribute \src "pc.v:16.14-16.24"
  cell $add $add$pc.v:16$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \out
    connect \B 1'1
    connect \Y $add$pc.v:16$401_Y
  end
  attribute \src "pc.v:14.18-17.13"
  cell $mux $ternary$pc.v:14$407
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$1663 [15:0]
    connect \B 16'0000000000000000
    connect \S \reset
    connect \Y \pc_in
  end
  attribute \src "pc.v:15.6-17.12"
  cell $mux $ternary$pc.v:15$405
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$1664 [15:0]
    connect \B \in
    connect \S \load
    connect \Y $auto$wreduce.cc:454:run$1663 [15:0]
  end
  attribute \src "pc.v:16.6-17.11"
  cell $mux $ternary$pc.v:16$403
    parameter \WIDTH 16
    connect \A \out
    connect \B $add$pc.v:16$401_Y
    connect \S \inc
    connect \Y $auto$wreduce.cc:454:run$1664 [15:0]
  end
  attribute \module_not_derived 1
  attribute \src "pc.v:10.32-10.89"
  cell $paramod\register\D_WIDTH=16 \REG
    connect \clk \clk
    connect \in \pc_in
    connect \load 1'1
    connect \out \out
  end
  connect $auto$wreduce.cc:454:run$1663 [31:17] 15'000000000000000
  connect $auto$wreduce.cc:454:run$1664 [31:17] 15'000000000000000
  connect \pc_load 1'1
  connect \pc_out \out [13:0]
end
attribute \dynports 1
attribute \hdlname "\\register"
attribute \src "register.v:4.1-18.10"
module $paramod\register\D_WIDTH=16
  parameter \D_WIDTH 16
  attribute \src "register.v:4.23-4.26"
  wire input 1 \clk
  attribute \src "register.v:7.20-7.24"
  wire width 16 \data
  attribute \src "register.v:4.48-4.50"
  wire width 16 input 2 \in
  attribute \src "register.v:4.58-4.62"
  wire input 3 \load
  attribute \src "register.v:4.85-4.88"
  wire width 16 output 4 \out
  attribute \src "register.v:11.2-16.5"
  cell $dffe $auto$opt_dff.cc:764:run$1712
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \in
    connect \EN \load
    connect \Q \data
  end
  connect \out \data
end
attribute \dynports 1
attribute \hdlname "\\rom_stream_loader"
attribute \src "rom_stream_loader.v:4.1-174.10"
module $paramod\rom_stream_loader\DATA_WIDTH=16\ADDRESS_WIDTH=15
  parameter \DATA_WIDTH 16
  parameter \ADDRESS_WIDTH 15
  attribute \src "rom_stream_loader.v:68.22-68.44"
  wire width 15 $add$rom_stream_loader.v:68$312_Y
  attribute \src "rom_stream_loader.v:37.26-37.47"
  wire $and$rom_stream_loader.v:37$300_Y
  attribute \src "rom_stream_loader.v:79.6-79.28"
  wire $and$rom_stream_loader.v:79$314_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$1722
  wire $auto$opt_dff.cc:242:make_patterns_logic$1731
  wire $auto$opt_dff.cc:242:make_patterns_logic$1739
  wire $auto$opt_dff.cc:276:combine_resets$1714
  wire $auto$opt_dff.cc:276:combine_resets$1734
  wire $auto$rtlil.cc:2121:Not$1726
  wire $auto$rtlil.cc:2121:Not$1728
  wire $auto$rtlil.cc:2121:Not$1730
  attribute \src "rom_stream_loader.v:53.15-53.36"
  wire $logic_and$rom_stream_loader.v:53$306_Y
  attribute \src "rom_stream_loader.v:63.5-63.25"
  wire $logic_and$rom_stream_loader.v:63$311_Y
  attribute \src "rom_stream_loader.v:85.15-85.31"
  wire $logic_and$rom_stream_loader.v:85$316_Y
  attribute \src "rom_stream_loader.v:85.15-85.52"
  wire $logic_and$rom_stream_loader.v:85$317_Y
  attribute \src "rom_stream_loader.v:85.15-85.70"
  wire $logic_and$rom_stream_loader.v:85$319_Y
  attribute \src "rom_stream_loader.v:85.15-85.77"
  wire $logic_and$rom_stream_loader.v:85$320_Y
  attribute \src "rom_stream_loader.v:36.28-36.37"
  wire $logic_not$rom_stream_loader.v:36$298_Y
  attribute \src "rom_stream_loader.v:53.32-53.36"
  wire $logic_not$rom_stream_loader.v:53$305_Y
  attribute \src "rom_stream_loader.v:53.41-53.46"
  wire $logic_not$rom_stream_loader.v:53$307_Y
  attribute \src "rom_stream_loader.v:63.13-63.25"
  wire $logic_not$rom_stream_loader.v:63$310_Y
  attribute \src "rom_stream_loader.v:85.23-85.31"
  wire $logic_not$rom_stream_loader.v:85$315_Y
  attribute \src "rom_stream_loader.v:85.56-85.70"
  wire $logic_not$rom_stream_loader.v:85$318_Y
  attribute \src "rom_stream_loader.v:53.14-53.46"
  wire $logic_or$rom_stream_loader.v:53$308_Y
  attribute \src "rom_stream_loader.v:37.50-37.59"
  wire $not$rom_stream_loader.v:37$301_Y
  wire $procmux$490_Y
  wire $procmux$493_Y
  wire $procmux$520_Y
  wire $procmux$539_Y
  attribute \src "rom_stream_loader.v:15.9-15.12"
  wire output 6 \ack
  attribute \src "rom_stream_loader.v:8.11-8.14"
  wire input 1 \clk
  attribute \src "rom_stream_loader.v:28.25-28.40"
  wire width 15 \current_address
  attribute \src "rom_stream_loader.v:13.28-13.38"
  wire width 16 input 4 \input_data
  attribute \src "rom_stream_loader.v:12.8-12.12"
  wire input 3 \load
  attribute \src "rom_stream_loader.v:23.29-23.43"
  wire width 15 output 11 \output_address
  attribute \src "rom_stream_loader.v:22.30-22.41"
  wire width 16 output 10 \output_data
  attribute \src "rom_stream_loader.v:31.6-31.21"
  wire \request_written
  attribute \src "rom_stream_loader.v:9.8-9.13"
  wire input 2 \reset
  attribute \src "rom_stream_loader.v:19.8-19.16"
  wire input 7 \rom_busy
  attribute \src "rom_stream_loader.v:20.8-20.23"
  wire input 8 \rom_initialized
  attribute \src "rom_stream_loader.v:30.6-30.23"
  wire \rom_receive_ready
  attribute \src "rom_stream_loader.v:21.13-21.24"
  wire output 9 \rom_request
  attribute \src "rom_stream_loader.v:14.8-14.11"
  wire input 5 \sck
  attribute \src "rom_stream_loader.v:32.5-32.18"
  wire \wait_fall_clk
  attribute \src "rom_stream_loader.v:33.5-33.16"
  wire \was_loading
  attribute \src "rom_stream_loader.v:27.5-27.12"
  wire \writing
  attribute \src "rom_stream_loader.v:68.22-68.44"
  cell $add $add$rom_stream_loader.v:68$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \current_address
    connect \B 1'1
    connect \Y $add$rom_stream_loader.v:68$312_Y
  end
  attribute \src "rom_stream_loader.v:37.26-37.47"
  cell $and $and$rom_stream_loader.v:37$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \was_loading
    connect \B \writing
    connect \Y $and$rom_stream_loader.v:37$300_Y
  end
  attribute \src "rom_stream_loader.v:37.26-37.59"
  cell $and $and$rom_stream_loader.v:37$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rom_stream_loader.v:37$300_Y
    connect \B $not$rom_stream_loader.v:37$301_Y
    connect \Y \request_written
  end
  attribute \src "rom_stream_loader.v:79.6-79.28"
  cell $and $and$rom_stream_loader.v:79$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_request
    connect \B \rom_busy
    connect \Y $and$rom_stream_loader.v:79$314_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $and$rom_stream_loader.v:79$314_Y \request_written }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1722
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$1726
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_written
    connect \Y $auto$rtlil.cc:2121:Not$1728
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rom_stream_loader.v:79$314_Y
    connect \Y $auto$rtlil.cc:2121:Not$1730
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_and$rom_stream_loader.v:85$320_Y $auto$rtlil.cc:2121:Not$1730 $auto$rtlil.cc:2121:Not$1728 $auto$rtlil.cc:2121:Not$1726 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1731
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$rom_stream_loader.v:85$320_Y $auto$rtlil.cc:2121:Not$1728 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1739
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$rom_stream_loader.v:53$308_Y \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1714
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $and$rom_stream_loader.v:79$314_Y \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1734
  end
  attribute \src "rom_stream_loader.v:39.1-47.4"
  cell $sdff $auto$opt_dff.cc:702:run$1713
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$539_Y
    connect \Q \was_loading
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:61.1-71.4"
  cell $sdff $auto$opt_dff.cc:702:run$1720
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$520_Y
    connect \Q \ack
    connect \SRST $logic_and$rom_stream_loader.v:63$311_Y
  end
  attribute \src "rom_stream_loader.v:50.1-58.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1717
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \rom_request
    connect \Q \wait_fall_clk
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1714
  end
  attribute \src "rom_stream_loader.v:61.1-71.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1719
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 15'000000000000000
    parameter \WIDTH 15
    connect \CLK \clk
    connect \D $add$rom_stream_loader.v:68$312_Y
    connect \EN \request_written
    connect \Q \current_address
    connect \SRST $logic_and$rom_stream_loader.v:63$311_Y
  end
  attribute \src "rom_stream_loader.v:73.1-92.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1724
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$493_Y
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$1722
    connect \Q \writing
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:73.1-92.4"
  cell $dffe $auto$opt_dff.cc:764:run$1733
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \input_data
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1731
    connect \Q \output_data
  end
  attribute \src "rom_stream_loader.v:73.1-92.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1741
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1739
    connect \Q \rom_request
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1734
  end
  attribute \src "rom_stream_loader.v:36.28-36.56"
  cell $logic_and $logic_and$rom_stream_loader.v:36$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$rom_stream_loader.v:36$298_Y
    connect \B \rom_initialized
    connect \Y \rom_receive_ready
  end
  attribute \src "rom_stream_loader.v:53.15-53.36"
  cell $logic_and $logic_and$rom_stream_loader.v:53$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wait_fall_clk
    connect \B $logic_not$rom_stream_loader.v:53$305_Y
    connect \Y $logic_and$rom_stream_loader.v:53$306_Y
  end
  attribute \src "rom_stream_loader.v:63.5-63.25"
  cell $logic_and $logic_and$rom_stream_loader.v:63$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load
    connect \B $logic_not$rom_stream_loader.v:63$310_Y
    connect \Y $logic_and$rom_stream_loader.v:63$311_Y
  end
  attribute \src "rom_stream_loader.v:85.15-85.31"
  cell $logic_and $logic_and$rom_stream_loader.v:85$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load
    connect \B $logic_not$rom_stream_loader.v:85$315_Y
    connect \Y $logic_and$rom_stream_loader.v:85$316_Y
  end
  attribute \src "rom_stream_loader.v:85.15-85.52"
  cell $logic_and $logic_and$rom_stream_loader.v:85$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:85$316_Y
    connect \B \rom_receive_ready
    connect \Y $logic_and$rom_stream_loader.v:85$317_Y
  end
  attribute \src "rom_stream_loader.v:85.15-85.70"
  cell $logic_and $logic_and$rom_stream_loader.v:85$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:85$317_Y
    connect \B $logic_not$rom_stream_loader.v:85$318_Y
    connect \Y $logic_and$rom_stream_loader.v:85$319_Y
  end
  attribute \src "rom_stream_loader.v:85.15-85.77"
  cell $logic_and $logic_and$rom_stream_loader.v:85$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:85$319_Y
    connect \B \sck
    connect \Y $logic_and$rom_stream_loader.v:85$320_Y
  end
  attribute \src "rom_stream_loader.v:36.28-36.37"
  cell $logic_not $logic_not$rom_stream_loader.v:36$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $logic_not$rom_stream_loader.v:36$298_Y
  end
  attribute \src "rom_stream_loader.v:53.32-53.36"
  cell $logic_not $logic_not$rom_stream_loader.v:53$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sck
    connect \Y $logic_not$rom_stream_loader.v:53$305_Y
  end
  attribute \src "rom_stream_loader.v:53.41-53.46"
  cell $logic_not $logic_not$rom_stream_loader.v:53$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load
    connect \Y $logic_not$rom_stream_loader.v:53$307_Y
  end
  attribute \src "rom_stream_loader.v:63.13-63.25"
  cell $logic_not $logic_not$rom_stream_loader.v:63$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \was_loading
    connect \Y $logic_not$rom_stream_loader.v:63$310_Y
  end
  attribute \src "rom_stream_loader.v:85.23-85.31"
  cell $logic_not $logic_not$rom_stream_loader.v:85$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \writing
    connect \Y $logic_not$rom_stream_loader.v:85$315_Y
  end
  attribute \src "rom_stream_loader.v:85.56-85.70"
  cell $logic_not $logic_not$rom_stream_loader.v:85$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wait_fall_clk
    connect \Y $logic_not$rom_stream_loader.v:85$318_Y
  end
  attribute \src "rom_stream_loader.v:53.14-53.46"
  cell $logic_or $logic_or$rom_stream_loader.v:53$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:53$306_Y
    connect \B $logic_not$rom_stream_loader.v:53$307_Y
    connect \Y $logic_or$rom_stream_loader.v:53$308_Y
  end
  attribute \src "rom_stream_loader.v:37.50-37.59"
  cell $not $not$rom_stream_loader.v:37$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $not$rom_stream_loader.v:37$301_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:82.15-82.30|rom_stream_loader.v:82.12-88.6"
  cell $mux $procmux$490
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \request_written
    connect \Y $procmux$490_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:79.6-79.28|rom_stream_loader.v:79.3-88.6"
  cell $mux $procmux$493
    parameter \WIDTH 1
    connect \A $procmux$490_Y
    connect \B 1'1
    connect \S $and$rom_stream_loader.v:79$314_Y
    connect \Y $procmux$493_Y
  end
  attribute \src "rom_stream_loader.v:66.14-66.29|rom_stream_loader.v:66.11-70.5"
  cell $mux $procmux$520
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \request_written
    connect \Y $procmux$520_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:42.14-42.18|rom_stream_loader.v:42.11-46.5"
  cell $mux $procmux$539
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \load
    connect \Y $procmux$539_Y
  end
  connect \output_address \current_address
end
attribute \dynports 1
attribute \hdlname "\\spi_sram_encoder"
attribute \src "spi_sram_encoder.v:4.1-393.10"
module $paramod\spi_sram_encoder\WORD_WIDTH=16\ADDRESS_WIDTH=15
  parameter \WORD_WIDTH 16
  parameter \ADDRESS_WIDTH 15
  wire width 5 $add$spi_sram_encoder.v:159$281_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$1743
  wire $auto$opt_dff.cc:217:make_patterns_logic$1745
  wire $auto$opt_dff.cc:217:make_patterns_logic$1747
  wire $auto$opt_dff.cc:217:make_patterns_logic$1749
  wire $auto$opt_dff.cc:217:make_patterns_logic$1757
  wire $auto$opt_dff.cc:217:make_patterns_logic$1759
  wire $auto$opt_dff.cc:217:make_patterns_logic$1764
  wire $auto$opt_dff.cc:217:make_patterns_logic$1768
  wire $auto$opt_dff.cc:217:make_patterns_logic$1791
  wire $auto$opt_dff.cc:217:make_patterns_logic$1801
  wire $auto$opt_dff.cc:217:make_patterns_logic$1803
  wire $auto$opt_dff.cc:217:make_patterns_logic$1825
  wire $auto$opt_dff.cc:217:make_patterns_logic$1829
  wire $auto$opt_dff.cc:217:make_patterns_logic$1835
  wire $auto$opt_dff.cc:217:make_patterns_logic$1837
  wire $auto$opt_dff.cc:217:make_patterns_logic$1841
  wire $auto$opt_dff.cc:217:make_patterns_logic$1843
  wire $auto$opt_dff.cc:217:make_patterns_logic$1845
  wire $auto$opt_dff.cc:217:make_patterns_logic$1847
  wire $auto$opt_dff.cc:217:make_patterns_logic$1849
  wire $auto$opt_dff.cc:217:make_patterns_logic$1861
  wire $auto$opt_dff.cc:217:make_patterns_logic$1871
  wire $auto$opt_dff.cc:242:make_patterns_logic$1753
  wire $auto$opt_dff.cc:242:make_patterns_logic$1761
  wire $auto$opt_dff.cc:242:make_patterns_logic$1772
  wire $auto$opt_dff.cc:242:make_patterns_logic$1777
  wire $auto$opt_dff.cc:242:make_patterns_logic$1793
  wire $auto$opt_dff.cc:242:make_patterns_logic$1807
  wire $auto$opt_dff.cc:242:make_patterns_logic$1818
  wire $auto$opt_dff.cc:242:make_patterns_logic$1831
  wire $auto$opt_dff.cc:242:make_patterns_logic$1851
  wire $auto$opt_dff.cc:242:make_patterns_logic$1863
  wire $auto$opt_dff.cc:242:make_patterns_logic$1873
  wire $auto$opt_dff.cc:242:make_patterns_logic$1877
  wire $auto$opt_reduce.cc:134:opt_mux$1649
  wire $auto$opt_reduce.cc:134:opt_mux$1651
  wire $auto$opt_reduce.cc:134:opt_mux$1653
  wire $auto$rtlil.cc:2121:Not$1752
  wire width 20 $auto$wreduce.cc:454:run$1667
  wire width 3 $auto$wreduce.cc:454:run$1668
  attribute \src "spi_sram_encoder.v:249.28-249.59"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1669
  attribute \src "spi_sram_encoder.v:240.10-240.42"
  wire $eq$spi_sram_encoder.v:240$287_Y
  attribute \src "spi_sram_encoder.v:306.10-306.41"
  wire $eq$spi_sram_encoder.v:306$296_Y
  attribute \src "spi_sram_encoder.v:205.10-205.26"
  wire $logic_and$spi_sram_encoder.v:205$286_Y
  attribute \src "spi_sram_encoder.v:205.21-205.26"
  wire $logic_not$spi_sram_encoder.v:205$285_Y
  attribute \src "spi_sram_encoder.v:100.19-100.29"
  wire $not$spi_sram_encoder.v:100$274_Y
  attribute \src "spi_sram_encoder.v:147.23-147.40"
  wire $not$spi_sram_encoder.v:147$278_Y
  wire width 3 $procmux$546_Y
  wire width 3 $procmux$548_Y
  wire $procmux$549_CMP
  wire width 3 $procmux$552_Y
  wire width 3 $procmux$554_Y
  wire $procmux$556_CMP
  wire width 3 $procmux$558_Y
  wire $procmux$560_CMP
  wire $procmux$563_CMP
  wire width 3 $procmux$565_Y
  wire $procmux$566_CMP
  wire $procmux$567_CMP
  wire $procmux$568_CMP
  wire width 20 $procmux$576_Y
  wire width 20 $procmux$578_Y
  wire width 20 $procmux$582_Y
  wire width 20 $procmux$584_Y
  wire width 20 $procmux$588_Y
  wire width 20 $procmux$596_Y
  wire $procmux$607_Y
  wire $procmux$609_Y
  wire $procmux$613_Y
  wire $procmux$615_Y
  wire $procmux$619_Y
  wire $procmux$626_Y
  wire $procmux$627_CMP
  wire $procmux$628_CMP
  wire $procmux$629_CMP
  wire $procmux$630_CMP
  wire $procmux$631_CMP
  wire $procmux$632_CMP
  wire $procmux$635_CMP
  wire $procmux$637_Y
  wire width 16 $procmux$649_Y
  wire $procmux$650_CMP
  wire width 16 $procmux$652_Y
  wire width 5 $procmux$662_Y
  wire width 5 $procmux$664_Y
  wire width 5 $procmux$668_Y
  wire width 5 $procmux$670_Y
  wire width 5 $procmux$674_Y
  wire $procmux$693_CMP
  wire width 5 $procmux$733_Y
  wire width 5 $procmux$736_Y
  wire width 5 $procmux$746_Y
  wire width 5 $procmux$748_Y
  wire width 5 $procmux$752_Y
  wire width 5 $procmux$754_Y
  wire width 3 $procmux$763_Y
  wire width 3 $procmux$765_Y
  wire width 3 $procmux$768_Y
  wire width 3 $procmux$775_Y
  wire width 3 $procmux$779_Y
  wire width 3 $procmux$783_Y
  wire width 3 $procmux$786_Y
  wire $procmux$787_CMP
  wire width 3 $procmux$790_Y
  wire $procmux$803_Y
  wire $procmux$805_Y
  wire $procmux$807_Y
  wire $procmux$809_Y
  wire $procmux$818_Y
  wire $procmux$820_Y
  wire $procmux$823_Y
  wire $procmux$829_Y
  wire $procmux$835_Y
  attribute \src "spi_sram_encoder.v:313.27-313.57"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$spi_sram_encoder.v:313$297_Y
  attribute \src "spi_sram_encoder.v:16.33-16.40"
  wire width 15 input 6 \address
  attribute \src "spi_sram_encoder.v:12.14-12.18"
  wire output 4 \busy
  attribute \src "spi_sram_encoder.v:8.13-8.16"
  wire input 1 \clk
  attribute \src "spi_sram_encoder.v:83.11-83.24"
  wire width 3 \current_state
  attribute \src "spi_sram_encoder.v:18.31-18.38"
  wire width 16 output 8 \data_in
  attribute \src "spi_sram_encoder.v:19.30-19.38"
  wire width 16 input 9 \data_out
  attribute \src "spi_sram_encoder.v:13.13-13.24"
  wire output 5 \initialized
  attribute \src "spi_sram_encoder.v:84.11-84.28"
  wire width 5 \initializing_step
  attribute \src "spi_sram_encoder.v:95.58-95.73"
  wire width 5 \input_bits_left
  attribute \src "spi_sram_encoder.v:94.30-94.42"
  wire width 16 \input_buffer
  attribute \src "spi_sram_encoder.v:92.39-92.55"
  wire width 5 \output_bits_left
  attribute \src "spi_sram_encoder.v:91.31-91.44"
  wire width 24 \output_buffer
  attribute \src "spi_sram_encoder.v:11.13-11.20"
  wire input 3 \request
  attribute \src "spi_sram_encoder.v:87.25-87.40"
  wire width 15 \request_address
  attribute \src "spi_sram_encoder.v:88.22-88.38"
  wire width 16 \request_data_out
  attribute \src "spi_sram_encoder.v:89.5-89.18"
  wire \request_write
  attribute \src "spi_sram_encoder.v:9.13-9.18"
  wire input 2 \reset
  attribute \src "spi_sram_encoder.v:108.12-108.17"
  wire width 4 \sio_i
  attribute \src "spi_sram_encoder.v:109.12-109.17"
  wire width 4 \sio_o
  attribute \src "spi_sram_encoder.v:23.13-23.22"
  wire output 10 \sram_cs_n
  attribute \src "spi_sram_encoder.v:24.9-24.17"
  wire output 11 \sram_sck
  attribute \src "spi_sram_encoder.v:28.13-28.24"
  wire input 13 \sram_sio0_i
  attribute \src "spi_sram_encoder.v:33.14-33.25"
  wire output 17 \sram_sio0_o
  attribute \src "spi_sram_encoder.v:29.13-29.24"
  wire input 14 \sram_sio1_i
  attribute \src "spi_sram_encoder.v:34.14-34.25"
  wire output 18 \sram_sio1_o
  attribute \src "spi_sram_encoder.v:30.13-30.24"
  wire input 15 \sram_sio2_i
  attribute \src "spi_sram_encoder.v:35.14-35.25"
  wire output 19 \sram_sio2_o
  attribute \src "spi_sram_encoder.v:31.13-31.24"
  wire input 16 \sram_sio3_i
  attribute \src "spi_sram_encoder.v:36.14-36.25"
  wire output 20 \sram_sio3_o
  attribute \src "spi_sram_encoder.v:26.13-26.24"
  wire output 12 \sram_sio_oe
  attribute \src "spi_sram_encoder.v:98.5-98.21"
  wire \toggled_sram_sck
  attribute \src "spi_sram_encoder.v:17.13-17.25"
  wire input 7 \write_enable
  attribute \src "spi_sram_encoder.v:159.28-159.49"
  cell $add $add$spi_sram_encoder.v:159$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \initializing_step
    connect \B 1'1
    connect \Y $add$spi_sram_encoder.v:159$281_Y
  end
  attribute \src "spi_sram_encoder.v:100.19-100.48"
  cell $and $and$spi_sram_encoder.v:100$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$spi_sram_encoder.v:100$274_Y
    connect \B \toggled_sram_sck
    connect \Y \sram_sck
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$556_CMP $eq$spi_sram_encoder.v:240$287_Y \request_write }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1743
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$556_CMP $eq$spi_sram_encoder.v:240$287_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1745
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$650_CMP $eq$spi_sram_encoder.v:306$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1747
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$650_CMP $procmux$556_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1749
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$549_CMP $eq$spi_sram_encoder.v:240$287_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1757
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$650_CMP $procmux$549_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1759
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$556_CMP $eq$spi_sram_encoder.v:240$287_Y \request_write }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1764
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1768
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$635_CMP $procmux$568_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1791
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$568_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1801
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$568_CMP $procmux$567_CMP $procmux$566_CMP }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1803
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $procmux$635_CMP $procmux$568_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1825
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$1649 $auto$opt_reduce.cc:134:opt_mux$1651 $procmux$635_CMP }
    connect \B 3'001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1829
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$693_CMP $logic_and$spi_sram_encoder.v:205$286_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1835
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$549_CMP $eq$spi_sram_encoder.v:240$287_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1837
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$560_CMP $eq$spi_sram_encoder.v:240$287_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1841
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$650_CMP $eq$spi_sram_encoder.v:306$296_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1843
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $procmux$693_CMP $procmux$650_CMP $procmux$635_CMP $procmux$568_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1845
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$1653 $procmux$568_CMP }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1847
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$787_CMP $procmux$635_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1849
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$693_CMP $procmux$556_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1861
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1872
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$650_CMP $procmux$635_CMP $procmux$568_CMP $procmux$563_CMP $procmux$549_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1871
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$1752
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$rtlil.cc:2121:Not$1752 $auto$opt_dff.cc:217:make_patterns_logic$1749 $auto$opt_dff.cc:217:make_patterns_logic$1747 $auto$opt_dff.cc:217:make_patterns_logic$1745 $auto$opt_dff.cc:217:make_patterns_logic$1743 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1753
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1759 $auto$opt_dff.cc:217:make_patterns_logic$1757 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1761
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$rtlil.cc:2121:Not$1752 $auto$opt_dff.cc:217:make_patterns_logic$1768 $auto$opt_dff.cc:217:make_patterns_logic$1757 $auto$opt_dff.cc:217:make_patterns_logic$1764 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1772
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$693_CMP $logic_and$spi_sram_encoder.v:205$286_Y \toggled_sram_sck $auto$rtlil.cc:2121:Not$1752 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1777
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1791 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1793
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$rtlil.cc:2121:Not$1752 $auto$opt_dff.cc:217:make_patterns_logic$1803 $auto$opt_dff.cc:217:make_patterns_logic$1801 $auto$opt_dff.cc:217:make_patterns_logic$1757 $auto$opt_dff.cc:217:make_patterns_logic$1764 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1807
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1803 $auto$opt_dff.cc:217:make_patterns_logic$1801 $auto$opt_dff.cc:217:make_patterns_logic$1757 $auto$opt_dff.cc:217:make_patterns_logic$1764 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1818
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1829 $auto$opt_dff.cc:217:make_patterns_logic$1803 $auto$opt_dff.cc:217:make_patterns_logic$1825 $auto$opt_dff.cc:217:make_patterns_logic$1757 $auto$opt_dff.cc:217:make_patterns_logic$1764 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1831
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1849 $auto$opt_dff.cc:217:make_patterns_logic$1847 $auto$opt_dff.cc:217:make_patterns_logic$1845 $auto$opt_dff.cc:217:make_patterns_logic$1843 $auto$opt_dff.cc:217:make_patterns_logic$1841 $auto$opt_dff.cc:217:make_patterns_logic$1745 $auto$opt_dff.cc:217:make_patterns_logic$1837 $auto$opt_dff.cc:217:make_patterns_logic$1835 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1851
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1861 $auto$opt_dff.cc:217:make_patterns_logic$1745 $auto$opt_dff.cc:217:make_patterns_logic$1835 $auto$opt_dff.cc:217:make_patterns_logic$1743 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1863
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \toggled_sram_sck $auto$opt_dff.cc:217:make_patterns_logic$1871 $auto$opt_dff.cc:217:make_patterns_logic$1843 $auto$opt_dff.cc:217:make_patterns_logic$1837 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1873
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$787_CMP $procmux$635_CMP \toggled_sram_sck }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1877
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdff $auto$opt_dff.cc:702:run$1742
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $not$spi_sram_encoder.v:147$278_Y
    connect \Q \toggled_sram_sck
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $dffe $auto$opt_dff.cc:764:run$1755
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$748_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1753
    connect \Q \input_bits_left
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1763
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $procmux$649_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1761
    connect \Q \input_buffer
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $dffe $auto$opt_dff.cc:764:run$1774
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$664_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1772
    connect \Q \output_bits_left
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $dffe $auto$opt_dff.cc:764:run$1779
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \write_enable
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1777
    connect \Q \request_write
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $dffe $auto$opt_dff.cc:764:run$1784
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \data_out
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1777
    connect \Q \request_data_out
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $dffe $auto$opt_dff.cc:764:run$1789
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 15
    connect \CLK \clk
    connect \D \address
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1777
    connect \Q \request_address
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1795
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$733_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1793
    connect \Q \initializing_step
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $dffe $auto$opt_dff.cc:764:run$1809
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 20
    connect \CLK \clk
    connect \D $procmux$578_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1807
    connect \Q \output_buffer [19:0]
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1820
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'111
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$548_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1818
    connect \Q \output_buffer [23:21]
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1833
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$609_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1831
    connect \Q \output_buffer [20]
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1853
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'110
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$765_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1851
    connect \Q \current_state
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1865
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$807_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1863
    connect \Q \sram_sio_oe
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1875
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$820_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1873
    connect \Q \sram_cs_n
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:126.1-327.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1879
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1877
    connect \Q \initialized
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$629_CMP $procmux$628_CMP $procmux$627_CMP $procmux$567_CMP $procmux$566_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1649
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$632_CMP $procmux$631_CMP $procmux$630_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1651
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$567_CMP $procmux$566_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1653
  end
  attribute \src "spi_sram_encoder.v:240.10-240.42"
  cell $eq $eq$spi_sram_encoder.v:240$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \output_bits_left
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:240$287_Y
  end
  attribute \src "spi_sram_encoder.v:306.10-306.41"
  cell $eq $eq$spi_sram_encoder.v:306$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \input_bits_left
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:306$296_Y
  end
  attribute \src "spi_sram_encoder.v:205.10-205.26"
  cell $logic_and $logic_and$spi_sram_encoder.v:205$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request
    connect \B $logic_not$spi_sram_encoder.v:205$285_Y
    connect \Y $logic_and$spi_sram_encoder.v:205$286_Y
  end
  attribute \src "spi_sram_encoder.v:205.21-205.26"
  cell $logic_not $logic_not$spi_sram_encoder.v:205$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $logic_not$spi_sram_encoder.v:205$285_Y
  end
  attribute \src "spi_sram_encoder.v:116.16-116.41"
  cell $reduce_bool $ne$spi_sram_encoder.v:116$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y \busy
  end
  attribute \src "spi_sram_encoder.v:100.19-100.29"
  cell $not $not$spi_sram_encoder.v:100$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_cs_n
    connect \Y $not$spi_sram_encoder.v:100$274_Y
  end
  attribute \src "spi_sram_encoder.v:147.23-147.40"
  cell $not $not$spi_sram_encoder.v:147$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \toggled_sram_sck
    connect \Y $not$spi_sram_encoder.v:147$278_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$546
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B 3'xxx
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$546_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$548
    parameter \S_WIDTH 5
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { $procmux$565_Y 3'000 $procmux$558_Y $procmux$554_Y $procmux$546_Y }
    connect \S { $procmux$568_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $procmux$548_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$549_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'101
    connect \Y $procmux$549_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$552
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B \request_data_out [15:13]
    connect \S \request_write
    connect \Y $procmux$552_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$554
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B $procmux$552_Y
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$554_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$556_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'11
    connect \Y $procmux$556_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:240.10-240.42|spi_sram_encoder.v:240.7-250.10"
  cell $mux $procmux$558
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$558_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'10
    connect \Y $procmux$560_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$563_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 1'1
    connect \Y $procmux$563_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $pmux $procmux$565
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { 3'111 \output_buffer [19:17] }
    connect \S { $procmux$567_CMP $procmux$566_CMP }
    connect \Y $procmux$565_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $eq $procmux$566_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 1'1
    connect \Y $procmux$566_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $logic_not $procmux$567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \Y $procmux$567_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$568_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'110
    connect \Y $procmux$568_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$576
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B 20'xxxxxxxxxxxxxxxxxxxx
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$576_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$578
    parameter \S_WIDTH 5
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { $procmux$596_Y 3'001 $auto$wreduce.cc:454:run$1667 [16:0] $procmux$588_Y $procmux$584_Y $procmux$576_Y }
    connect \S { $procmux$568_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $procmux$578_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$582
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { \request_data_out [11:0] 8'00000000 }
    connect \S \request_write
    connect \Y $procmux$582_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$584
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B $procmux$582_Y
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$584_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:240.10-240.42|spi_sram_encoder.v:240.7-250.10"
  cell $mux $procmux$588
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B { 4'0000 \request_address 1'0 }
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$588_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:227.10-227.23|spi_sram_encoder.v:227.7-233.10"
  cell $mux $procmux$592
    parameter \WIDTH 17
    connect \A 17'10000000000000000
    connect \B 17'00000000000000000
    connect \S \request_write
    connect \Y $auto$wreduce.cc:454:run$1667 [16:0]
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $pmux $procmux$596
    parameter \S_WIDTH 2
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { 20'11110000000000000000 \output_buffer [15:0] 4'0000 }
    connect \S { $procmux$567_CMP $procmux$566_CMP }
    connect \Y $procmux$596_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$607
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B 1'x
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$607_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$609
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$637_Y $procmux$626_Y 1'0 $procmux$619_Y $procmux$615_Y $procmux$607_Y }
    connect \S { $procmux$568_CMP $procmux$635_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $procmux$609_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$613
    parameter \WIDTH 1
    connect \A 1'x
    connect \B \request_data_out [12]
    connect \S \request_write
    connect \Y $procmux$613_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$615
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B $procmux$613_Y
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$615_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:240.10-240.42|spi_sram_encoder.v:240.7-250.10"
  cell $mux $procmux$619
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B 1'0
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$619_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $pmux $procmux$626
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'10
    connect \S { $auto$opt_reduce.cc:134:opt_mux$1651 $auto$opt_reduce.cc:134:opt_mux$1649 }
    connect \Y $procmux$626_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$627_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'111
    connect \Y $procmux$627_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$628_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'110
    connect \Y $procmux$628_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$629_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'101
    connect \Y $procmux$629_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$630_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'100
    connect \Y $procmux$630_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$631_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 2'11
    connect \Y $procmux$631_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$632_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 2'10
    connect \Y $procmux$632_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$635_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'111
    connect \Y $procmux$635_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $pmux $procmux$637
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'1 \output_buffer [16] }
    connect \S { $procmux$567_CMP $procmux$566_CMP }
    connect \Y $procmux$637_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$649
    parameter \S_WIDTH 2
    parameter \WIDTH 16
    connect \A 16'xxxxxxxxxxxxxxxx
    connect \B { $procmux$652_Y \input_buffer [11:0] \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
    connect \S { $procmux$549_CMP $procmux$650_CMP }
    connect \Y $procmux$649_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $eq $procmux$650_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'100
    connect \Y $procmux$650_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$652
    parameter \WIDTH 16
    connect \A \request_data_out
    connect \B 16'xxxxxxxxxxxxxxxx
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$652_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$662
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$1669 [4:0]
    connect \B 5'xxxxx
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$662_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$664
    parameter \S_WIDTH 4
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { 5'01000 $procmux$674_Y $procmux$670_Y $procmux$662_Y }
    connect \S { $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP }
    connect \Y $procmux$664_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$668
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B 5'10000
    connect \S \request_write
    connect \Y $procmux$668_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$670
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$1669 [4:0]
    connect \B $procmux$668_Y
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$670_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:240.10-240.42|spi_sram_encoder.v:240.7-250.10"
  cell $mux $procmux$674
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$1669 [4:0]
    connect \B 5'11000
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$674_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $logic_not $procmux$693_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y $procmux$693_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$733
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { $procmux$736_Y $add$spi_sram_encoder.v:159$281_Y }
    connect \S { $procmux$568_CMP $procmux$635_CMP }
    connect \Y $procmux$733_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $mux $procmux$736
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $add$spi_sram_encoder.v:159$281_Y
    connect \S $auto$opt_reduce.cc:134:opt_mux$1653
    connect \Y $procmux$736_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:306.10-306.41|spi_sram_encoder.v:306.7-314.10"
  cell $mux $procmux$746
    parameter \WIDTH 5
    connect \A $sub$spi_sram_encoder.v:313$297_Y [4:0]
    connect \B 5'xxxxx
    connect \S $eq$spi_sram_encoder.v:306$296_Y
    connect \Y $procmux$746_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$748
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { $procmux$754_Y $procmux$746_Y }
    connect \S { $procmux$556_CMP $procmux$650_CMP }
    connect \Y $procmux$748_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$752
    parameter \WIDTH 5
    connect \A 5'11000
    connect \B 5'xxxxx
    connect \S \request_write
    connect \Y $procmux$752_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$754
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B $procmux$752_Y
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$754_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:306.10-306.41|spi_sram_encoder.v:306.7-314.10"
  cell $mux $procmux$763
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:306$296_Y
    connect \Y $procmux$763_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$765
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { $procmux$790_Y $procmux$786_Y $procmux$783_Y 3'010 $procmux$779_Y $procmux$775_Y $procmux$768_Y $procmux$763_Y }
    connect \S { $procmux$568_CMP $procmux$635_CMP $procmux$693_CMP $procmux$563_CMP $procmux$560_CMP $procmux$556_CMP $procmux$549_CMP $procmux$650_CMP }
    connect \Y $procmux$765_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$768
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$768_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$773
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \request_write
    connect \Y $auto$wreduce.cc:454:run$1668 [0]
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$775
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { 2'10 $auto$wreduce.cc:454:run$1668 [0] }
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$775_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:240.10-240.42|spi_sram_encoder.v:240.7-250.10"
  cell $mux $procmux$779
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'011
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$779_Y
  end
  attribute \src "spi_sram_encoder.v:205.10-205.26|spi_sram_encoder.v:205.7-216.10"
  cell $mux $procmux$783
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'001
    connect \S $logic_and$spi_sram_encoder.v:205$286_Y
    connect \Y $procmux$783_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $mux $procmux$786
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $procmux$787_CMP
    connect \Y $procmux$786_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $eq $procmux$787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 4'1000
    connect \Y $procmux$787_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $mux $procmux$790
    parameter \WIDTH 3
    connect \A 3'111
    connect \B 3'xxx
    connect \S $auto$opt_reduce.cc:134:opt_mux$1653
    connect \Y $procmux$790_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:258.11-258.24|spi_sram_encoder.v:258.8-270.11"
  cell $mux $procmux$803
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'x
    connect \S \request_write
    connect \Y $procmux$803_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-276.10"
  cell $mux $procmux$805
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$803_Y
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$805_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$807
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$809_Y $procmux$805_Y }
    connect \S { $procmux$693_CMP $procmux$556_CMP }
    connect \Y $procmux$807_Y
  end
  attribute \src "spi_sram_encoder.v:205.10-205.26|spi_sram_encoder.v:205.7-216.10"
  cell $mux $procmux$809
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:205$286_Y
    connect \Y $procmux$809_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:306.10-306.41|spi_sram_encoder.v:306.7-314.10"
  cell $mux $procmux$818
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:306$296_Y
    connect \Y $procmux$818_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:152.4-321.11"
  cell $pmux $procmux$820
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$835_Y $procmux$829_Y 1'0 $procmux$823_Y $procmux$818_Y }
    connect \S { $procmux$568_CMP $procmux$635_CMP $procmux$563_CMP $procmux$549_CMP $procmux$650_CMP }
    connect \Y $procmux$820_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:283.10-283.42|spi_sram_encoder.v:283.7-297.10"
  cell $mux $procmux$823
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:240$287_Y
    connect \Y $procmux$823_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:185.7-200.14"
  cell $mux $procmux$829
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$787_CMP
    connect \Y $procmux$829_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:162.7-172.14"
  cell $mux $procmux$835
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$opt_reduce.cc:134:opt_mux$1653
    connect \Y $procmux$835_Y
  end
  attribute \src "spi_sram_encoder.v:249.28-249.59"
  cell $sub $sub$spi_sram_encoder.v:249$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \output_bits_left
    connect \B 3'100
    connect \Y $auto$wreduce.cc:454:run$1669 [4:0]
  end
  attribute \src "spi_sram_encoder.v:313.27-313.57"
  cell $sub $sub$spi_sram_encoder.v:313$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \input_bits_left
    connect \B 3'100
    connect \Y $sub$spi_sram_encoder.v:313$297_Y [4:0]
  end
  connect $auto$wreduce.cc:454:run$1667 [19:17] 3'001
  connect $auto$wreduce.cc:454:run$1668 [2:1] 2'10
  connect \data_in \input_buffer
  connect \sio_i { \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
  connect \sio_o \output_buffer [23:20]
  connect \sram_sio0_o \output_buffer [20]
  connect \sram_sio1_o \output_buffer [21]
  connect \sram_sio2_o \output_buffer [22]
  connect \sram_sio3_o \output_buffer [23]
end
attribute \dynports 1
attribute \hdlname "\\vram_write_fifo"
attribute \src "vram_write_fifo.v:6.1-146.10"
module $paramod\vram_write_fifo\DATA_WIDTH=16\ADDRESS_WIDTH=13
  parameter \DATA_WIDTH 16
  parameter \ADDRESS_WIDTH 13
  attribute \src "vram_write_fifo.v:62.30-62.49"
  wire width 3 $add$vram_write_fifo.v:62$419_Y
  attribute \src "vram_write_fifo.v:87.34-87.52"
  wire width 3 $add$vram_write_fifo.v:87$429_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$1901
  wire $auto$opt_dff.cc:242:make_patterns_logic$1881
  wire $auto$opt_dff.cc:242:make_patterns_logic$1887
  wire $auto$opt_dff.cc:242:make_patterns_logic$1893
  wire $auto$opt_dff.cc:242:make_patterns_logic$1897
  wire $auto$opt_reduce.cc:134:opt_mux$1659
  wire $auto$rtlil.cc:2121:Not$1886
  wire $auto$rtlil.cc:2121:Not$1892
  wire $auto$rtlil.cc:2811:Anyseq$1693
  wire $auto$rtlil.cc:2811:Anyseq$1695
  attribute \src "vram_write_fifo.v:47.14-47.19"
  wire $logic_not$vram_write_fifo.v:47$414_Y
  attribute \src "vram_write_fifo.v:85.53-85.59"
  wire $logic_not$vram_write_fifo.v:85$426_Y
  attribute \src "vram_write_fifo.v:47.13-47.38"
  wire $logic_or$vram_write_fifo.v:47$415_Y
  wire width 3 $procmux$433_Y
  wire $procmux$434_CMP
  wire $procmux$435_CMP
  wire $procmux$436_CMP
  attribute \src "vram_write_fifo.v:86.34-86.52"
  wire width 3 $sub$vram_write_fifo.v:86$428_Y
  attribute \src "vram_write_fifo.v:10.11-10.14"
  wire input 1 \clk
  attribute \src "vram_write_fifo.v:23.17-23.22"
  wire output 11 \empty
  attribute \src "vram_write_fifo.v:22.17-22.21"
  wire output 10 \full
  attribute \src "vram_write_fifo.v:21.39-21.50"
  wire width 3 output 9 \items_count
  attribute \src "vram_write_fifo.v:33.29-33.41"
  wire width 3 \next_pointer
  attribute \src "vram_write_fifo.v:24.16-24.23"
  wire output 12 \overrun
  attribute \src "vram_write_fifo.v:14.32-14.44"
  wire width 13 output 4 \read_address
  attribute \src "vram_write_fifo.v:15.29-15.38"
  wire width 16 output 5 \read_data
  attribute \src "vram_write_fifo.v:32.28-32.40"
  wire width 3 \read_pointer
  attribute \src "vram_write_fifo.v:13.11-13.23"
  wire input 3 \read_request
  attribute \src "vram_write_fifo.v:11.11-11.16"
  wire input 2 \reset
  attribute \src "vram_write_fifo.v:25.16-25.24"
  wire output 13 \underrun
  attribute \src "vram_write_fifo.v:18.31-18.44"
  wire width 13 input 7 \write_address
  attribute \src "vram_write_fifo.v:19.28-19.38"
  wire width 16 input 8 \write_data
  attribute \src "vram_write_fifo.v:31.28-31.41"
  wire width 3 \write_pointer
  attribute \src "vram_write_fifo.v:17.11-17.24"
  wire input 6 \write_request
  attribute \src "vram_write_fifo.v:36.23-36.43"
  cell $add $add$vram_write_fifo.v:36$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \write_pointer
    connect \B 1'1
    connect \Y \next_pointer
  end
  attribute \src "vram_write_fifo.v:62.30-62.49"
  cell $add $add$vram_write_fifo.v:62$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_pointer
    connect \B 1'1
    connect \Y $add$vram_write_fifo.v:62$419_Y
  end
  attribute \src "vram_write_fifo.v:87.34-87.52"
  cell $add $add$vram_write_fifo.v:87$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \items_count
    connect \B 1'1
    connect \Y $add$vram_write_fifo.v:87$429_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$1659 $procmux$436_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1901
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$vram_write_fifo.v:47$415_Y
    connect \Y $auto$rtlil.cc:2121:Not$1886
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $auto$rtlil.cc:2121:Not$1892
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$vram_write_fifo.v:47$415_Y \write_request }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1881
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$1886 \write_request }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1887
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$1892 \read_request }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1893
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \empty \read_request }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1897
  end
  attribute \src "vram_write_fifo.v:42.1-53.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1883
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \next_pointer
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1881
    connect \Q \write_pointer
    connect \SRST \reset
  end
  attribute \src "vram_write_fifo.v:42.1-53.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1889
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1887
    connect \Q \overrun
    connect \SRST \reset
  end
  attribute \src "vram_write_fifo.v:56.1-67.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1895
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $add$vram_write_fifo.v:62$419_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1893
    connect \Q \read_pointer
    connect \SRST \reset
  end
  attribute \src "vram_write_fifo.v:56.1-67.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1899
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1897
    connect \Q \underrun
    connect \SRST \reset
  end
  attribute \src "vram_write_fifo.v:81.1-93.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1903
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$433_Y
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$1901
    connect \Q \items_count
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$435_CMP $procmux$434_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1659
  end
  cell $anyseq $auto$setundef.cc:501:execute$1692
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1693
  end
  cell $anyseq $auto$setundef.cc:501:execute$1694
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1695
  end
  attribute \src "vram_write_fifo.v:37.17-37.45"
  cell $eq $eq$vram_write_fifo.v:37$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \next_pointer
    connect \B \read_pointer
    connect \Y \full
  end
  attribute \src "vram_write_fifo.v:38.17-38.47"
  cell $eq $eq$vram_write_fifo.v:38$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \write_pointer
    connect \B \read_pointer
    connect \Y \empty
  end
  attribute \src "vram_write_fifo.v:47.14-47.19"
  cell $logic_not $logic_not$vram_write_fifo.v:47$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $logic_not$vram_write_fifo.v:47$414_Y
  end
  attribute \src "vram_write_fifo.v:85.53-85.59"
  cell $logic_not $logic_not$vram_write_fifo.v:85$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $logic_not$vram_write_fifo.v:85$426_Y
  end
  attribute \src "vram_write_fifo.v:47.13-47.38"
  cell $logic_or $logic_or$vram_write_fifo.v:47$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$vram_write_fifo.v:47$414_Y
    connect \B \read_request
    connect \Y $logic_or$vram_write_fifo.v:47$415_Y
  end
  attribute \full_case 1
  attribute \src "vram_write_fifo.v:0.0-0.0|vram_write_fifo.v:85.9-91.13"
  cell $pmux $procmux$433
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { $sub$vram_write_fifo.v:86$428_Y $add$vram_write_fifo.v:87$429_Y }
    connect \S { $procmux$436_CMP $auto$opt_reduce.cc:134:opt_mux$1659 }
    connect \Y $procmux$433_Y
  end
  attribute \full_case 1
  attribute \src "vram_write_fifo.v:0.0-0.0|vram_write_fifo.v:85.9-91.13"
  cell $eq $procmux$434_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \write_request \read_request $logic_not$vram_write_fifo.v:47$414_Y $logic_not$vram_write_fifo.v:85$426_Y }
    connect \B 4'1110
    connect \Y $procmux$434_CMP
  end
  attribute \full_case 1
  attribute \src "vram_write_fifo.v:0.0-0.0|vram_write_fifo.v:85.9-91.13"
  cell $eq $procmux$435_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \write_request \read_request $logic_not$vram_write_fifo.v:47$414_Y }
    connect \B 3'101
    connect \Y $procmux$435_CMP
  end
  attribute \full_case 1
  attribute \src "vram_write_fifo.v:0.0-0.0|vram_write_fifo.v:85.9-91.13"
  cell $eq $procmux$436_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \write_request \read_request $logic_not$vram_write_fifo.v:85$426_Y }
    connect \B 2'11
    connect \Y $procmux$436_CMP
  end
  attribute \src "vram_write_fifo.v:86.34-86.52"
  cell $sub $sub$vram_write_fifo.v:86$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \items_count
    connect \B 1'1
    connect \Y $sub$vram_write_fifo.v:86$428_Y
  end
  attribute \src "vram_write_fifo.v:30.40-30.48"
  cell $mem \fifo_mem
    parameter \ABITS 3
    parameter \INIT 232'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\fifo_mem"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 8
    parameter \WIDTH 29
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR \read_pointer
    connect \RD_CLK $auto$rtlil.cc:2811:Anyseq$1693
    connect \RD_DATA { \read_address \read_data }
    connect \RD_EN $auto$rtlil.cc:2811:Anyseq$1695
    connect \WR_ADDR \write_pointer
    connect \WR_CLK \clk
    connect \WR_DATA { \write_address \write_data }
    connect \WR_EN 29'11111111111111111111111111111
  end
end
attribute \hdlname "\\hack_clock"
attribute \src "hack_clock.v:4.1-32.10"
module \hack_clock
  attribute \src "hack_clock.v:21.20-21.34"
  wire width 6 $add$hack_clock.v:21$353_Y
  wire $auto$opt_dff.cc:276:combine_resets$1907
  attribute \src "hack_clock.v:23.12-23.23"
  wire $eq$hack_clock.v:23$354_Y
  attribute \src "hack_clock.v:26.25-26.34"
  wire $not$hack_clock.v:26$355_Y
  wire $procmux$474_Y
  attribute \src "hack_clock.v:5.11-5.14"
  wire input 1 \clk
  attribute \src "hack_clock.v:11.11-11.18"
  wire width 6 \counter
  attribute \src "hack_clock.v:7.16-7.24"
  wire output 3 \hack_clk
  attribute \src "hack_clock.v:6.11-6.16"
  wire input 2 \reset
  attribute \src "hack_clock.v:8.16-8.22"
  wire output 4 \strobe
  attribute \src "hack_clock.v:21.20-21.34"
  cell $add $add$hack_clock.v:21$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \counter
    connect \B 1'1
    connect \Y $add$hack_clock.v:21$353_Y
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$hack_clock.v:23$354_Y \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1907
  end
  attribute \src "hack_clock.v:13.1-30.4"
  cell $sdff $auto$opt_dff.cc:702:run$1906
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$474_Y
    connect \Q \strobe
    connect \SRST \reset
  end
  attribute \src "hack_clock.v:13.1-30.4"
  cell $sdff $auto$opt_dff.cc:702:run$1909
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 6'000000
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D $add$hack_clock.v:21$353_Y
    connect \Q \counter
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1907
  end
  attribute \src "hack_clock.v:13.1-30.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1905
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $not$hack_clock.v:26$355_Y
    connect \EN $eq$hack_clock.v:23$354_Y
    connect \Q \hack_clk
    connect \SRST \reset
  end
  attribute \src "hack_clock.v:23.12-23.23"
  cell $eq $eq$hack_clock.v:23$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 5'10010
    connect \Y $eq$hack_clock.v:23$354_Y
  end
  attribute \src "hack_clock.v:26.25-26.34"
  cell $not $not$hack_clock.v:26$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_clk
    connect \Y $not$hack_clock.v:26$355_Y
  end
  attribute \src "hack_clock.v:23.12-23.23|hack_clock.v:23.9-27.12"
  cell $mux $procmux$474
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hack_clock.v:23$354_Y
    connect \Y $procmux$474_Y
  end
end
attribute \dynports 1
attribute \hdlname "\\hack_cpu"
attribute \src "hack_cpu.v:4.1-154.10"
module \hack_cpu
  parameter \WORD_WIDTH 16
  parameter \RAM_WORDS 32768
  parameter \RAM_ADDRESS_WIDTH 15
  parameter \ROM_WORDS 32768
  parameter \ROM_ADDRESS_WIDTH 15
  parameter \INSTRUCTION_WIDTH 16
  parameter \VRAM_WORDS 8192
  parameter \VRAM_ADDRESS_WIDTH 13
  parameter \HACK_ADDRESS_VRAM_START 15'100000000000000
  parameter \HACK_ADDRESS_VRAM_END 15'101111111111111
  parameter \HACK_ADDRESS_KEYBOARD 15'110000000000000
  parameter \HACK_ADDRESS_GPIO 15'110000000000001
  parameter \SRAM_ADDRESS_WIDTH 24
  parameter \HACK_GPIO_WIDTH 16
  parameter \HACK_SCREEN_WIDTH 512
  parameter \HACK_SCREEN_HEIGHT 256
  parameter \HACK_SCREEN_H_OFFSET 64
  parameter \HACK_SCREEN_V_OFFSET 112
  attribute \src "hack_cpu.v:110.43-110.84"
  wire $and$hack_cpu.v:110$325_Y
  attribute \src "hack_cpu.v:133.32-133.70"
  wire $and$hack_cpu.v:133$333_Y
  attribute \src "hack_cpu.v:134.12-134.38"
  wire $and$hack_cpu.v:134$334_Y
  attribute \src "hack_cpu.v:135.12-135.50"
  wire $and$hack_cpu.v:135$338_Y
  attribute \src "hack_cpu.v:136.12-136.38"
  wire $and$hack_cpu.v:136$340_Y
  attribute \src "hack_cpu.v:137.12-137.39"
  wire $and$hack_cpu.v:137$343_Y
  attribute \src "hack_cpu.v:138.12-138.49"
  wire $and$hack_cpu.v:138$346_Y
  attribute \src "hack_cpu.v:133.52-133.70"
  wire $not$hack_cpu.v:133$332_Y
  attribute \src "hack_cpu.v:135.42-135.49"
  wire $not$hack_cpu.v:135$336_Y
  attribute \src "hack_cpu.v:137.32-137.39"
  wire $not$hack_cpu.v:137$342_Y
  attribute \src "hack_cpu.v:133.54-133.69"
  wire $or$hack_cpu.v:133$331_Y
  attribute \src "hack_cpu.v:133.31-134.39"
  wire $or$hack_cpu.v:133$335_Y
  attribute \src "hack_cpu.v:133.31-135.51"
  wire $or$hack_cpu.v:133$339_Y
  attribute \src "hack_cpu.v:133.31-136.39"
  wire $or$hack_cpu.v:133$341_Y
  attribute \src "hack_cpu.v:133.31-137.40"
  wire $or$hack_cpu.v:133$344_Y
  attribute \src "hack_cpu.v:133.31-138.50"
  wire $or$hack_cpu.v:133$347_Y
  attribute \src "hack_cpu.v:135.33-135.49"
  wire $or$hack_cpu.v:135$337_Y
  attribute \src "hack_cpu.v:11.34-11.42"
  wire width 15 output 7 \addressM
  attribute \src "hack_cpu.v:56.39-56.44"
  wire \alu_f
  attribute \src "hack_cpu.v:58.15-58.21"
  wire \alu_ng
  attribute \src "hack_cpu.v:56.46-56.52"
  wire \alu_no
  attribute \src "hack_cpu.v:56.15-56.21"
  wire \alu_nx
  attribute \src "hack_cpu.v:56.31-56.37"
  wire \alu_ny
  attribute \src "hack_cpu.v:57.24-57.31"
  wire width 16 \alu_out
  attribute \src "hack_cpu.v:54.24-54.29"
  wire width 16 \alu_x
  attribute \src "hack_cpu.v:55.24-55.29"
  wire width 16 \alu_y
  attribute \src "hack_cpu.v:58.7-58.13"
  wire \alu_zr
  attribute \src "hack_cpu.v:56.7-56.13"
  wire \alu_zx
  attribute \src "hack_cpu.v:56.23-56.29"
  wire \alu_zy
  attribute \src "hack_cpu.v:29.24-29.31"
  wire width 16 \areg_in
  attribute \src "hack_cpu.v:30.7-30.16"
  wire \areg_load
  attribute \src "hack_cpu.v:31.24-31.32"
  wire width 16 \areg_out
  attribute \src "hack_cpu.v:5.9-5.12"
  wire input 1 \clk
  attribute \src "hack_cpu.v:35.24-35.31"
  wire width 16 \dreg_in
  attribute \src "hack_cpu.v:36.7-36.16"
  wire \dreg_load
  attribute \src "hack_cpu.v:37.24-37.32"
  wire width 16 \dreg_out
  attribute \src "hack_cpu.v:6.26-6.29"
  wire width 16 input 2 \inM
  attribute \src "hack_cpu.v:7.33-7.44"
  wire width 16 input 3 \instruction
  attribute \src "hack_cpu.v:65.31-65.52"
  wire width 15 \instruction_A_address
  attribute \src "hack_cpu.v:67.7-67.27"
  wire \instruction_C_dest_a
  attribute \src "hack_cpu.v:68.7-68.27"
  wire \instruction_C_dest_d
  attribute \src "hack_cpu.v:69.7-69.27"
  wire \instruction_C_dest_m
  attribute \src "hack_cpu.v:76.7-76.24"
  wire \instruction_C_jeq
  attribute \src "hack_cpu.v:77.7-77.24"
  wire \instruction_C_jge
  attribute \src "hack_cpu.v:75.7-75.24"
  wire \instruction_C_jgt
  attribute \src "hack_cpu.v:80.7-80.24"
  wire \instruction_C_jle
  attribute \src "hack_cpu.v:78.7-78.24"
  wire \instruction_C_jlt
  attribute \src "hack_cpu.v:81.7-81.24"
  wire \instruction_C_jmp
  attribute \src "hack_cpu.v:79.7-79.24"
  wire \instruction_C_jne
  attribute \src "hack_cpu.v:73.7-73.27"
  attribute \unused_bits "0"
  wire \instruction_C_noJump
  attribute \src "hack_cpu.v:70.7-70.29"
  wire \instruction_C_source_m
  attribute \src "hack_cpu.v:64.7-64.25"
  wire \instruction_type_A
  attribute \src "hack_cpu.v:66.7-66.25"
  wire \instruction_type_C
  attribute \src "hack_cpu.v:133.7-133.25"
  wire \jump_condition_met
  attribute \src "hack_cpu.v:9.27-9.31"
  wire width 16 output 5 \outM
  attribute \src "hack_cpu.v:12.34-12.36"
  wire width 15 output 8 \pc
  attribute \src "hack_cpu.v:44.24-44.29"
  wire width 16 \pc_in
  attribute \src "hack_cpu.v:43.7-43.13"
  wire \pc_inc
  attribute \src "hack_cpu.v:42.7-42.14"
  wire \pc_load
  attribute \src "hack_cpu.v:48.24-48.33"
  attribute \unused_bits "15"
  wire width 16 \pc_output
  attribute \src "hack_cpu.v:8.9-8.14"
  wire input 4 \reset
  attribute \src "hack_cpu.v:10.10-10.16"
  wire output 6 \writeM
  attribute \src "hack_cpu.v:110.43-110.84"
  cell $and $and$hack_cpu.v:110$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \instruction [5]
    connect \Y $and$hack_cpu.v:110$325_Y
  end
  attribute \src "hack_cpu.v:115.21-115.62"
  cell $and $and$hack_cpu.v:115$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \instruction [4]
    connect \Y \dreg_load
  end
  attribute \src "hack_cpu.v:125.18-125.59"
  cell $and $and$hack_cpu.v:125$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \instruction [3]
    connect \Y \writeM
  end
  attribute \src "hack_cpu.v:133.32-133.70"
  cell $and $and$hack_cpu.v:133$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jgt
    connect \B $not$hack_cpu.v:133$332_Y
    connect \Y $and$hack_cpu.v:133$333_Y
  end
  attribute \src "hack_cpu.v:134.12-134.38"
  cell $and $and$hack_cpu.v:134$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jeq
    connect \B \alu_zr
    connect \Y $and$hack_cpu.v:134$334_Y
  end
  attribute \src "hack_cpu.v:135.12-135.50"
  cell $and $and$hack_cpu.v:135$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jge
    connect \B $or$hack_cpu.v:135$337_Y
    connect \Y $and$hack_cpu.v:135$338_Y
  end
  attribute \src "hack_cpu.v:136.12-136.38"
  cell $and $and$hack_cpu.v:136$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jlt
    connect \B \alu_ng
    connect \Y $and$hack_cpu.v:136$340_Y
  end
  attribute \src "hack_cpu.v:137.12-137.39"
  cell $and $and$hack_cpu.v:137$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jne
    connect \B $not$hack_cpu.v:137$342_Y
    connect \Y $and$hack_cpu.v:137$343_Y
  end
  attribute \src "hack_cpu.v:138.12-138.49"
  cell $and $and$hack_cpu.v:138$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jle
    connect \B $or$hack_cpu.v:133$331_Y
    connect \Y $and$hack_cpu.v:138$346_Y
  end
  attribute \src "hack_cpu.v:142.19-142.58"
  cell $and $and$hack_cpu.v:142$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \jump_condition_met
    connect \Y \pc_load
  end
  attribute \src "hack_cpu.v:133.52-133.70"
  cell $not $not$hack_cpu.v:133$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$331_Y
    connect \Y $not$hack_cpu.v:133$332_Y
  end
  attribute \src "hack_cpu.v:135.42-135.49"
  cell $not $not$hack_cpu.v:135$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_ng
    connect \Y $not$hack_cpu.v:135$336_Y
  end
  attribute \src "hack_cpu.v:137.32-137.39"
  cell $not $not$hack_cpu.v:137$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_zr
    connect \Y $not$hack_cpu.v:137$342_Y
  end
  attribute \src "hack_cpu.v:143.18-143.26"
  cell $not $not$hack_cpu.v:143$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_load
    connect \Y \pc_inc
  end
  attribute \src "hack_cpu.v:110.21-110.85"
  cell $or $or$hack_cpu.v:110$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_A
    connect \B $and$hack_cpu.v:110$325_Y
    connect \Y \areg_load
  end
  attribute \src "hack_cpu.v:133.54-133.69"
  cell $or $or$hack_cpu.v:133$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_zr
    connect \B \alu_ng
    connect \Y $or$hack_cpu.v:133$331_Y
  end
  attribute \src "hack_cpu.v:133.31-134.39"
  cell $or $or$hack_cpu.v:133$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hack_cpu.v:133$333_Y
    connect \B $and$hack_cpu.v:134$334_Y
    connect \Y $or$hack_cpu.v:133$335_Y
  end
  attribute \src "hack_cpu.v:133.31-135.51"
  cell $or $or$hack_cpu.v:133$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$335_Y
    connect \B $and$hack_cpu.v:135$338_Y
    connect \Y $or$hack_cpu.v:133$339_Y
  end
  attribute \src "hack_cpu.v:133.31-136.39"
  cell $or $or$hack_cpu.v:133$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$339_Y
    connect \B $and$hack_cpu.v:136$340_Y
    connect \Y $or$hack_cpu.v:133$341_Y
  end
  attribute \src "hack_cpu.v:133.31-137.40"
  cell $or $or$hack_cpu.v:133$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$341_Y
    connect \B $and$hack_cpu.v:137$343_Y
    connect \Y $or$hack_cpu.v:133$344_Y
  end
  attribute \src "hack_cpu.v:133.31-138.50"
  cell $or $or$hack_cpu.v:133$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$344_Y
    connect \B $and$hack_cpu.v:138$346_Y
    connect \Y $or$hack_cpu.v:133$347_Y
  end
  attribute \src "hack_cpu.v:133.31-139.30"
  cell $or $or$hack_cpu.v:133$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$347_Y
    connect \B \instruction_C_jmp
    connect \Y \jump_condition_met
  end
  attribute \src "hack_cpu.v:135.33-135.49"
  cell $or $or$hack_cpu.v:135$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_zr
    connect \B $not$hack_cpu.v:135$336_Y
    connect \Y $or$hack_cpu.v:135$337_Y
  end
  attribute \src "hack_cpu.v:111.19-111.78"
  cell $mux $ternary$hack_cpu.v:111$327
    parameter \WIDTH 16
    connect \A { 1'0 \instruction [14:0] }
    connect \B \alu_out
    connect \S \instruction [15]
    connect \Y \areg_in
  end
  attribute \src "hack_cpu.v:129.17-129.56"
  cell $mux $ternary$hack_cpu.v:129$330
    parameter \WIDTH 16
    connect \A \areg_out
    connect \B \inM
    connect \S \instruction [12]
    connect \Y \alu_y
  end
  attribute \src "hack_cpu.v:148.17-148.47"
  cell $mux $ternary$hack_cpu.v:148$351
    parameter \WIDTH 16
    connect \A \areg_out
    connect \B \areg_in
    connect \S \areg_load
    connect \Y \pc_in
  end
  attribute \src "hack_cpu.v:83.31-83.80"
  cell $mux $ternary$hack_cpu.v:83$322
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instruction [15]
    connect \Y \instruction_type_A
  end
  attribute \src "hack_cpu.v:84.31-84.80"
  cell $mux $ternary$hack_cpu.v:84$324
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instruction [15]
    connect \Y \instruction_type_C
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:59.35-60.52"
  cell $paramod\hack_alu\D_WIDTH=16 \ALU
    connect \f \instruction [7]
    connect \ng \alu_ng
    connect \no \instruction [6]
    connect \nx \instruction [10]
    connect \ny \instruction [8]
    connect \out \alu_out
    connect \x \alu_x
    connect \y \alu_y
    connect \zr \alu_zr
    connect \zx \instruction [11]
    connect \zy \instruction [9]
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:32.35-32.99"
  cell $paramod\register\D_WIDTH=16 \AReg
    connect \clk \clk
    connect \in \areg_in
    connect \load \areg_load
    connect \out \areg_out
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:98.26-107.7"
  cell $paramod\dmux8way\D_WIDTH=1 \DMuxJMP
    connect \a \instruction_C_noJump
    connect \b \instruction_C_jgt
    connect \c \instruction_C_jeq
    connect \d \instruction_C_jge
    connect \e \instruction_C_jlt
    connect \f \instruction_C_jne
    connect \g \instruction_C_jle
    connect \h \instruction_C_jmp
    connect \in 1'1
    connect \sel \instruction [2:0]
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:38.35-38.99"
  cell $paramod\register\D_WIDTH=16 \DReg
    connect \clk \clk
    connect \in \alu_out
    connect \load \dreg_load
    connect \out \alu_x
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:51.29-51.117"
  cell $paramod\pc\D_WIDTH=16 \PC
    connect \clk \clk
    connect \in \pc_in
    connect \inc \pc_inc
    connect \load \pc_load
    connect \out \pc_output
    connect \reset \reset
  end
  connect \addressM \areg_out [14:0]
  connect \alu_f \instruction [7]
  connect \alu_no \instruction [6]
  connect \alu_nx \instruction [10]
  connect \alu_ny \instruction [8]
  connect \alu_zx \instruction [11]
  connect \alu_zy \instruction [9]
  connect \dreg_in \alu_out
  connect \dreg_out \alu_x
  connect \instruction_A_address \instruction [14:0]
  connect \instruction_C_dest_a \instruction [5]
  connect \instruction_C_dest_d \instruction [4]
  connect \instruction_C_dest_m \instruction [3]
  connect \instruction_C_source_m \instruction [12]
  connect \outM \alu_out
  connect \pc \pc_output [14:0]
end
attribute \dynports 1
attribute \hdlname "\\hack_soc"
attribute \src "hack_soc.v:4.1-461.10"
module \hack_soc
  parameter \WORD_WIDTH 16
  parameter \RAM_WORDS 32768
  parameter \RAM_ADDRESS_WIDTH 15
  parameter \ROM_WORDS 32768
  parameter \ROM_ADDRESS_WIDTH 15
  parameter \INSTRUCTION_WIDTH 16
  parameter \VRAM_WORDS 8192
  parameter \VRAM_ADDRESS_WIDTH 13
  parameter \HACK_ADDRESS_VRAM_START 15'100000000000000
  parameter \HACK_ADDRESS_VRAM_END 15'101111111111111
  parameter \HACK_ADDRESS_KEYBOARD 15'110000000000000
  parameter \HACK_ADDRESS_GPIO 15'110000000000001
  parameter \SRAM_ADDRESS_WIDTH 24
  parameter \HACK_GPIO_WIDTH 16
  parameter \HACK_SCREEN_WIDTH 512
  parameter \HACK_SCREEN_HEIGHT 256
  parameter \HACK_SCREEN_H_OFFSET 64
  parameter \HACK_SCREEN_V_OFFSET 112
  attribute \src "hack_soc.v:257.22-257.48"
  wire $and$hack_soc.v:257$38_Y
  wire $auto$opt_dff.cc:276:combine_resets$1912
  attribute \src "hack_soc.v:331.6-333.7"
  wire width 32 $auto$wreduce.cc:454:run$1670
  attribute \src "hack_soc.v:332.6-333.7"
  wire width 32 $auto$wreduce.cc:454:run$1671
  attribute \src "hack_soc.v:331.7-331.45"
  wire $eq$hack_soc.v:331$66_Y
  attribute \src "hack_soc.v:332.7-332.41"
  wire $eq$hack_soc.v:332$67_Y
  attribute \src "hack_soc.v:313.33-313.73"
  wire $ge$hack_soc.v:313$40_Y
  attribute \src "hack_soc.v:319.22-319.52"
  wire $logic_and$hack_soc.v:319$47_Y
  attribute \src "hack_soc.v:319.22-319.65"
  wire $logic_and$hack_soc.v:319$49_Y
  attribute \src "hack_soc.v:319.22-319.84"
  wire $logic_and$hack_soc.v:319$50_Y
  attribute \src "hack_soc.v:320.27-320.55"
  wire $logic_and$hack_soc.v:320$53_Y
  attribute \src "hack_soc.v:320.27-320.74"
  wire $logic_and$hack_soc.v:320$54_Y
  attribute \src "hack_soc.v:324.27-324.57"
  wire $logic_and$hack_soc.v:324$58_Y
  attribute \src "hack_soc.v:324.27-324.72"
  wire $logic_and$hack_soc.v:324$59_Y
  attribute \src "hack_soc.v:344.21-344.48"
  wire $logic_and$hack_soc.v:344$86_Y
  attribute \src "hack_soc.v:359.15-359.53"
  wire $logic_and$hack_soc.v:359$91_Y
  attribute \src "hack_soc.v:359.15-359.65"
  wire $logic_and$hack_soc.v:359$92_Y
  attribute \src "hack_soc.v:374.6-374.53"
  wire $logic_and$hack_soc.v:374$96_Y
  attribute \src "hack_soc.v:319.22-319.33"
  wire $logic_not$hack_soc.v:319$46_Y
  attribute \src "hack_soc.v:319.56-319.65"
  wire $logic_not$hack_soc.v:319$48_Y
  attribute \src "hack_soc.v:320.46-320.55"
  wire $logic_not$hack_soc.v:320$52_Y
  attribute \src "hack_soc.v:336.101-336.117"
  wire $logic_not$hack_soc.v:336$77_Y
  attribute \src "hack_soc.v:336.121-336.137"
  wire $logic_not$hack_soc.v:336$79_Y
  attribute \src "hack_soc.v:336.141-336.158"
  wire $logic_not$hack_soc.v:336$81_Y
  attribute \src "hack_soc.v:336.21-336.63"
  wire $logic_or$hack_soc.v:336$73_Y
  attribute \src "hack_soc.v:336.21-336.88"
  wire $logic_or$hack_soc.v:336$75_Y
  attribute \src "hack_soc.v:336.21-336.97"
  wire $logic_or$hack_soc.v:336$76_Y
  attribute \src "hack_soc.v:336.21-336.117"
  wire $logic_or$hack_soc.v:336$78_Y
  attribute \src "hack_soc.v:336.21-336.137"
  wire $logic_or$hack_soc.v:336$80_Y
  attribute \src "hack_soc.v:344.6-344.49"
  wire $logic_or$hack_soc.v:344$87_Y
  attribute \src "hack_soc.v:336.68-336.87"
  wire $ne$hack_soc.v:336$74_Y
  attribute \src "hack_soc.v:360.24-360.47"
  wire width 2 $sub$hack_soc.v:360$93_Y
  attribute \src "hack_soc.v:5.8-5.11"
  wire input 1 \clk
  attribute \src "hack_soc.v:288.6-288.20"
  wire \display_active
  attribute \src "hack_soc.v:6.8-6.19"
  wire input 2 \display_clk
  attribute \src "hack_soc.v:289.12-289.38"
  wire width 10 \display_clks_before_active
  attribute \src "hack_soc.v:286.12-286.24"
  wire width 10 \display_hpos
  attribute \src "hack_soc.v:61.9-61.22"
  wire output 38 \display_hsync
  attribute \src "hack_soc.v:63.9-63.20"
  wire output 40 \display_rgb
  attribute \src "hack_soc.v:287.12-287.24"
  wire width 10 \display_vpos
  attribute \src "hack_soc.v:62.9-62.22"
  wire output 39 \display_vsync
  attribute \src "hack_soc.v:70.35-70.39"
  wire width 16 output 42 \gpio
  attribute \src "hack_soc.v:108.30-108.43"
  wire width 15 \hack_addressM
  attribute \src "hack_soc.v:106.6-106.14"
  wire \hack_clk
  attribute \src "hack_soc.v:97.6-97.21"
  wire \hack_clk_strobe
  attribute \src "hack_soc.v:8.8-8.27"
  wire input 4 \hack_external_reset
  attribute \src "hack_soc.v:110.23-110.31"
  wire width 16 \hack_inM
  attribute \src "hack_soc.v:112.30-112.46"
  wire width 16 \hack_instruction
  attribute \src "hack_soc.v:111.23-111.32"
  wire width 16 \hack_outM
  attribute \src "hack_soc.v:113.30-113.37"
  wire width 15 \hack_pc
  attribute \src "hack_soc.v:107.6-107.16"
  wire \hack_reset
  attribute \src "hack_soc.v:114.6-114.22"
  wire \hack_rom_request
  attribute \src "hack_soc.v:93.11-93.27"
  wire width 2 \hack_wait_clocks
  attribute \src "hack_soc.v:109.6-109.17"
  wire \hack_writeM
  attribute \src "hack_soc.v:67.14-67.21"
  wire width 8 input 41 \keycode
  attribute \src "hack_soc.v:314.6-314.36"
  wire \mapping_is_ram_or_vram_address
  attribute \src "hack_soc.v:313.6-313.29"
  wire \mapping_is_vram_address
  attribute \src "hack_soc.v:237.6-237.17"
  wire \pixel_value
  attribute \src "hack_soc.v:158.6-158.14"
  wire \ram_busy
  attribute \src "hack_soc.v:11.9-11.17"
  wire output 5 \ram_cs_n
  attribute \src "hack_soc.v:161.23-161.35"
  wire width 16 \ram_data_out
  attribute \src "hack_soc.v:159.6-159.21"
  wire \ram_initialized
  attribute \src "hack_soc.v:156.6-156.17"
  wire \ram_request
  attribute \src "hack_soc.v:12.9-12.16"
  wire output 6 \ram_sck
  attribute \src "hack_soc.v:15.8-15.18"
  wire input 8 \ram_sio0_i
  attribute \src "hack_soc.v:20.9-20.19"
  wire output 12 \ram_sio0_o
  attribute \src "hack_soc.v:16.8-16.18"
  wire input 9 \ram_sio1_i
  attribute \src "hack_soc.v:21.9-21.19"
  wire output 13 \ram_sio1_o
  attribute \src "hack_soc.v:17.8-17.18"
  wire input 10 \ram_sio2_i
  attribute \src "hack_soc.v:22.9-22.19"
  wire output 14 \ram_sio2_o
  attribute \src "hack_soc.v:18.8-18.18"
  wire input 11 \ram_sio3_i
  attribute \src "hack_soc.v:23.9-23.19"
  wire output 15 \ram_sio3_o
  attribute \src "hack_soc.v:13.9-13.19"
  wire output 7 \ram_sio_oe
  attribute \src "hack_soc.v:160.6-160.22"
  wire \ram_write_enable
  attribute \src "hack_soc.v:7.8-7.13"
  wire input 3 \reset
  attribute \src "hack_soc.v:290.6-290.19"
  wire \reset_display
  attribute \src "hack_soc.v:196.30-196.41"
  wire width 15 \rom_address
  attribute \src "hack_soc.v:198.6-198.14"
  wire \rom_busy
  attribute \src "hack_soc.v:27.9-27.17"
  wire output 16 \rom_cs_n
  attribute \src "hack_soc.v:199.6-199.21"
  wire \rom_initialized
  attribute \src "hack_soc.v:77.9-77.23"
  wire output 46 \rom_loader_ack
  attribute \src "hack_soc.v:76.32-76.47"
  wire width 16 input 45 \rom_loader_data
  attribute \src "hack_soc.v:74.8-74.23"
  wire input 43 \rom_loader_load
  attribute \src "hack_soc.v:134.30-134.55"
  wire width 15 \rom_loader_output_address
  attribute \src "hack_soc.v:133.30-133.52"
  wire width 16 \rom_loader_output_data
  attribute \src "hack_soc.v:132.6-132.24"
  wire \rom_loader_request
  attribute \src "hack_soc.v:75.8-75.22"
  wire input 44 \rom_loader_sck
  attribute \src "hack_soc.v:94.5-94.24"
  wire \rom_loading_process
  attribute \src "hack_soc.v:195.6-195.17"
  wire \rom_request
  attribute \src "hack_soc.v:28.9-28.16"
  wire output 17 \rom_sck
  attribute \src "hack_soc.v:31.8-31.18"
  wire input 19 \rom_sio0_i
  attribute \src "hack_soc.v:36.9-36.19"
  wire output 23 \rom_sio0_o
  attribute \src "hack_soc.v:32.8-32.18"
  wire input 20 \rom_sio1_i
  attribute \src "hack_soc.v:37.9-37.19"
  wire output 24 \rom_sio1_o
  attribute \src "hack_soc.v:33.8-33.18"
  wire input 21 \rom_sio2_i
  attribute \src "hack_soc.v:38.9-38.19"
  wire output 25 \rom_sio2_o
  attribute \src "hack_soc.v:34.8-34.18"
  wire input 22 \rom_sio3_i
  attribute \src "hack_soc.v:39.9-39.19"
  wire output 26 \rom_sio3_o
  attribute \src "hack_soc.v:29.9-29.19"
  wire output 18 \rom_sio_oe
  attribute \src "hack_soc.v:200.6-200.22"
  wire \rom_write_enable
  attribute \src "hack_soc.v:44.9-44.18"
  wire output 27 \vram_cs_n
  attribute \src "hack_soc.v:238.6-238.22"
  wire \vram_initialized
  attribute \src "hack_soc.v:45.9-45.17"
  wire output 28 \vram_sck
  attribute \src "hack_soc.v:48.8-48.19"
  wire input 30 \vram_sio0_i
  attribute \src "hack_soc.v:53.9-53.20"
  wire output 34 \vram_sio0_o
  attribute \src "hack_soc.v:49.8-49.19"
  wire input 31 \vram_sio1_i
  attribute \src "hack_soc.v:54.9-54.20"
  wire output 35 \vram_sio1_o
  attribute \src "hack_soc.v:50.8-50.19"
  wire input 32 \vram_sio2_i
  attribute \src "hack_soc.v:55.9-55.20"
  wire output 36 \vram_sio2_o
  attribute \src "hack_soc.v:51.8-51.19"
  wire input 33 \vram_sio3_i
  attribute \src "hack_soc.v:56.9-56.20"
  wire output 37 \vram_sio3_o
  attribute \src "hack_soc.v:46.9-46.20"
  wire output 29 \vram_sio_oe
  attribute \src "hack_soc.v:240.31-240.49"
  wire width 13 \vram_write_address
  attribute \src "hack_soc.v:239.6-239.23"
  wire \vram_write_enable
  attribute \src "hack_soc.v:257.22-257.48"
  cell $and $and$hack_soc.v:257$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_clk_strobe
    connect \B \hack_clk
    connect \Y $and$hack_soc.v:257$38_Y
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_or$hack_soc.v:336$73_Y \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1912
  end
  attribute \src "hack_soc.v:342.1-350.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1911
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $logic_or$hack_soc.v:344$87_Y
    connect \Q \rom_loading_process
    connect \SRST \rom_loader_load
  end
  attribute \src "hack_soc.v:352.1-364.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1915
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'10
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $sub$hack_soc.v:360$93_Y
    connect \EN $logic_and$hack_soc.v:359$92_Y
    connect \Q \hack_wait_clocks
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1912
  end
  attribute \src "hack_soc.v:370.1-378.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1917
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \hack_clk
    connect \D \hack_outM
    connect \EN $logic_and$hack_soc.v:374$96_Y
    connect \Q \gpio
    connect \SRST \hack_reset
  end
  attribute \src "hack_soc.v:331.7-331.45"
  cell $eq $eq$hack_soc.v:331$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'110000000000000
    connect \Y $eq$hack_soc.v:331$66_Y
  end
  attribute \src "hack_soc.v:332.7-332.41"
  cell $eq $eq$hack_soc.v:332$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'110000000000001
    connect \Y $eq$hack_soc.v:332$67_Y
  end
  attribute \src "hack_soc.v:313.33-313.73"
  cell $ge $ge$hack_soc.v:313$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'100000000000000
    connect \Y $ge$hack_soc.v:313$40_Y
  end
  attribute \src "hack_soc.v:313.79-313.117"
  cell $le $le$hack_soc.v:313$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'101111111111111
    connect \Y \mapping_is_ram_or_vram_address
  end
  attribute \src "hack_soc.v:313.32-313.118"
  cell $logic_and $logic_and$hack_soc.v:313$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$hack_soc.v:313$40_Y
    connect \B \mapping_is_ram_or_vram_address
    connect \Y \mapping_is_vram_address
  end
  attribute \src "hack_soc.v:319.22-319.52"
  cell $logic_and $logic_and$hack_soc.v:319$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc.v:319$46_Y
    connect \B \ram_initialized
    connect \Y $logic_and$hack_soc.v:319$47_Y
  end
  attribute \src "hack_soc.v:319.22-319.65"
  cell $logic_and $logic_and$hack_soc.v:319$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:319$47_Y
    connect \B $logic_not$hack_soc.v:319$48_Y
    connect \Y $logic_and$hack_soc.v:319$49_Y
  end
  attribute \src "hack_soc.v:319.22-319.84"
  cell $logic_and $logic_and$hack_soc.v:319$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:319$49_Y
    connect \B \hack_clk_strobe
    connect \Y $logic_and$hack_soc.v:319$50_Y
  end
  attribute \src "hack_soc.v:319.22-319.96"
  cell $logic_and $logic_and$hack_soc.v:319$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:319$50_Y
    connect \B \hack_clk
    connect \Y \ram_request
  end
  attribute \src "hack_soc.v:320.27-320.55"
  cell $logic_and $logic_and$hack_soc.v:320$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_initialized
    connect \B $logic_not$hack_soc.v:320$52_Y
    connect \Y $logic_and$hack_soc.v:320$53_Y
  end
  attribute \src "hack_soc.v:320.27-320.74"
  cell $logic_and $logic_and$hack_soc.v:320$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:320$53_Y
    connect \B \hack_clk_strobe
    connect \Y $logic_and$hack_soc.v:320$54_Y
  end
  attribute \src "hack_soc.v:320.27-320.86"
  cell $logic_and $logic_and$hack_soc.v:320$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:320$54_Y
    connect \B \hack_clk
    connect \Y \hack_rom_request
  end
  attribute \src "hack_soc.v:324.27-324.57"
  cell $logic_and $logic_and$hack_soc.v:324$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc.v:319$46_Y
    connect \B \hack_clk_strobe
    connect \Y $logic_and$hack_soc.v:324$58_Y
  end
  attribute \src "hack_soc.v:324.27-324.72"
  cell $logic_and $logic_and$hack_soc.v:324$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:324$58_Y
    connect \B \hack_writeM
    connect \Y $logic_and$hack_soc.v:324$59_Y
  end
  attribute \src "hack_soc.v:324.27-324.106"
  cell $logic_and $logic_and$hack_soc.v:324$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:324$59_Y
    connect \B \mapping_is_ram_or_vram_address
    connect \Y \ram_write_enable
  end
  attribute \src "hack_soc.v:325.28-325.100"
  cell $logic_and $logic_and$hack_soc.v:325$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:324$59_Y
    connect \B \mapping_is_vram_address
    connect \Y \vram_write_enable
  end
  attribute \src "hack_soc.v:344.21-344.48"
  cell $logic_and $logic_and$hack_soc.v:344$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_clk_strobe
    connect \B \hack_clk
    connect \Y $logic_and$hack_soc.v:344$86_Y
  end
  attribute \src "hack_soc.v:359.15-359.53"
  cell $logic_and $logic_and$hack_soc.v:359$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hack_soc.v:336$74_Y
    connect \B \hack_clk_strobe
    connect \Y $logic_and$hack_soc.v:359$91_Y
  end
  attribute \src "hack_soc.v:359.15-359.65"
  cell $logic_and $logic_and$hack_soc.v:359$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:359$91_Y
    connect \B \hack_clk
    connect \Y $logic_and$hack_soc.v:359$92_Y
  end
  attribute \src "hack_soc.v:374.6-374.53"
  cell $logic_and $logic_and$hack_soc.v:374$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hack_soc.v:332$67_Y
    connect \B \hack_writeM
    connect \Y $logic_and$hack_soc.v:374$96_Y
  end
  attribute \src "hack_soc.v:319.22-319.33"
  cell $logic_not $logic_not$hack_soc.v:319$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_reset
    connect \Y $logic_not$hack_soc.v:319$46_Y
  end
  attribute \src "hack_soc.v:319.56-319.65"
  cell $logic_not $logic_not$hack_soc.v:319$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_busy
    connect \Y $logic_not$hack_soc.v:319$48_Y
  end
  attribute \src "hack_soc.v:320.46-320.55"
  cell $logic_not $logic_not$hack_soc.v:320$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $logic_not$hack_soc.v:320$52_Y
  end
  attribute \src "hack_soc.v:336.101-336.117"
  cell $logic_not $logic_not$hack_soc.v:336$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_initialized
    connect \Y $logic_not$hack_soc.v:336$77_Y
  end
  attribute \src "hack_soc.v:336.121-336.137"
  cell $logic_not $logic_not$hack_soc.v:336$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_initialized
    connect \Y $logic_not$hack_soc.v:336$79_Y
  end
  attribute \src "hack_soc.v:336.141-336.158"
  cell $logic_not $logic_not$hack_soc.v:336$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vram_initialized
    connect \Y $logic_not$hack_soc.v:336$81_Y
  end
  attribute \src "hack_soc.v:336.21-336.63"
  cell $logic_or $logic_or$hack_soc.v:336$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_loading_process
    connect \B \hack_external_reset
    connect \Y $logic_or$hack_soc.v:336$73_Y
  end
  attribute \src "hack_soc.v:336.21-336.88"
  cell $logic_or $logic_or$hack_soc.v:336$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:336$73_Y
    connect \B $ne$hack_soc.v:336$74_Y
    connect \Y $logic_or$hack_soc.v:336$75_Y
  end
  attribute \src "hack_soc.v:336.21-336.97"
  cell $logic_or $logic_or$hack_soc.v:336$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:336$75_Y
    connect \B \reset
    connect \Y $logic_or$hack_soc.v:336$76_Y
  end
  attribute \src "hack_soc.v:336.21-336.117"
  cell $logic_or $logic_or$hack_soc.v:336$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:336$76_Y
    connect \B $logic_not$hack_soc.v:336$77_Y
    connect \Y $logic_or$hack_soc.v:336$78_Y
  end
  attribute \src "hack_soc.v:336.21-336.137"
  cell $logic_or $logic_or$hack_soc.v:336$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:336$78_Y
    connect \B $logic_not$hack_soc.v:336$79_Y
    connect \Y $logic_or$hack_soc.v:336$80_Y
  end
  attribute \src "hack_soc.v:336.21-336.158"
  cell $logic_or $logic_or$hack_soc.v:336$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:336$80_Y
    connect \B $logic_not$hack_soc.v:336$81_Y
    connect \Y \hack_reset
  end
  attribute \src "hack_soc.v:344.6-344.49"
  cell $logic_or $logic_or$hack_soc.v:344$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_reset
    connect \B $logic_and$hack_soc.v:344$86_Y
    connect \Y $logic_or$hack_soc.v:344$87_Y
  end
  attribute \src "hack_soc.v:336.68-336.87"
  cell $reduce_bool $ne$hack_soc.v:336$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \hack_wait_clocks
    connect \Y $ne$hack_soc.v:336$74_Y
  end
  attribute \src "hack_soc.v:360.24-360.47"
  cell $sub $sub$hack_soc.v:360$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \hack_wait_clocks
    connect \B 1'1
    connect \Y $sub$hack_soc.v:360$93_Y
  end
  attribute \src "hack_soc.v:321.22-321.81"
  cell $mux $ternary$hack_soc.v:321$56
    parameter \WIDTH 1
    connect \A \hack_rom_request
    connect \B \rom_loader_request
    connect \S \rom_loading_process
    connect \Y \rom_request
  end
  attribute \src "hack_soc.v:327.22-327.79"
  cell $mux $ternary$hack_soc.v:327$65
    parameter \WIDTH 15
    connect \A \hack_pc
    connect \B \rom_loader_output_address
    connect \S \rom_loading_process
    connect \Y \rom_address
  end
  attribute \src "hack_soc.v:330.19-333.7"
  cell $mux $ternary$hack_soc.v:330$72
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$1670 [15:0]
    connect \B \ram_data_out
    connect \S \mapping_is_ram_or_vram_address
    connect \Y \hack_inM
  end
  attribute \src "hack_soc.v:331.6-333.7"
  cell $mux $ternary$hack_soc.v:331$70
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$1671 [15:0]
    connect \B { 8'00000000 \keycode }
    connect \S $eq$hack_soc.v:331$66_Y
    connect \Y $auto$wreduce.cc:454:run$1670 [15:0]
  end
  attribute \src "hack_soc.v:332.6-333.7"
  cell $mux $ternary$hack_soc.v:332$69
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \gpio
    connect \S $eq$hack_soc.v:332$67_Y
    connect \Y $auto$wreduce.cc:454:run$1671 [15:0]
  end
  attribute \src "hack_soc.v:339.22-339.54"
  cell $mux $ternary$hack_soc.v:339$84
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \pixel_value
    connect \S \display_active
    connect \Y \display_rgb
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:115.10-124.4"
  cell \hack_cpu \cpu
    connect \addressM \hack_addressM
    connect \clk \hack_clk
    connect \inM \hack_inM
    connect \instruction \hack_instruction
    connect \outM \hack_outM
    connect \pc \hack_pc
    connect \reset \hack_reset
    connect \writeM \hack_writeM
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:98.12-103.2"
  cell \hack_clock \hack_clock_0
    connect \clk \clk
    connect \hack_clk \hack_clk
    connect \reset \reset
    connect \strobe \hack_clk_strobe
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:163.3-191.4"
  cell $paramod\spi_sram_encoder\WORD_WIDTH=16\ADDRESS_WIDTH=15 \ram_encoder_0
    connect \address \hack_addressM
    connect \busy \ram_busy
    connect \clk \clk
    connect \data_in \ram_data_out
    connect \data_out \hack_outM
    connect \initialized \ram_initialized
    connect \request \ram_request
    connect \reset \reset
    connect \sram_cs_n \ram_cs_n
    connect \sram_sck \ram_sck
    connect \sram_sio0_i \ram_sio0_i
    connect \sram_sio0_o \ram_sio0_o
    connect \sram_sio1_i \ram_sio1_i
    connect \sram_sio1_o \ram_sio1_o
    connect \sram_sio2_i \ram_sio2_i
    connect \sram_sio2_o \ram_sio2_o
    connect \sram_sio3_i \ram_sio3_i
    connect \sram_sio3_o \ram_sio3_o
    connect \sram_sio_oe \ram_sio_oe
    connect \write_enable \ram_write_enable
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:203.3-231.4"
  cell $paramod\spi_sram_encoder\WORD_WIDTH=16\ADDRESS_WIDTH=15 \rom_encoder_0
    connect \address \rom_address
    connect \busy \rom_busy
    connect \clk \clk
    connect \data_in \hack_instruction
    connect \data_out \rom_loader_output_data
    connect \initialized \rom_initialized
    connect \request \rom_request
    connect \reset \reset
    connect \sram_cs_n \rom_cs_n
    connect \sram_sck \rom_sck
    connect \sram_sio0_i \rom_sio0_i
    connect \sram_sio0_o \rom_sio0_o
    connect \sram_sio1_i \rom_sio1_i
    connect \sram_sio1_o \rom_sio1_o
    connect \sram_sio2_i \rom_sio2_i
    connect \sram_sio2_o \rom_sio2_o
    connect \sram_sio3_i \rom_sio3_i
    connect \sram_sio3_o \rom_sio3_o
    connect \sram_sio_oe \rom_sio_oe
    connect \write_enable \rom_loading_process
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:137.2-151.2"
  cell $paramod\rom_stream_loader\DATA_WIDTH=16\ADDRESS_WIDTH=15 \rom_loader
    connect \ack \rom_loader_ack
    connect \clk \clk
    connect \input_data \rom_loader_data
    connect \load \rom_loading_process
    connect \output_address \rom_loader_output_address
    connect \output_data \rom_loader_output_data
    connect \reset \reset
    connect \rom_busy \rom_busy
    connect \rom_initialized \rom_initialized
    connect \rom_request \rom_loader_request
    connect \sck \rom_loader_sck
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:241.17-279.2"
  cell \spi_video_ram_2 \spi_video_ram_1
    connect \clk \clk
    connect \clks_before_active \display_clks_before_active
    connect \display_active \display_active
    connect \display_hpos \display_hpos
    connect \display_vpos \display_vpos
    connect \hack_addressM \hack_addressM [12:0]
    connect \hack_clk_rise_edge $and$hack_soc.v:257$38_Y
    connect \hack_outM \hack_outM
    connect \hack_writeM \vram_write_enable
    connect \initialized \vram_initialized
    connect \pixel_out \pixel_value
    connect \reset \reset
    connect \sram_cs_n \vram_cs_n
    connect \sram_sck \vram_sck
    connect \sram_sio0_i \vram_sio0_i
    connect \sram_sio0_o \vram_sio0_o
    connect \sram_sio1_i \vram_sio1_i
    connect \sram_sio1_o \vram_sio1_o
    connect \sram_sio2_i \vram_sio2_i
    connect \sram_sio2_o \vram_sio2_o
    connect \sram_sio3_i \vram_sio3_i
    connect \sram_sio3_o \vram_sio3_o
    connect \sram_sio_oe \vram_sio_oe
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:292.32-305.2"
  cell \video_signal_generator_640x480 \video_generator_1
    connect \i_pix_stb \display_clk
    connect \i_rst \hack_reset
    connect \o_active \display_active
    connect \o_clks_before_active \display_clks_before_active
    connect \o_hs \display_hsync
    connect \o_vs \display_vsync
    connect \o_x \display_hpos
    connect \o_y \display_vpos
  end
  connect $auto$wreduce.cc:454:run$1670 [31:16] 16'0000000000000000
  connect $auto$wreduce.cc:454:run$1671 [31:16] 16'0000000000000000
  connect \reset_display \hack_reset
  connect \rom_write_enable \rom_loading_process
  connect \vram_write_address \hack_addressM [12:0]
end
attribute \keep 1
attribute \hdlname "\\hack_soc_serial_rom_loader"
attribute \dynports 1
attribute \top 1
attribute \src "hack_soc_serial_rom_loader.v:4.1-511.10"
module \hack_soc_serial_rom_loader
  wire width 16 $add$hack_soc_serial_rom_loader.v:455$26_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$1924
  wire $auto$opt_dff.cc:242:make_patterns_logic$1930
  wire $auto$opt_dff.cc:242:make_patterns_logic$1935
  wire $auto$opt_dff.cc:276:combine_resets$1927
  wire $auto$opt_dff.cc:276:combine_resets$1938
  wire $auto$rtlil.cc:2121:Not$1923
  wire $auto$rtlil.cc:2121:Not$1934
  attribute \src "hack_soc_serial_rom_loader.v:0.0-0.0"
  wire $formal$hack_soc_serial_rom_loader.v:497$1_CHECK
  attribute \init 1'0
  attribute \src "hack_soc_serial_rom_loader.v:0.0-0.0"
  wire $formal$hack_soc_serial_rom_loader.v:497$1_EN
  attribute \src "hack_soc_serial_rom_loader.v:456.7-456.23"
  wire $gt$hack_soc_serial_rom_loader.v:456$27_Y
  attribute \src "hack_soc_serial_rom_loader.v:389.16-389.24"
  wire $logic_not$hack_soc_serial_rom_loader.v:389$18_Y
  attribute \src "hack_soc_serial_rom_loader.v:389.28-389.49"
  wire $logic_not$hack_soc_serial_rom_loader.v:389$19_Y
  wire width 16 $procmux$1496_Y
  wire $procmux$1503_Y
  wire $procmux$1509_Y
  attribute \src "hack_soc_serial_rom_loader.v:46.8-46.12"
  wire input 28 \BTN1
  attribute \src "hack_soc_serial_rom_loader.v:48.8-48.12"
  wire input 29 \BTN3
  attribute \src "hack_soc_serial_rom_loader.v:5.8-5.20"
  wire input 1 \EXTERNAL_CLK
  attribute \src "hack_soc_serial_rom_loader.v:33.9-33.14"
  wire output 23 \HSYNC
  attribute \src "hack_soc_serial_rom_loader.v:44.9-44.15"
  wire output 27 \LEDG_N
  attribute \src "hack_soc_serial_rom_loader.v:43.9-43.15"
  wire output 26 \LEDR_N
  attribute \src "hack_soc_serial_rom_loader.v:18.9-18.17"
  wire output 11 \RAM_CS_N
  attribute \src "hack_soc_serial_rom_loader.v:19.9-19.16"
  wire output 12 \RAM_SCK
  attribute \src "hack_soc_serial_rom_loader.v:20.8-20.16"
  wire inout 13 \RAM_SIO0
  attribute \src "hack_soc_serial_rom_loader.v:21.8-21.16"
  wire inout 14 \RAM_SIO1
  attribute \src "hack_soc_serial_rom_loader.v:22.8-22.16"
  wire inout 15 \RAM_SIO2
  attribute \src "hack_soc_serial_rom_loader.v:23.8-23.16"
  wire inout 16 \RAM_SIO3
  attribute \src "hack_soc_serial_rom_loader.v:6.8-6.15"
  wire input 2 \RESET_N
  attribute \src "hack_soc_serial_rom_loader.v:35.9-35.12"
  wire output 25 \RGB
  attribute \src "hack_soc_serial_rom_loader.v:11.9-11.17"
  wire output 5 \ROM_CS_N
  attribute \src "hack_soc_serial_rom_loader.v:12.9-12.16"
  wire output 6 \ROM_SCK
  attribute \src "hack_soc_serial_rom_loader.v:13.8-13.16"
  wire inout 7 \ROM_SIO0
  attribute \src "hack_soc_serial_rom_loader.v:14.8-14.16"
  wire inout 8 \ROM_SIO1
  attribute \src "hack_soc_serial_rom_loader.v:15.8-15.16"
  wire inout 9 \ROM_SIO2
  attribute \src "hack_soc_serial_rom_loader.v:16.8-16.16"
  wire inout 10 \ROM_SIO3
  attribute \src "hack_soc_serial_rom_loader.v:8.8-8.10"
  wire input 3 \RX
  attribute \src "hack_soc_serial_rom_loader.v:449.22-449.35"
  wire width 16 \TEST_KEYBOARD
  attribute \src "hack_soc_serial_rom_loader.v:9.9-9.11"
  wire output 4 \TX
  attribute \src "hack_soc_serial_rom_loader.v:26.9-26.18"
  wire output 17 \VRAM_CS_N
  attribute \src "hack_soc_serial_rom_loader.v:27.9-27.17"
  wire output 18 \VRAM_SCK
  attribute \src "hack_soc_serial_rom_loader.v:28.8-28.17"
  wire inout 19 \VRAM_SIO0
  attribute \src "hack_soc_serial_rom_loader.v:29.8-29.17"
  wire inout 20 \VRAM_SIO1
  attribute \src "hack_soc_serial_rom_loader.v:30.8-30.17"
  wire inout 21 \VRAM_SIO2
  attribute \src "hack_soc_serial_rom_loader.v:31.8-31.17"
  wire inout 22 \VRAM_SIO3
  attribute \src "hack_soc_serial_rom_loader.v:34.9-34.14"
  wire output 24 \VSYNC
  attribute \src "hack_soc_serial_rom_loader.v:137.6-137.9"
  wire \clk
  attribute \src "hack_soc_serial_rom_loader.v:69.6-69.20"
  attribute \unused_bits "0"
  wire \debounced_btn1
  attribute \src "hack_soc_serial_rom_loader.v:386.6-386.17"
  wire \display_rgb
  attribute \init 1'0
  attribute \src "hack_soc_serial_rom_loader.v:487.6-487.18"
  attribute \unused_bits "0"
  wire \f_past_valid
  attribute \src "hack_soc_serial_rom_loader.v:283.28-283.32"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 \gpio
  attribute \src "hack_soc_serial_rom_loader.v:282.5-282.24"
  wire \hack_external_reset
  attribute \src "hack_soc_serial_rom_loader.v:285.12-285.19"
  wire width 8 \keycode
  attribute \src "hack_soc_serial_rom_loader.v:199.6-199.16"
  wire \ram_sio0_i
  attribute \src "hack_soc_serial_rom_loader.v:203.6-203.16"
  wire \ram_sio0_o
  attribute \src "hack_soc_serial_rom_loader.v:200.6-200.16"
  wire \ram_sio1_i
  attribute \src "hack_soc_serial_rom_loader.v:204.6-204.16"
  wire \ram_sio1_o
  attribute \src "hack_soc_serial_rom_loader.v:201.6-201.16"
  wire \ram_sio2_i
  attribute \src "hack_soc_serial_rom_loader.v:205.6-205.16"
  wire \ram_sio2_o
  attribute \src "hack_soc_serial_rom_loader.v:202.6-202.16"
  wire \ram_sio3_i
  attribute \src "hack_soc_serial_rom_loader.v:206.6-206.16"
  wire \ram_sio3_o
  attribute \src "hack_soc_serial_rom_loader.v:198.6-198.16"
  wire \ram_sio_oe
  attribute \src "hack_soc_serial_rom_loader.v:281.6-281.11"
  wire \reset
  attribute \src "hack_soc_serial_rom_loader.v:381.6-381.20"
  wire \rom_loader_ack
  attribute \src "hack_soc_serial_rom_loader.v:379.29-379.44"
  wire width 16 \rom_loader_data
  attribute \src "hack_soc_serial_rom_loader.v:378.5-378.20"
  wire \rom_loader_load
  attribute \src "hack_soc_serial_rom_loader.v:380.5-380.19"
  wire \rom_loader_sck
  attribute \src "hack_soc_serial_rom_loader.v:230.6-230.16"
  wire \rom_sio0_i
  attribute \src "hack_soc_serial_rom_loader.v:234.6-234.16"
  wire \rom_sio0_o
  attribute \src "hack_soc_serial_rom_loader.v:231.6-231.16"
  wire \rom_sio1_i
  attribute \src "hack_soc_serial_rom_loader.v:235.6-235.16"
  wire \rom_sio1_o
  attribute \src "hack_soc_serial_rom_loader.v:232.6-232.16"
  wire \rom_sio2_i
  attribute \src "hack_soc_serial_rom_loader.v:236.6-236.16"
  wire \rom_sio2_o
  attribute \src "hack_soc_serial_rom_loader.v:233.6-233.16"
  wire \rom_sio3_i
  attribute \src "hack_soc_serial_rom_loader.v:237.6-237.16"
  wire \rom_sio3_o
  attribute \src "hack_soc_serial_rom_loader.v:229.6-229.16"
  wire \rom_sio_oe
  attribute \src "hack_soc_serial_rom_loader.v:383.11-383.28"
  wire width 8 \serial_first_byte
  attribute \src "hack_soc_serial_rom_loader.v:111.6-111.25"
  attribute \unused_bits "0"
  wire \serial_is_receiving
  attribute \src "hack_soc_serial_rom_loader.v:112.6-112.28"
  attribute \unused_bits "0"
  wire \serial_is_transmitting
  attribute \src "hack_soc_serial_rom_loader.v:110.6-110.21"
  wire \serial_received
  attribute \src "hack_soc_serial_rom_loader.v:113.6-113.23"
  attribute \unused_bits "0"
  wire \serial_recv_error
  attribute \src "hack_soc_serial_rom_loader.v:115.12-115.26"
  wire width 8 \serial_rx_byte
  attribute \src "hack_soc_serial_rom_loader.v:109.5-109.20"
  wire \serial_transmit
  attribute \src "hack_soc_serial_rom_loader.v:114.11-114.25"
  wire width 8 \serial_tx_byte
  attribute \src "hack_soc_serial_rom_loader.v:384.5-384.20"
  wire \serial_word_idx
  attribute \src "hack_soc_serial_rom_loader.v:70.6-70.17"
  wire \strobe_btn1
  attribute \src "hack_soc_serial_rom_loader.v:138.6-138.15"
  wire \video_clk
  attribute \src "hack_soc_serial_rom_loader.v:139.6-139.21"
  wire \video_clk_25Mhz
  attribute \src "hack_soc_serial_rom_loader.v:140.6-140.26"
  wire \video_clk_pll_locked
  attribute \src "hack_soc_serial_rom_loader.v:258.6-258.17"
  wire \vram_sio0_i
  attribute \src "hack_soc_serial_rom_loader.v:262.6-262.17"
  wire \vram_sio0_o
  attribute \src "hack_soc_serial_rom_loader.v:259.6-259.17"
  wire \vram_sio1_i
  attribute \src "hack_soc_serial_rom_loader.v:263.6-263.17"
  wire \vram_sio1_o
  attribute \src "hack_soc_serial_rom_loader.v:260.6-260.17"
  wire \vram_sio2_i
  attribute \src "hack_soc_serial_rom_loader.v:264.6-264.17"
  wire \vram_sio2_o
  attribute \src "hack_soc_serial_rom_loader.v:261.6-261.17"
  wire \vram_sio3_i
  attribute \src "hack_soc_serial_rom_loader.v:265.6-265.17"
  wire \vram_sio3_o
  attribute \src "hack_soc_serial_rom_loader.v:257.6-257.17"
  wire \vram_sio_oe
  attribute \src "hack_soc_serial_rom_loader.v:455.21-455.38"
  cell $add $add$hack_soc_serial_rom_loader.v:455$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \TEST_KEYBOARD
    connect \B 1'1
    connect \Y $add$hack_soc_serial_rom_loader.v:455$26_Y
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \serial_word_idx
    connect \Y $auto$rtlil.cc:2121:Not$1923
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$1934
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$1923 \serial_received }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1924
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \serial_word_idx \serial_received }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1930
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \serial_word_idx $auto$rtlil.cc:2121:Not$1934 \serial_received }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1935
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \rom_loader_ack \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1927
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \reset \strobe_btn1 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1938
  end
  attribute \src "hack_soc_serial_rom_loader.v:392.1-398.4"
  cell $sdff $auto$opt_dff.cc:702:run$1918
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \rom_loader_load
    connect \Q \hack_external_reset
    connect \SRST \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $sdff $auto$opt_dff.cc:702:run$1944
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$1503_Y
    connect \Q \serial_transmit
    connect \SRST \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1920
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$1509_Y
    connect \EN \serial_received
    connect \Q \serial_word_idx
    connect \SRST \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1926
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \serial_rx_byte
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1924
    connect \Q \serial_first_byte
    connect \SRST \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1932
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1930
    connect \Q \rom_loader_sck
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1927
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $dffe $auto$opt_dff.cc:764:run$1937
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D { \serial_first_byte \serial_rx_byte }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1935
    connect \Q \rom_loader_data
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1941
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \serial_received
    connect \Q \rom_loader_load
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1938
  end
  attribute \src "hack_soc_serial_rom_loader.v:400.1-440.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1943
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D { \rom_loader_data [15:12] \rom_loader_data [3:0] }
    connect \EN \rom_loader_ack
    connect \Q \serial_tx_byte
    connect \SRST \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:450.1-461.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1946
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000001100001
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $procmux$1496_Y
    connect \EN \strobe_btn1
    connect \Q \TEST_KEYBOARD
    connect \SRST \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:497.21-503.25"
  cell $cover $cover$hack_soc_serial_rom_loader.v:497$34
    connect \A $formal$hack_soc_serial_rom_loader.v:497$1_CHECK
    connect \EN $formal$hack_soc_serial_rom_loader.v:497$1_EN
  end
  attribute \src "hack_soc_serial_rom_loader.v:456.7-456.23"
  cell $gt $gt$hack_soc_serial_rom_loader.v:456$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \TEST_KEYBOARD
    connect \B 7'1100010
    connect \Y $gt$hack_soc_serial_rom_loader.v:456$27_Y
  end
  attribute \src "hack_soc_serial_rom_loader.v:389.16-389.24"
  cell $logic_not $logic_not$hack_soc_serial_rom_loader.v:389$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RESET_N
    connect \Y $logic_not$hack_soc_serial_rom_loader.v:389$18_Y
  end
  attribute \src "hack_soc_serial_rom_loader.v:389.28-389.49"
  cell $logic_not $logic_not$hack_soc_serial_rom_loader.v:389$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \video_clk_pll_locked
    connect \Y $logic_not$hack_soc_serial_rom_loader.v:389$19_Y
  end
  attribute \src "hack_soc_serial_rom_loader.v:389.16-389.49"
  cell $logic_or $logic_or$hack_soc_serial_rom_loader.v:389$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc_serial_rom_loader.v:389$18_Y
    connect \B $logic_not$hack_soc_serial_rom_loader.v:389$19_Y
    connect \Y \reset
  end
  attribute \src "hack_soc_serial_rom_loader.v:468.17-468.25"
  cell $not $not$hack_soc_serial_rom_loader.v:468$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gpio [0]
    connect \Y \LEDR_N
  end
  attribute \src "hack_soc_serial_rom_loader.v:469.17-469.25"
  cell $not $not$hack_soc_serial_rom_loader.v:469$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gpio [1]
    connect \Y \LEDG_N
  end
  attribute \src "hack_soc_serial_rom_loader.v:494.2-505.5"
  cell $dff $procdff$1635
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \serial_received
    connect \Q $formal$hack_soc_serial_rom_loader.v:497$1_CHECK
  end
  attribute \src "hack_soc_serial_rom_loader.v:494.2-505.5"
  cell $dff $procdff$1636
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \Q $formal$hack_soc_serial_rom_loader.v:497$1_EN
  end
  attribute \src "hack_soc_serial_rom_loader.v:456.7-456.23|hack_soc_serial_rom_loader.v:456.4-458.7"
  cell $mux $procmux$1496
    parameter \WIDTH 16
    connect \A $add$hack_soc_serial_rom_loader.v:455$26_Y
    connect \B 16'0000000001100001
    connect \S $gt$hack_soc_serial_rom_loader.v:456$27_Y
    connect \Y $procmux$1496_Y
  end
  attribute \src "hack_soc_serial_rom_loader.v:430.6-430.20|hack_soc_serial_rom_loader.v:430.3-434.6"
  cell $mux $procmux$1503
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rom_loader_ack
    connect \Y $procmux$1503_Y
  end
  attribute \full_case 1
  attribute \src "hack_soc_serial_rom_loader.v:418.7-418.25|hack_soc_serial_rom_loader.v:418.4-425.7"
  cell $mux $procmux$1509
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \serial_word_idx
    connect \Y $procmux$1509_Y
  end
  attribute \src "hack_soc_serial_rom_loader.v:208.19-208.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:208$6
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \ram_sio0_o
    connect \S \ram_sio_oe
    connect \Y \RAM_SIO0
  end
  attribute \src "hack_soc_serial_rom_loader.v:211.19-211.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:211$7
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \ram_sio1_o
    connect \S \ram_sio_oe
    connect \Y \RAM_SIO1
  end
  attribute \src "hack_soc_serial_rom_loader.v:214.19-214.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:214$8
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \ram_sio2_o
    connect \S \ram_sio_oe
    connect \Y \RAM_SIO2
  end
  attribute \src "hack_soc_serial_rom_loader.v:217.19-217.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:217$9
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \ram_sio3_o
    connect \S \ram_sio_oe
    connect \Y \RAM_SIO3
  end
  attribute \src "hack_soc_serial_rom_loader.v:239.19-239.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:239$10
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \rom_sio0_o
    connect \S \rom_sio_oe
    connect \Y \ROM_SIO0
  end
  attribute \src "hack_soc_serial_rom_loader.v:241.19-241.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:241$11
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \rom_sio1_o
    connect \S \rom_sio_oe
    connect \Y \ROM_SIO1
  end
  attribute \src "hack_soc_serial_rom_loader.v:243.19-243.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:243$12
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \rom_sio2_o
    connect \S \rom_sio_oe
    connect \Y \ROM_SIO2
  end
  attribute \src "hack_soc_serial_rom_loader.v:245.19-245.49"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:245$13
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \rom_sio3_o
    connect \S \rom_sio_oe
    connect \Y \ROM_SIO3
  end
  attribute \src "hack_soc_serial_rom_loader.v:267.21-267.53"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:267$14
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \vram_sio0_o
    connect \S \vram_sio_oe
    connect \Y \VRAM_SIO0
  end
  attribute \src "hack_soc_serial_rom_loader.v:269.21-269.53"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:269$15
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \vram_sio1_o
    connect \S \vram_sio_oe
    connect \Y \VRAM_SIO1
  end
  attribute \src "hack_soc_serial_rom_loader.v:271.21-271.53"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:271$16
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \vram_sio2_o
    connect \S \vram_sio_oe
    connect \Y \VRAM_SIO2
  end
  attribute \src "hack_soc_serial_rom_loader.v:273.21-273.53"
  cell $mux $ternary$hack_soc_serial_rom_loader.v:273$17
    parameter \WIDTH 1
    connect \A 1'z
    connect \B \vram_sio3_o
    connect \S \vram_sio_oe
    connect \Y \VRAM_SIO3
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc_serial_rom_loader.v:71.39-77.6"
  cell $paramod\debounce\NUMBER_STABLE_CYCLES=40 \mod_debouncer_btn1
    connect \button \BTN1
    connect \clk \clk
    connect \debounced \debounced_btn1
    connect \reset \reset
    connect \strobe \strobe_btn1
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc_serial_rom_loader.v:141.17-145.10"
  cell \pll_12___25_125 \pll_1
    connect \clock_in \EXTERNAL_CLK
    connect \clock_out \clk
    connect \locked \video_clk_pll_locked
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc_serial_rom_loader.v:288.10-369.3"
  cell \hack_soc \soc
    connect \clk \clk
    connect \display_clk \clk
    connect \display_hsync \HSYNC
    connect \display_rgb \display_rgb
    connect \display_vsync \VSYNC
    connect \gpio \gpio
    connect \hack_external_reset \hack_external_reset
    connect \keycode \TEST_KEYBOARD [7:0]
    connect \ram_cs_n \RAM_CS_N
    connect \ram_sck \RAM_SCK
    connect \ram_sio0_i \RAM_SIO0
    connect \ram_sio0_o \ram_sio0_o
    connect \ram_sio1_i \RAM_SIO1
    connect \ram_sio1_o \ram_sio1_o
    connect \ram_sio2_i \RAM_SIO2
    connect \ram_sio2_o \ram_sio2_o
    connect \ram_sio3_i \RAM_SIO3
    connect \ram_sio3_o \ram_sio3_o
    connect \ram_sio_oe \ram_sio_oe
    connect \reset \reset
    connect \rom_cs_n \ROM_CS_N
    connect \rom_loader_ack \rom_loader_ack
    connect \rom_loader_data \rom_loader_data
    connect \rom_loader_load \rom_loader_load
    connect \rom_loader_sck \rom_loader_sck
    connect \rom_sck \ROM_SCK
    connect \rom_sio0_i \ROM_SIO0
    connect \rom_sio0_o \rom_sio0_o
    connect \rom_sio1_i \ROM_SIO1
    connect \rom_sio1_o \rom_sio1_o
    connect \rom_sio2_i \ROM_SIO2
    connect \rom_sio2_o \rom_sio2_o
    connect \rom_sio3_i \ROM_SIO3
    connect \rom_sio3_o \rom_sio3_o
    connect \rom_sio_oe \rom_sio_oe
    connect \vram_cs_n \VRAM_CS_N
    connect \vram_sck \VRAM_SCK
    connect \vram_sio0_i \VRAM_SIO0
    connect \vram_sio0_o \vram_sio0_o
    connect \vram_sio1_i \VRAM_SIO1
    connect \vram_sio1_o \vram_sio1_o
    connect \vram_sio2_i \VRAM_SIO2
    connect \vram_sio2_o \vram_sio2_o
    connect \vram_sio3_i \VRAM_SIO3
    connect \vram_sio3_o \vram_sio3_o
    connect \vram_sio_oe \vram_sio_oe
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc_serial_rom_loader.v:116.6-128.2"
  cell \uart \uart_1
    connect \clk \clk
    connect \is_receiving \serial_is_receiving
    connect \is_transmitting \serial_is_transmitting
    connect \received \serial_received
    connect \recv_error \serial_recv_error
    connect \rst \reset
    connect \rx \RX
    connect \rx_byte \serial_rx_byte
    connect \transmit \serial_transmit
    connect \tx \TX
    connect \tx_byte \serial_tx_byte
  end
  connect \RGB \display_rgb
  connect \keycode \TEST_KEYBOARD [7:0]
  connect \ram_sio0_i \RAM_SIO0
  connect \ram_sio1_i \RAM_SIO1
  connect \ram_sio2_i \RAM_SIO2
  connect \ram_sio3_i \RAM_SIO3
  connect \rom_sio0_i \ROM_SIO0
  connect \rom_sio1_i \ROM_SIO1
  connect \rom_sio2_i \ROM_SIO2
  connect \rom_sio3_i \ROM_SIO3
  connect \video_clk \clk
  connect \video_clk_25Mhz \clk
  connect \vram_sio0_i \VRAM_SIO0
  connect \vram_sio1_i \VRAM_SIO1
  connect \vram_sio2_i \VRAM_SIO2
  connect \vram_sio3_i \VRAM_SIO3
end
attribute \hdlname "\\pll_12___25_125"
attribute \src "pll_12___25_125.v:5.1-18.10"
module \pll_12___25_125
  attribute \src "pll_12___25_125.v:6.16-6.24"
  wire input 1 \clock_in
  attribute \src "pll_12___25_125.v:7.16-7.25"
  wire output 2 \clock_out
  attribute \src "pll_12___25_125.v:8.16-8.22"
  wire output 3 \locked
  attribute \src "pll_12___25_125.v:14.1-16.4"
  cell $dff $procdff$1629
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clock_in
    connect \D 1'1
    connect \Q \locked
  end
  connect \clock_out \clock_in
end
attribute \dynports 1
attribute \hdlname "\\spi_video_ram_2"
attribute \src "spi_video_ram_2.v:6.1-560.10"
module \spi_video_ram_2
  parameter \WORD_WIDTH 16
  parameter \RAM_WORDS 32768
  parameter \RAM_ADDRESS_WIDTH 15
  parameter \ROM_WORDS 32768
  parameter \ROM_ADDRESS_WIDTH 15
  parameter \INSTRUCTION_WIDTH 16
  parameter \VRAM_WORDS 8192
  parameter \VRAM_ADDRESS_WIDTH 13
  parameter \HACK_ADDRESS_VRAM_START 15'100000000000000
  parameter \HACK_ADDRESS_VRAM_END 15'101111111111111
  parameter \HACK_ADDRESS_KEYBOARD 15'110000000000000
  parameter \HACK_ADDRESS_GPIO 15'110000000000001
  parameter \SRAM_ADDRESS_WIDTH 24
  parameter \HACK_GPIO_WIDTH 16
  parameter \HACK_SCREEN_WIDTH 512
  parameter \HACK_SCREEN_HEIGHT 256
  parameter \HACK_SCREEN_H_OFFSET 64
  parameter \HACK_SCREEN_V_OFFSET 112
  attribute \src "spi_video_ram_2.v:273.1-278.4"
  wire $0\fifo_read_request[0:0]
  attribute \src "spi_video_ram_2.v:283.1-290.4"
  wire $0\fifo_write_request[0:0]
  attribute \src "spi_video_ram_2.v:190.26-190.46"
  wire width 11 $add$spi_video_ram_2.v:190$209_Y
  wire width 9 $add$spi_video_ram_2.v:428$263_Y
  attribute \src "spi_video_ram_2.v:165.22-165.78"
  wire $and$spi_video_ram_2.v:165$186_Y
  attribute \src "spi_video_ram_2.v:166.22-166.96"
  wire $and$spi_video_ram_2.v:166$189_Y
  attribute \src "spi_video_ram_2.v:167.22-167.78"
  wire $and$spi_video_ram_2.v:167$192_Y
  attribute \src "spi_video_ram_2.v:168.22-168.95"
  wire $and$spi_video_ram_2.v:168$196_Y
  attribute \src "spi_video_ram_2.v:173.18-173.58"
  wire $and$spi_video_ram_2.v:173$198_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$1949
  wire $auto$opt_dff.cc:217:make_patterns_logic$1951
  wire $auto$opt_dff.cc:217:make_patterns_logic$1953
  wire $auto$opt_dff.cc:217:make_patterns_logic$1955
  wire $auto$opt_dff.cc:217:make_patterns_logic$1957
  wire $auto$opt_dff.cc:217:make_patterns_logic$1959
  wire $auto$opt_dff.cc:217:make_patterns_logic$1974
  wire $auto$opt_dff.cc:217:make_patterns_logic$1976
  wire $auto$opt_dff.cc:217:make_patterns_logic$1978
  wire $auto$opt_dff.cc:217:make_patterns_logic$1980
  wire $auto$opt_dff.cc:217:make_patterns_logic$1982
  wire $auto$opt_dff.cc:217:make_patterns_logic$2002
  wire $auto$opt_dff.cc:217:make_patterns_logic$2004
  wire $auto$opt_dff.cc:242:make_patterns_logic$1961
  wire $auto$opt_dff.cc:242:make_patterns_logic$1965
  wire $auto$opt_dff.cc:242:make_patterns_logic$1986
  wire $auto$opt_dff.cc:242:make_patterns_logic$1989
  wire $auto$opt_dff.cc:242:make_patterns_logic$2006
  wire $auto$opt_dff.cc:276:combine_resets$1993
  wire $auto$opt_reduce.cc:134:opt_mux$1661
  wire $auto$rtlil.cc:2121:Not$1985
  attribute \src "spi_video_ram_2.v:173.62-173.91"
  wire width 32 $auto$wreduce.cc:454:run$1674
  attribute \src "spi_video_ram_2.v:314.33-314.49"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1676
  attribute \src "spi_video_ram_2.v:173.17-173.104"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1677
  attribute \src "spi_video_ram_2.v:155.53-155.115"
  wire $eq$spi_video_ram_2.v:155$176_Y
  attribute \src "spi_video_ram_2.v:165.22-165.60"
  wire $eq$spi_video_ram_2.v:165$185_Y
  attribute \src "spi_video_ram_2.v:166.22-166.77"
  wire $eq$spi_video_ram_2.v:166$187_Y
  attribute \src "spi_video_ram_2.v:167.22-167.60"
  wire $eq$spi_video_ram_2.v:167$191_Y
  attribute \src "spi_video_ram_2.v:168.22-168.76"
  wire $eq$spi_video_ram_2.v:168$194_Y
  attribute \src "spi_video_ram_2.v:178.24-178.57"
  wire $eq$spi_video_ram_2.v:178$206_Y
  attribute \src "spi_video_ram_2.v:193.40-193.67"
  wire $eq$spi_video_ram_2.v:193$211_Y
  attribute \src "spi_video_ram_2.v:200.20-200.47"
  wire $eq$spi_video_ram_2.v:200$213_Y
  attribute \src "spi_video_ram_2.v:223.20-223.64"
  wire $eq$spi_video_ram_2.v:223$215_Y
  attribute \src "spi_video_ram_2.v:231.20-231.65"
  wire $eq$spi_video_ram_2.v:231$216_Y
  attribute \src "spi_video_ram_2.v:247.8-247.28"
  wire $eq$spi_video_ram_2.v:247$218_Y
  attribute \src "spi_video_ram_2.v:275.8-275.33"
  wire $eq$spi_video_ram_2.v:275$230_Y
  attribute \src "spi_video_ram_2.v:298.8-298.33"
  wire $eq$spi_video_ram_2.v:298$237_Y
  attribute \src "spi_video_ram_2.v:323.20-323.45"
  wire $eq$spi_video_ram_2.v:323$243_Y
  attribute \src "spi_video_ram_2.v:152.30-152.66"
  wire $ge$spi_video_ram_2.v:152$170_Y
  attribute \src "spi_video_ram_2.v:153.28-153.64"
  wire $ge$spi_video_ram_2.v:153$173_Y
  attribute \src "spi_video_ram_2.v:299.12-299.38"
  wire $ge$spi_video_ram_2.v:299$238_Y
  attribute \src "spi_video_ram_2.v:157.53-157.133"
  wire $gt$spi_video_ram_2.v:157$181_Y
  attribute \src "spi_video_ram_2.v:157.28-157.48"
  wire $logic_and$spi_video_ram_2.v:157$180_Y
  attribute \src "spi_video_ram_2.v:193.20-193.67"
  wire $logic_and$spi_video_ram_2.v:193$212_Y
  attribute \src "spi_video_ram_2.v:275.8-275.56"
  wire $logic_and$spi_video_ram_2.v:275$231_Y
  attribute \src "spi_video_ram_2.v:285.8-285.41"
  wire $logic_and$spi_video_ram_2.v:285$233_Y
  attribute \src "spi_video_ram_2.v:285.8-285.55"
  wire $logic_and$spi_video_ram_2.v:285$235_Y
  attribute \src "spi_video_ram_2.v:384.12-384.60"
  wire $logic_and$spi_video_ram_2.v:384$253_Y
  attribute \src "spi_video_ram_2.v:426.35-426.64"
  wire $logic_and$spi_video_ram_2.v:426$260_Y
  attribute \src "spi_video_ram_2.v:427.16-427.45"
  wire $logic_and$spi_video_ram_2.v:427$262_Y
  attribute \src "spi_video_ram_2.v:433.35-433.85"
  wire $logic_and$spi_video_ram_2.v:433$267_Y
  attribute \src "spi_video_ram_2.v:434.16-434.66"
  wire $logic_and$spi_video_ram_2.v:434$270_Y
  attribute \src "spi_video_ram_2.v:157.28-157.33"
  wire $logic_not$spi_video_ram_2.v:157$178_Y
  attribute \src "spi_video_ram_2.v:157.37-157.48"
  wire $logic_not$spi_video_ram_2.v:157$179_Y
  attribute \src "spi_video_ram_2.v:285.45-285.55"
  wire $logic_not$spi_video_ram_2.v:285$234_Y
  attribute \src "spi_video_ram_2.v:165.21-166.97"
  wire $logic_or$spi_video_ram_2.v:165$190_Y
  attribute \src "spi_video_ram_2.v:165.21-167.79"
  wire $logic_or$spi_video_ram_2.v:165$193_Y
  attribute \src "spi_video_ram_2.v:152.73-152.128"
  wire $lt$spi_video_ram_2.v:152$171_Y
  attribute \src "spi_video_ram_2.v:153.70-153.125"
  wire $lt$spi_video_ram_2.v:153$174_Y
  attribute \src "spi_video_ram_2.v:193.20-193.36"
  wire $ne$spi_video_ram_2.v:193$210_Y
  attribute \src "spi_video_ram_2.v:424.21-424.46"
  wire $ne$spi_video_ram_2.v:424$258_Y
  attribute \src "spi_video_ram_2.v:166.80-166.96"
  wire $not$spi_video_ram_2.v:166$188_Y
  attribute \src "spi_video_ram_2.v:168.79-168.95"
  wire $not$spi_video_ram_2.v:168$195_Y
  attribute \src "spi_video_ram_2.v:173.62-173.91"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $not$spi_video_ram_2.v:173$201_Y
  attribute \src "spi_video_ram_2.v:426.47-426.64"
  wire $not$spi_video_ram_2.v:426$259_Y
  attribute \src "spi_video_ram_2.v:427.16-427.25"
  wire $not$spi_video_ram_2.v:427$261_Y
  attribute \src "spi_video_ram_2.v:433.47-433.85"
  wire $not$spi_video_ram_2.v:433$266_Y
  wire width 11 $procmux$1000_Y
  wire $procmux$1001_CMP
  wire width 11 $procmux$1002_Y
  wire width 11 $procmux$1005_Y
  wire width 11 $procmux$1008_Y
  wire width 11 $procmux$1011_Y
  wire width 11 $procmux$1014_Y
  wire width 11 $procmux$1017_Y
  wire $procmux$1019_CMP
  wire width 3 $procmux$1024_Y
  wire width 3 $procmux$1026_Y
  wire width 3 $procmux$1028_Y
  wire width 3 $procmux$1031_Y
  wire width 3 $procmux$1034_Y
  wire width 3 $procmux$1037_Y
  wire width 3 $procmux$1040_Y
  wire width 3 $procmux$1043_Y
  wire $procmux$860_Y
  wire $procmux$868_Y
  wire $procmux$871_Y
  wire $procmux$873_Y
  wire $procmux$882_Y
  wire width 9 $procmux$890_Y
  wire width 9 $procmux$893_Y
  wire width 9 $procmux$895_Y
  wire $procmux$904_Y
  wire width 6 $procmux$914_Y
  wire width 6 $procmux$916_Y
  wire width 6 $procmux$918_Y
  wire width 6 $procmux$921_Y
  wire width 6 $procmux$924_Y
  wire width 6 $procmux$926_Y
  wire width 6 $procmux$928_Y
  wire width 6 $procmux$931_Y
  wire width 6 $procmux$934_Y
  wire width 24 $procmux$943_Y
  wire width 24 $procmux$946_Y
  wire width 24 $procmux$949_Y
  wire width 24 $procmux$951_Y
  wire width 24 $procmux$953_Y
  wire width 24 $procmux$956_Y
  wire width 24 $procmux$959_Y
  wire width 24 $procmux$962_Y
  wire $procmux$968_Y
  wire width 11 $procmux$998_Y
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  wire $shiftx$spi_video_ram_2.v:0$219_Y
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  wire $shiftx$spi_video_ram_2.v:0$221_Y
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  wire $shiftx$spi_video_ram_2.v:0$223_Y
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  wire $shiftx$spi_video_ram_2.v:0$225_Y
  attribute \src "spi_video_ram_2.v:249.37-249.51"
  wire width 32 $sub$spi_video_ram_2.v:249$220_Y
  attribute \src "spi_video_ram_2.v:250.37-250.51"
  wire width 32 $sub$spi_video_ram_2.v:250$222_Y
  attribute \src "spi_video_ram_2.v:251.37-251.51"
  wire width 32 $sub$spi_video_ram_2.v:251$224_Y
  attribute \src "spi_video_ram_2.v:432.25-432.60"
  wire $xor$spi_video_ram_2.v:432$264_Y
  attribute \src "spi_video_ram_2.v:164.6-164.16"
  wire \background
  attribute \src "spi_video_ram_2.v:145.37-145.49"
  wire width 6 \buffer_index
  attribute \src "spi_video_ram_2.v:134.6-134.10"
  wire \busy
  attribute \src "spi_video_ram_2.v:7.16-7.19"
  wire input 1 \clk
  attribute \src "spi_video_ram_2.v:15.24-15.42"
  wire width 10 input 4 signed \clks_before_active
  attribute \src "spi_video_ram_2.v:136.11-136.24"
  wire width 3 \current_state
  attribute \src "spi_video_ram_2.v:16.11-16.25"
  wire input 5 \display_active
  attribute \src "spi_video_ram_2.v:17.17-17.29"
  wire width 10 input 6 \display_hpos
  attribute \src "spi_video_ram_2.v:155.6-155.26"
  wire \display_trigger_read
  attribute \src "spi_video_ram_2.v:18.17-18.29"
  wire width 10 input 7 \display_vpos
  attribute \src "spi_video_ram_2.v:100.6-100.16"
  wire \fifo_empty
  attribute \src "spi_video_ram_2.v:101.6-101.15"
  wire \fifo_full
  attribute \src "spi_video_ram_2.v:108.30-108.45"
  wire width 13 \fifo_in_address
  attribute \src "spi_video_ram_2.v:109.22-109.34"
  wire width 16 \fifo_in_data
  attribute \src "spi_video_ram_2.v:104.31-104.47"
  wire width 13 \fifo_out_address
  attribute \src "spi_video_ram_2.v:105.23-105.36"
  wire width 16 \fifo_out_data
  attribute \src "spi_video_ram_2.v:103.5-103.22"
  wire \fifo_read_request
  attribute \src "spi_video_ram_2.v:107.5-107.23"
  wire \fifo_write_request
  attribute \src "spi_video_ram_2.v:25.36-25.49"
  wire width 13 input 11 \hack_addressM
  attribute \src "spi_video_ram_2.v:23.11-23.29"
  wire input 9 \hack_clk_rise_edge
  attribute \src "spi_video_ram_2.v:24.28-24.37"
  wire width 16 input 10 \hack_outM
  attribute \src "spi_video_ram_2.v:26.11-26.22"
  wire input 12 \hack_writeM
  attribute \src "spi_video_ram_2.v:11.16-11.27"
  wire output 3 \initialized
  attribute \src "spi_video_ram_2.v:153.6-153.24"
  wire \is_active_hack_col
  attribute \src "spi_video_ram_2.v:152.6-152.25"
  wire \is_active_hack_line
  attribute \src "spi_video_ram_2.v:159.31-159.48"
  wire width 24 \line_read_address
  attribute \src "spi_video_ram_2.v:144.31-144.44"
  wire width 24 \output_buffer
  attribute \src "spi_video_ram_2.v:19.10-19.19"
  wire output 8 \pixel_out
  attribute \src "spi_video_ram_2.v:380.30-380.40"
  wire width 4 \read_value
  attribute \src "spi_video_ram_2.v:8.13-8.18"
  wire input 2 \reset
  attribute \src "spi_video_ram_2.v:30.13-30.22"
  wire output 13 \sram_cs_n
  attribute \src "spi_video_ram_2.v:31.13-31.21"
  wire output 14 \sram_sck
  attribute \src "spi_video_ram_2.v:141.5-141.23"
  wire \sram_sck_fall_edge
  attribute \src "spi_video_ram_2.v:140.5-140.23"
  wire \sram_sck_rise_edge
  attribute \src "spi_video_ram_2.v:35.13-35.24"
  wire input 16 \sram_sio0_i
  attribute \src "spi_video_ram_2.v:40.13-40.24"
  wire output 20 \sram_sio0_o
  attribute \src "spi_video_ram_2.v:36.13-36.24"
  wire input 17 \sram_sio1_i
  attribute \src "spi_video_ram_2.v:41.13-41.24"
  wire output 21 \sram_sio1_o
  attribute \src "spi_video_ram_2.v:37.13-37.24"
  wire input 18 \sram_sio2_i
  attribute \src "spi_video_ram_2.v:42.13-42.24"
  wire output 22 \sram_sio2_o
  attribute \src "spi_video_ram_2.v:38.13-38.24"
  wire input 19 \sram_sio3_i
  attribute \src "spi_video_ram_2.v:43.13-43.24"
  wire output 23 \sram_sio3_o
  attribute \src "spi_video_ram_2.v:33.13-33.24"
  wire output 15 \sram_sio_oe
  attribute \src "spi_video_ram_2.v:147.5-147.15"
  wire \start_read
  attribute \src "spi_video_ram_2.v:137.40-137.53"
  wire width 11 \state_counter
  attribute \src "spi_video_ram_2.v:139.38-139.60"
  wire width 9 \state_sram_clk_counter
  attribute \src "spi_video_ram_2.v:160.12-160.28"
  wire width 2 \temp_pixel_index
  attribute \src "spi_video_ram_2.v:138.12-138.25"
  wire width 2 \transfer_mode
  attribute \src "spi_video_ram_2.v:157.6-157.25"
  wire \write_to_sram_ready
  attribute \src "spi_video_ram_2.v:190.26-190.46"
  cell $add $add$spi_video_ram_2.v:190$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \state_counter
    connect \B 1'1
    connect \Y $add$spi_video_ram_2.v:190$209_Y
  end
  attribute \src "spi_video_ram_2.v:428.43-428.69"
  cell $add $add$spi_video_ram_2.v:428$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \state_sram_clk_counter
    connect \B 1'1
    connect \Y $add$spi_video_ram_2.v:428$263_Y
  end
  attribute \src "spi_video_ram_2.v:165.22-165.78"
  cell $and $and$spi_video_ram_2.v:165$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$spi_video_ram_2.v:165$185_Y
    connect \B \display_hpos [0]
    connect \Y $and$spi_video_ram_2.v:165$186_Y
  end
  attribute \src "spi_video_ram_2.v:166.22-166.96"
  cell $and $and$spi_video_ram_2.v:166$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$spi_video_ram_2.v:166$187_Y
    connect \B $not$spi_video_ram_2.v:166$188_Y
    connect \Y $and$spi_video_ram_2.v:166$189_Y
  end
  attribute \src "spi_video_ram_2.v:167.22-167.78"
  cell $and $and$spi_video_ram_2.v:167$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$spi_video_ram_2.v:167$191_Y
    connect \B \display_vpos [0]
    connect \Y $and$spi_video_ram_2.v:167$192_Y
  end
  attribute \src "spi_video_ram_2.v:168.22-168.95"
  cell $and $and$spi_video_ram_2.v:168$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$spi_video_ram_2.v:168$194_Y
    connect \B $not$spi_video_ram_2.v:168$195_Y
    connect \Y $and$spi_video_ram_2.v:168$196_Y
  end
  attribute \src "spi_video_ram_2.v:173.18-173.58"
  cell $and $and$spi_video_ram_2.v:173$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_active_hack_line
    connect \B \is_active_hack_col
    connect \Y $and$spi_video_ram_2.v:173$198_Y
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:275$230_Y \write_to_sram_ready \start_read \initialized }
    connect \B 4'1001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1949
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$1019_CMP $procmux$1001_CMP $eq$spi_video_ram_2.v:298$237_Y $eq$spi_video_ram_2.v:275$230_Y $eq$spi_video_ram_2.v:178$206_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1951
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:200$213_Y $eq$spi_video_ram_2.v:178$206_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1953
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1956
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1019_CMP $logic_and$spi_video_ram_2.v:193$212_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1955
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1958
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:298$237_Y $eq$spi_video_ram_2.v:223$215_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1957
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1001_CMP $eq$spi_video_ram_2.v:231$216_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1959
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1019_CMP $procmux$1001_CMP $eq$spi_video_ram_2.v:298$237_Y $eq$spi_video_ram_2.v:178$206_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1974
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:323$243_Y $eq$spi_video_ram_2.v:178$206_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1976
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1001_CMP $eq$spi_video_ram_2.v:323$243_Y $eq$spi_video_ram_2.v:200$213_Y $eq$spi_video_ram_2.v:193$211_Y }
    connect \B 4'1000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1978
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:323$243_Y $eq$spi_video_ram_2.v:298$237_Y $eq$spi_video_ram_2.v:193$211_Y }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1980
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$1983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1019_CMP $eq$spi_video_ram_2.v:323$243_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1982
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$2003
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$spi_video_ram_2.v:434$270_Y $ne$spi_video_ram_2.v:424$258_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2002
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$spi_video_ram_2.v:427$262_Y $ne$spi_video_ram_2.v:424$258_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2004
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$1984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$1985
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$1959 $auto$opt_dff.cc:217:make_patterns_logic$1957 $auto$opt_dff.cc:217:make_patterns_logic$1955 $auto$opt_dff.cc:217:make_patterns_logic$1953 $auto$opt_dff.cc:217:make_patterns_logic$1951 $auto$opt_dff.cc:217:make_patterns_logic$1949 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1961
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:200$213_Y $eq$spi_video_ram_2.v:178$206_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1965
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$1985 $auto$opt_dff.cc:217:make_patterns_logic$1982 $auto$opt_dff.cc:217:make_patterns_logic$1980 $auto$opt_dff.cc:217:make_patterns_logic$1978 $auto$opt_dff.cc:217:make_patterns_logic$1976 $auto$opt_dff.cc:217:make_patterns_logic$1974 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1986
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$spi_video_ram_2.v:384$253_Y $eq$spi_video_ram_2.v:298$237_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1989
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$2007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$2004 $auto$opt_dff.cc:217:make_patterns_logic$2002 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$2006
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1994
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$spi_video_ram_2.v:275$230_Y \sram_cs_n }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1993
  end
  attribute \src "spi_video_ram_2.v:184.1-242.4"
  cell $sdff $auto$opt_dff.cc:702:run$1947
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 11'00000000000
    parameter \WIDTH 11
    connect \CLK \clk
    connect \D $procmux$1000_Y
    connect \Q \state_counter
    connect \SRST \reset
  end
  attribute \src "spi_video_ram_2.v:295.1-303.4"
  cell $sdff $auto$opt_dff.cc:702:run$1972
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$968_Y
    connect \Q \sram_sio_oe
    connect \SRST $eq$spi_video_ram_2.v:298$237_Y
  end
  attribute \src "spi_video_ram_2.v:392.1-402.4"
  cell $sdff $auto$opt_dff.cc:702:run$1992
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$904_Y
    connect \Q \sram_cs_n
    connect \SRST \reset
  end
  attribute \src "spi_video_ram_2.v:409.1-441.4"
  cell $sdff $auto$opt_dff.cc:702:run$1995
    parameter \CLK_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$860_Y
    connect \Q \sram_sck_fall_edge
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1993
  end
  attribute \src "spi_video_ram_2.v:409.1-441.4"
  cell $sdff $auto$opt_dff.cc:702:run$1998
    parameter \CLK_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$873_Y
    connect \Q \sram_sck_rise_edge
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1993
  end
  attribute \src "spi_video_ram_2.v:409.1-441.4"
  cell $sdff $auto$opt_dff.cc:702:run$2011
    parameter \CLK_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$882_Y
    connect \Q \sram_sck
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1993
  end
  attribute \src "spi_video_ram_2.v:184.1-242.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1963
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$1026_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1961
    connect \Q \current_state
    connect \SRST \reset
  end
  attribute \src "spi_video_ram_2.v:184.1-242.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1967
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1965
    connect \Q \initialized
    connect \SRST \reset
  end
  attribute \src "spi_video_ram_2.v:261.1-269.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1969
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \display_trigger_read
    connect \EN \busy
    connect \Q \start_read
    connect \SRST \reset
  end
  attribute \src "spi_video_ram_2.v:283.1-290.4"
  cell $dffe $auto$opt_dff.cc:764:run$1970
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \hack_outM
    connect \EN $logic_and$spi_video_ram_2.v:285$235_Y
    connect \Q \fifo_in_data
  end
  attribute \src "spi_video_ram_2.v:283.1-290.4"
  cell $dffe $auto$opt_dff.cc:764:run$1971
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \clk
    connect \D \hack_addressM
    connect \EN $logic_and$spi_video_ram_2.v:285$235_Y
    connect \Q \fifo_in_address
  end
  attribute \src "spi_video_ram_2.v:306.1-377.4"
  cell $dffe $auto$opt_dff.cc:764:run$1973
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D $procmux$926_Y
    connect \EN \reset
    connect \Q \buffer_index
  end
  attribute \src "spi_video_ram_2.v:306.1-377.4"
  cell $dffe $auto$opt_dff.cc:764:run$1988
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 24
    connect \CLK \clk
    connect \D $procmux$951_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1986
    connect \Q \output_buffer
  end
  attribute \src "spi_video_ram_2.v:382.1-388.4"
  cell $dffe $auto$opt_dff.cc:764:run$1991
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D { \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1989
    connect \Q \read_value
  end
  attribute \src "spi_video_ram_2.v:409.1-441.4"
  cell $sdffe $auto$opt_dff.cc:764:run$2008
    parameter \CLK_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 9'000000000
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D $procmux$895_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2006
    connect \Q \state_sram_clk_counter
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1993
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1019_CMP $eq$spi_video_ram_2.v:178$206_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1661
  end
  attribute \src "spi_video_ram_2.v:155.53-155.115"
  cell $eq $eq$spi_video_ram_2.v:155$176
    parameter \A_SIGNED 1
    parameter \A_WIDTH 10
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \clks_before_active
    connect \B 6'101110
    connect \Y $eq$spi_video_ram_2.v:155$176_Y
  end
  attribute \src "spi_video_ram_2.v:165.22-165.60"
  cell $eq $eq$spi_video_ram_2.v:165$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \display_vpos
    connect \B 7'1101111
    connect \Y $eq$spi_video_ram_2.v:165$185_Y
  end
  attribute \src "spi_video_ram_2.v:166.22-166.77"
  cell $eq $eq$spi_video_ram_2.v:166$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \display_vpos
    connect \B 9'101110000
    connect \Y $eq$spi_video_ram_2.v:166$187_Y
  end
  attribute \src "spi_video_ram_2.v:167.22-167.60"
  cell $eq $eq$spi_video_ram_2.v:167$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \display_hpos
    connect \B 6'111111
    connect \Y $eq$spi_video_ram_2.v:167$191_Y
  end
  attribute \src "spi_video_ram_2.v:168.22-168.76"
  cell $eq $eq$spi_video_ram_2.v:168$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \display_hpos
    connect \B 10'1001000000
    connect \Y $eq$spi_video_ram_2.v:168$194_Y
  end
  attribute \src "spi_video_ram_2.v:178.24-178.57"
  cell $eq $eq$spi_video_ram_2.v:178$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 1'1
    connect \Y $eq$spi_video_ram_2.v:178$206_Y
  end
  attribute \src "spi_video_ram_2.v:193.40-193.67"
  cell $eq $eq$spi_video_ram_2.v:193$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_sram_clk_counter
    connect \B 2'10
    connect \Y $eq$spi_video_ram_2.v:193$211_Y
  end
  attribute \src "spi_video_ram_2.v:200.20-200.47"
  cell $eq $eq$spi_video_ram_2.v:200$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_sram_clk_counter
    connect \B 4'1000
    connect \Y $eq$spi_video_ram_2.v:200$213_Y
  end
  attribute \src "spi_video_ram_2.v:223.20-223.64"
  cell $eq $eq$spi_video_ram_2.v:223$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \state_sram_clk_counter
    connect \B 8'10001011
    connect \Y $eq$spi_video_ram_2.v:223$215_Y
  end
  attribute \src "spi_video_ram_2.v:231.20-231.65"
  cell $eq $eq$spi_video_ram_2.v:231$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_sram_clk_counter
    connect \B 4'1100
    connect \Y $eq$spi_video_ram_2.v:231$216_Y
  end
  attribute \src "spi_video_ram_2.v:247.8-247.28"
  cell $eq $eq$spi_video_ram_2.v:247$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \transfer_mode
    connect \B 2'10
    connect \Y $eq$spi_video_ram_2.v:247$218_Y
  end
  attribute \src "spi_video_ram_2.v:275.8-275.33"
  cell $eq $eq$spi_video_ram_2.v:275$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'10
    connect \Y $eq$spi_video_ram_2.v:275$230_Y
  end
  attribute \src "spi_video_ram_2.v:298.8-298.33"
  cell $eq $eq$spi_video_ram_2.v:298$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'11
    connect \Y $eq$spi_video_ram_2.v:298$237_Y
  end
  attribute \src "spi_video_ram_2.v:323.20-323.45"
  cell $logic_not $eq$spi_video_ram_2.v:323$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \state_sram_clk_counter
    connect \Y $eq$spi_video_ram_2.v:323$243_Y
  end
  attribute \src "spi_video_ram_2.v:152.30-152.66"
  cell $ge $ge$spi_video_ram_2.v:152$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \display_vpos
    connect \B 7'1110000
    connect \Y $ge$spi_video_ram_2.v:152$170_Y
  end
  attribute \src "spi_video_ram_2.v:153.28-153.64"
  cell $ge $ge$spi_video_ram_2.v:153$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \display_hpos
    connect \B 7'1000000
    connect \Y $ge$spi_video_ram_2.v:153$173_Y
  end
  attribute \src "spi_video_ram_2.v:299.12-299.38"
  cell $ge $ge$spi_video_ram_2.v:299$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_sram_clk_counter
    connect \B 4'1010
    connect \Y $ge$spi_video_ram_2.v:299$238_Y
  end
  attribute \src "spi_video_ram_2.v:157.53-157.133"
  cell $gt $gt$spi_video_ram_2.v:157$181
    parameter \A_SIGNED 1
    parameter \A_WIDTH 10
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \clks_before_active
    connect \B 4'0110
    connect \Y $gt$spi_video_ram_2.v:157$181_Y
  end
  attribute \src "spi_video_ram_2.v:152.28-152.129"
  cell $logic_and $logic_and$spi_video_ram_2.v:152$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$spi_video_ram_2.v:152$170_Y
    connect \B $lt$spi_video_ram_2.v:152$171_Y
    connect \Y \is_active_hack_line
  end
  attribute \src "spi_video_ram_2.v:153.27-153.126"
  cell $logic_and $logic_and$spi_video_ram_2.v:153$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$spi_video_ram_2.v:153$173_Y
    connect \B $lt$spi_video_ram_2.v:153$174_Y
    connect \Y \is_active_hack_col
  end
  attribute \src "spi_video_ram_2.v:155.29-155.116"
  cell $logic_and $logic_and$spi_video_ram_2.v:155$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_active_hack_line
    connect \B $eq$spi_video_ram_2.v:155$176_Y
    connect \Y \display_trigger_read
  end
  attribute \src "spi_video_ram_2.v:157.28-157.48"
  cell $logic_and $logic_and$spi_video_ram_2.v:157$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$spi_video_ram_2.v:157$178_Y
    connect \B $logic_not$spi_video_ram_2.v:157$179_Y
    connect \Y $logic_and$spi_video_ram_2.v:157$180_Y
  end
  attribute \src "spi_video_ram_2.v:157.28-157.135"
  cell $logic_and $logic_and$spi_video_ram_2.v:157$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$spi_video_ram_2.v:157$180_Y
    connect \B $gt$spi_video_ram_2.v:157$181_Y
    connect \Y \write_to_sram_ready
  end
  attribute \src "spi_video_ram_2.v:193.20-193.67"
  cell $logic_and $logic_and$spi_video_ram_2.v:193$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$spi_video_ram_2.v:193$210_Y
    connect \B $eq$spi_video_ram_2.v:193$211_Y
    connect \Y $logic_and$spi_video_ram_2.v:193$212_Y
  end
  attribute \src "spi_video_ram_2.v:275.8-275.56"
  cell $logic_and $logic_and$spi_video_ram_2.v:275$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$spi_video_ram_2.v:275$230_Y
    connect \B \write_to_sram_ready
    connect \Y $logic_and$spi_video_ram_2.v:275$231_Y
  end
  attribute \src "spi_video_ram_2.v:285.8-285.41"
  cell $logic_and $logic_and$spi_video_ram_2.v:285$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_clk_rise_edge
    connect \B \hack_writeM
    connect \Y $logic_and$spi_video_ram_2.v:285$233_Y
  end
  attribute \src "spi_video_ram_2.v:285.8-285.55"
  cell $logic_and $logic_and$spi_video_ram_2.v:285$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$spi_video_ram_2.v:285$233_Y
    connect \B $logic_not$spi_video_ram_2.v:285$234_Y
    connect \Y $logic_and$spi_video_ram_2.v:285$235_Y
  end
  attribute \src "spi_video_ram_2.v:384.12-384.60"
  cell $logic_and $logic_and$spi_video_ram_2.v:384$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$spi_video_ram_2.v:299$238_Y
    connect \B \sram_sck_fall_edge
    connect \Y $logic_and$spi_video_ram_2.v:384$253_Y
  end
  attribute \src "spi_video_ram_2.v:426.35-426.64"
  cell $logic_and $logic_and$spi_video_ram_2.v:426$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_sck
    connect \B $not$spi_video_ram_2.v:426$259_Y
    connect \Y $logic_and$spi_video_ram_2.v:426$260_Y
  end
  attribute \src "spi_video_ram_2.v:427.16-427.45"
  cell $logic_and $logic_and$spi_video_ram_2.v:427$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$spi_video_ram_2.v:427$261_Y
    connect \B \state_counter [0]
    connect \Y $logic_and$spi_video_ram_2.v:427$262_Y
  end
  attribute \src "spi_video_ram_2.v:433.35-433.85"
  cell $logic_and $logic_and$spi_video_ram_2.v:433$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_sck
    connect \B $not$spi_video_ram_2.v:433$266_Y
    connect \Y $logic_and$spi_video_ram_2.v:433$267_Y
  end
  attribute \src "spi_video_ram_2.v:434.16-434.66"
  cell $logic_and $logic_and$spi_video_ram_2.v:434$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$spi_video_ram_2.v:427$261_Y
    connect \B $xor$spi_video_ram_2.v:432$264_Y
    connect \Y $logic_and$spi_video_ram_2.v:434$270_Y
  end
  attribute \src "spi_video_ram_2.v:157.28-157.33"
  cell $logic_not $logic_not$spi_video_ram_2.v:157$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $logic_not$spi_video_ram_2.v:157$178_Y
  end
  attribute \src "spi_video_ram_2.v:157.37-157.48"
  cell $logic_not $logic_not$spi_video_ram_2.v:157$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_empty
    connect \Y $logic_not$spi_video_ram_2.v:157$179_Y
  end
  attribute \src "spi_video_ram_2.v:285.45-285.55"
  cell $logic_not $logic_not$spi_video_ram_2.v:285$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_full
    connect \Y $logic_not$spi_video_ram_2.v:285$234_Y
  end
  attribute \src "spi_video_ram_2.v:165.21-166.97"
  cell $logic_or $logic_or$spi_video_ram_2.v:165$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$spi_video_ram_2.v:165$186_Y
    connect \B $and$spi_video_ram_2.v:166$189_Y
    connect \Y $logic_or$spi_video_ram_2.v:165$190_Y
  end
  attribute \src "spi_video_ram_2.v:165.21-167.79"
  cell $logic_or $logic_or$spi_video_ram_2.v:165$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$spi_video_ram_2.v:165$190_Y
    connect \B $and$spi_video_ram_2.v:167$192_Y
    connect \Y $logic_or$spi_video_ram_2.v:165$193_Y
  end
  attribute \src "spi_video_ram_2.v:165.21-168.96"
  cell $logic_or $logic_or$spi_video_ram_2.v:165$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$spi_video_ram_2.v:165$193_Y
    connect \B $and$spi_video_ram_2.v:168$196_Y
    connect \Y \background
  end
  attribute \src "spi_video_ram_2.v:152.73-152.128"
  cell $lt $lt$spi_video_ram_2.v:152$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \display_vpos
    connect \B 9'101110000
    connect \Y $lt$spi_video_ram_2.v:152$171_Y
  end
  attribute \src "spi_video_ram_2.v:153.70-153.125"
  cell $lt $lt$spi_video_ram_2.v:153$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \display_hpos
    connect \B 10'1001000000
    connect \Y $lt$spi_video_ram_2.v:153$174_Y
  end
  attribute \src "spi_video_ram_2.v:177.16-177.41"
  cell $ne $ne$spi_video_ram_2.v:177$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'10
    connect \Y \busy
  end
  attribute \src "spi_video_ram_2.v:193.20-193.36"
  cell $reduce_bool $ne$spi_video_ram_2.v:193$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \state_counter
    connect \Y $ne$spi_video_ram_2.v:193$210_Y
  end
  attribute \src "spi_video_ram_2.v:424.21-424.46"
  cell $ne $ne$spi_video_ram_2.v:424$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'11
    connect \Y $ne$spi_video_ram_2.v:424$258_Y
  end
  attribute \src "spi_video_ram_2.v:160.31-160.51"
  cell $not $not$spi_video_ram_2.v:160$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \display_hpos [1:0]
    connect \Y \temp_pixel_index
  end
  attribute \src "spi_video_ram_2.v:166.80-166.96"
  cell $not $not$spi_video_ram_2.v:166$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \display_hpos [0]
    connect \Y $not$spi_video_ram_2.v:166$188_Y
  end
  attribute \src "spi_video_ram_2.v:168.79-168.95"
  cell $not $not$spi_video_ram_2.v:168$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \display_vpos [0]
    connect \Y $not$spi_video_ram_2.v:168$195_Y
  end
  attribute \src "spi_video_ram_2.v:173.62-173.91"
  cell $not $not$spi_video_ram_2.v:173$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$1674 [0]
    connect \Y $not$spi_video_ram_2.v:173$201_Y [0]
  end
  attribute \src "spi_video_ram_2.v:426.47-426.64"
  cell $not $not$spi_video_ram_2.v:426$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_counter [0]
    connect \Y $not$spi_video_ram_2.v:426$259_Y
  end
  attribute \src "spi_video_ram_2.v:427.16-427.25"
  cell $not $not$spi_video_ram_2.v:427$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_sck
    connect \Y $not$spi_video_ram_2.v:427$261_Y
  end
  attribute \src "spi_video_ram_2.v:433.47-433.85"
  cell $not $not$spi_video_ram_2.v:433$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$spi_video_ram_2.v:432$264_Y
    connect \Y $not$spi_video_ram_2.v:433$266_Y
  end
  attribute \src "spi_video_ram_2.v:283.1-290.4"
  cell $dff $procdff$1605
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\fifo_write_request[0:0]
    connect \Q \fifo_write_request
  end
  attribute \src "spi_video_ram_2.v:273.1-278.4"
  cell $dff $procdff$1608
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\fifo_read_request[0:0]
    connect \Q \fifo_read_request
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:0.0-0.0|spi_video_ram_2.v:191.9-240.16"
  cell $pmux $procmux$1000
    parameter \S_WIDTH 5
    parameter \WIDTH 11
    connect \A $add$spi_video_ram_2.v:190$209_Y
    connect \B { $procmux$1017_Y $procmux$1014_Y $procmux$1011_Y $procmux$1002_Y $procmux$998_Y }
    connect \S { $procmux$1019_CMP $eq$spi_video_ram_2.v:178$206_Y $eq$spi_video_ram_2.v:275$230_Y $eq$spi_video_ram_2.v:298$237_Y $procmux$1001_CMP }
    connect \Y $procmux$1000_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:0.0-0.0|spi_video_ram_2.v:191.9-240.16"
  cell $eq $procmux$1001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'100
    connect \Y $procmux$1001_CMP
  end
  attribute \src "spi_video_ram_2.v:223.20-223.64|spi_video_ram_2.v:223.17-226.20"
  cell $mux $procmux$1002
    parameter \WIDTH 11
    connect \A $add$spi_video_ram_2.v:190$209_Y
    connect \B 11'00000000000
    connect \S $eq$spi_video_ram_2.v:223$215_Y
    connect \Y $procmux$1002_Y
  end
  attribute \src "spi_video_ram_2.v:215.29-215.48|spi_video_ram_2.v:215.26-218.20"
  cell $mux $procmux$1005
    parameter \WIDTH 11
    connect \A $add$spi_video_ram_2.v:190$209_Y
    connect \B 11'00000000000
    connect \S \write_to_sram_ready
    connect \Y $procmux$1005_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:211.29-211.39|spi_video_ram_2.v:211.26-218.20"
  cell $mux $procmux$1008
    parameter \WIDTH 11
    connect \A $procmux$1005_Y
    connect \B 11'00000000000
    connect \S \start_read
    connect \Y $procmux$1008_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:208.20-208.32|spi_video_ram_2.v:208.17-218.20"
  cell $mux $procmux$1011
    parameter \WIDTH 11
    connect \A 11'00000000000
    connect \B $procmux$1008_Y
    connect \S \initialized
    connect \Y $procmux$1011_Y
  end
  attribute \src "spi_video_ram_2.v:200.20-200.47|spi_video_ram_2.v:200.17-204.20"
  cell $mux $procmux$1014
    parameter \WIDTH 11
    connect \A $add$spi_video_ram_2.v:190$209_Y
    connect \B 11'00000000000
    connect \S $eq$spi_video_ram_2.v:200$213_Y
    connect \Y $procmux$1014_Y
  end
  attribute \src "spi_video_ram_2.v:193.20-193.67|spi_video_ram_2.v:193.17-196.20"
  cell $mux $procmux$1017
    parameter \WIDTH 11
    connect \A $add$spi_video_ram_2.v:190$209_Y
    connect \B 11'00000000000
    connect \S $logic_and$spi_video_ram_2.v:193$212_Y
    connect \Y $procmux$1017_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:0.0-0.0|spi_video_ram_2.v:191.9-240.16"
  cell $logic_not $procmux$1019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y $procmux$1019_CMP
  end
  attribute \src "spi_video_ram_2.v:231.20-231.65|spi_video_ram_2.v:231.17-234.20"
  cell $mux $procmux$1024
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'010
    connect \S $eq$spi_video_ram_2.v:231$216_Y
    connect \Y $procmux$1024_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:0.0-0.0|spi_video_ram_2.v:191.9-240.16"
  cell $pmux $procmux$1026
    parameter \S_WIDTH 5
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { $procmux$1043_Y $procmux$1040_Y $procmux$1037_Y $procmux$1028_Y $procmux$1024_Y }
    connect \S { $procmux$1019_CMP $eq$spi_video_ram_2.v:178$206_Y $eq$spi_video_ram_2.v:275$230_Y $eq$spi_video_ram_2.v:298$237_Y $procmux$1001_CMP }
    connect \Y $procmux$1026_Y
  end
  attribute \src "spi_video_ram_2.v:223.20-223.64|spi_video_ram_2.v:223.17-226.20"
  cell $mux $procmux$1028
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'010
    connect \S $eq$spi_video_ram_2.v:223$215_Y
    connect \Y $procmux$1028_Y
  end
  attribute \src "spi_video_ram_2.v:215.29-215.48|spi_video_ram_2.v:215.26-218.20"
  cell $mux $procmux$1031
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'100
    connect \S \write_to_sram_ready
    connect \Y $procmux$1031_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:211.29-211.39|spi_video_ram_2.v:211.26-218.20"
  cell $mux $procmux$1034
    parameter \WIDTH 3
    connect \A $procmux$1031_Y
    connect \B 3'011
    connect \S \start_read
    connect \Y $procmux$1034_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:208.20-208.32|spi_video_ram_2.v:208.17-218.20"
  cell $mux $procmux$1037
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $procmux$1034_Y
    connect \S \initialized
    connect \Y $procmux$1037_Y
  end
  attribute \src "spi_video_ram_2.v:200.20-200.47|spi_video_ram_2.v:200.17-204.20"
  cell $mux $procmux$1040
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'010
    connect \S $eq$spi_video_ram_2.v:200$213_Y
    connect \Y $procmux$1040_Y
  end
  attribute \src "spi_video_ram_2.v:193.20-193.67|spi_video_ram_2.v:193.17-196.20"
  cell $mux $procmux$1043
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'010
    connect \S $logic_and$spi_video_ram_2.v:193$212_Y
    connect \Y $procmux$1043_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:424.21-424.46|spi_video_ram_2.v:424.18-438.12"
  cell $mux $procmux$860
    parameter \WIDTH 1
    connect \A $logic_and$spi_video_ram_2.v:433$267_Y
    connect \B $logic_and$spi_video_ram_2.v:426$260_Y
    connect \S $ne$spi_video_ram_2.v:424$258_Y
    connect \Y $procmux$860_Y
  end
  attribute \src "spi_video_ram_2.v:434.16-434.66|spi_video_ram_2.v:434.13-437.16"
  cell $mux $procmux$868
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_video_ram_2.v:434$270_Y
    connect \Y $procmux$868_Y
  end
  attribute \src "spi_video_ram_2.v:427.16-427.45|spi_video_ram_2.v:427.13-430.16"
  cell $mux $procmux$871
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_video_ram_2.v:427$262_Y
    connect \Y $procmux$871_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:424.21-424.46|spi_video_ram_2.v:424.18-438.12"
  cell $mux $procmux$873
    parameter \WIDTH 1
    connect \A $procmux$868_Y
    connect \B $procmux$871_Y
    connect \S $ne$spi_video_ram_2.v:424$258_Y
    connect \Y $procmux$873_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:424.21-424.46|spi_video_ram_2.v:424.18-438.12"
  cell $mux $procmux$882
    parameter \WIDTH 1
    connect \A $xor$spi_video_ram_2.v:432$264_Y
    connect \B \state_counter [0]
    connect \S $ne$spi_video_ram_2.v:424$258_Y
    connect \Y $procmux$882_Y
  end
  attribute \src "spi_video_ram_2.v:434.16-434.66|spi_video_ram_2.v:434.13-437.16"
  cell $mux $procmux$890
    parameter \WIDTH 9
    connect \A 9'xxxxxxxxx
    connect \B $add$spi_video_ram_2.v:428$263_Y
    connect \S $logic_and$spi_video_ram_2.v:434$270_Y
    connect \Y $procmux$890_Y
  end
  attribute \src "spi_video_ram_2.v:427.16-427.45|spi_video_ram_2.v:427.13-430.16"
  cell $mux $procmux$893
    parameter \WIDTH 9
    connect \A 9'xxxxxxxxx
    connect \B $add$spi_video_ram_2.v:428$263_Y
    connect \S $logic_and$spi_video_ram_2.v:427$262_Y
    connect \Y $procmux$893_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:424.21-424.46|spi_video_ram_2.v:424.18-438.12"
  cell $mux $procmux$895
    parameter \WIDTH 9
    connect \A $procmux$890_Y
    connect \B $procmux$893_Y
    connect \S $ne$spi_video_ram_2.v:424$258_Y
    connect \Y $procmux$895_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:396.11-396.36|spi_video_ram_2.v:396.8-400.11"
  cell $mux $procmux$904
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \busy
    connect \Y $procmux$904_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:313.16-313.36|spi_video_ram_2.v:313.13-317.16"
  cell $mux $procmux$914
    parameter \WIDTH 6
    connect \A $sub$spi_video_ram_2.v:249$220_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$1676 [5:0]
    connect \S $eq$spi_video_ram_2.v:247$218_Y
    connect \Y $procmux$914_Y
  end
  attribute \src "spi_video_ram_2.v:312.12-312.30|spi_video_ram_2.v:312.9-318.12"
  cell $mux $procmux$916
    parameter \WIDTH 6
    connect \A \buffer_index
    connect \B $procmux$914_Y
    connect \S \sram_sck_rise_edge
    connect \Y $procmux$916_Y
  end
  attribute \src "spi_video_ram_2.v:358.29-358.94|spi_video_ram_2.v:358.26-369.20"
  cell $mux $procmux$918
    parameter \WIDTH 6
    connect \A $procmux$916_Y
    connect \B 6'010111
    connect \S $eq$spi_video_ram_2.v:200$213_Y
    connect \Y $procmux$918_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:353.29-353.73|spi_video_ram_2.v:353.26-369.20"
  cell $mux $procmux$921
    parameter \WIDTH 6
    connect \A $procmux$918_Y
    connect \B 6'010111
    connect \S $eq$spi_video_ram_2.v:193$211_Y
    connect \Y $procmux$921_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:349.20-349.45|spi_video_ram_2.v:349.17-369.20"
  cell $mux $procmux$924
    parameter \WIDTH 6
    connect \A $procmux$921_Y
    connect \B 6'010111
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$924_Y
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0|spi_video_ram_2.v:321.9-372.16"
  cell $pmux $procmux$926
    parameter \S_WIDTH 3
    parameter \WIDTH 6
    connect \A $procmux$916_Y
    connect \B { $procmux$934_Y $procmux$931_Y $procmux$924_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$1661 $eq$spi_video_ram_2.v:298$237_Y $procmux$1001_CMP }
    connect \Y $procmux$926_Y
  end
  attribute \src "spi_video_ram_2.v:341.29-341.54|spi_video_ram_2.v:341.26-345.19"
  cell $mux $procmux$928
    parameter \WIDTH 6
    connect \A $procmux$916_Y
    connect \B 6'010111
    connect \S $eq$spi_video_ram_2.v:193$211_Y
    connect \Y $procmux$928_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:337.20-337.45|spi_video_ram_2.v:337.17-345.19"
  cell $mux $procmux$931
    parameter \WIDTH 6
    connect \A $procmux$928_Y
    connect \B 6'010111
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$931_Y
  end
  attribute \src "spi_video_ram_2.v:330.20-330.45|spi_video_ram_2.v:330.17-333.19"
  cell $mux $procmux$934
    parameter \WIDTH 6
    connect \A $procmux$916_Y
    connect \B 6'010111
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$934_Y
  end
  attribute \src "spi_video_ram_2.v:358.29-358.94|spi_video_ram_2.v:358.26-369.20"
  cell $mux $procmux$943
    parameter \WIDTH 24
    connect \A 24'xxxxxxxxxxxxxxxxxxxxxxxx
    connect \B { \fifo_out_data [0] \fifo_out_data [1] \fifo_out_data [2] \fifo_out_data [3] \fifo_out_data [4] \fifo_out_data [5] \fifo_out_data [6] \fifo_out_data [7] \fifo_out_data [8] \fifo_out_data [9] \fifo_out_data [10] \fifo_out_data [11] \fifo_out_data [12] \fifo_out_data [13] \fifo_out_data [14] \fifo_out_data [15] 8'00000000 }
    connect \S $eq$spi_video_ram_2.v:200$213_Y
    connect \Y $procmux$943_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:353.29-353.73|spi_video_ram_2.v:353.26-369.20"
  cell $mux $procmux$946
    parameter \WIDTH 24
    connect \A $procmux$943_Y
    connect \B { 10'0000000000 \fifo_out_address 1'0 }
    connect \S $eq$spi_video_ram_2.v:193$211_Y
    connect \Y $procmux$946_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:349.20-349.45|spi_video_ram_2.v:349.17-369.20"
  cell $mux $procmux$949
    parameter \WIDTH 24
    connect \A $procmux$946_Y
    connect \B 24'000000100000000000000000
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$949_Y
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0|spi_video_ram_2.v:321.9-372.16"
  cell $pmux $procmux$951
    parameter \S_WIDTH 4
    parameter \WIDTH 24
    connect \A 24'xxxxxxxxxxxxxxxxxxxxxxxx
    connect \B { $procmux$962_Y $procmux$959_Y $procmux$956_Y $procmux$949_Y }
    connect \S { $procmux$1019_CMP $eq$spi_video_ram_2.v:178$206_Y $eq$spi_video_ram_2.v:298$237_Y $procmux$1001_CMP }
    connect \Y $procmux$951_Y
  end
  attribute \src "spi_video_ram_2.v:341.29-341.54|spi_video_ram_2.v:341.26-345.19"
  cell $mux $procmux$953
    parameter \WIDTH 24
    connect \A 24'xxxxxxxxxxxxxxxxxxxxxxxx
    connect \B { \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [15:6] 6'000000 }
    connect \S $eq$spi_video_ram_2.v:193$211_Y
    connect \Y $procmux$953_Y
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:337.20-337.45|spi_video_ram_2.v:337.17-345.19"
  cell $mux $procmux$956
    parameter \WIDTH 24
    connect \A $procmux$953_Y
    connect \B 24'000000110000000000000000
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$956_Y
  end
  attribute \src "spi_video_ram_2.v:330.20-330.45|spi_video_ram_2.v:330.17-333.19"
  cell $mux $procmux$959
    parameter \WIDTH 24
    connect \A 24'xxxxxxxxxxxxxxxxxxxxxxxx
    connect \B 24'001110000000000000000000
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$959_Y
  end
  attribute \src "spi_video_ram_2.v:323.20-323.45|spi_video_ram_2.v:323.17-326.19"
  cell $mux $procmux$962
    parameter \WIDTH 24
    connect \A 24'xxxxxxxxxxxxxxxxxxxxxxxx
    connect \B 24'111111110000000000000000
    connect \S $eq$spi_video_ram_2.v:323$243_Y
    connect \Y $procmux$962_Y
  end
  attribute \src "spi_video_ram_2.v:299.12-299.38|spi_video_ram_2.v:299.9-301.12"
  cell $mux $procmux$968
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$spi_video_ram_2.v:299$238_Y
    connect \Y $procmux$968_Y
  end
  attribute \src "spi_video_ram_2.v:285.8-285.55|spi_video_ram_2.v:285.5-289.8"
  cell $mux $procmux$972
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_video_ram_2.v:285$235_Y
    connect \Y $0\fifo_write_request[0:0]
  end
  attribute \src "spi_video_ram_2.v:275.8-275.56|spi_video_ram_2.v:275.5-277.8"
  cell $mux $procmux$978
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$spi_video_ram_2.v:275$231_Y
    connect \Y $0\fifo_read_request[0:0]
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:247.8-247.28|spi_video_ram_2.v:247.5-257.8"
  cell $mux $procmux$986
    parameter \WIDTH 1
    connect \A $shiftx$spi_video_ram_2.v:0$219_Y
    connect \B $shiftx$spi_video_ram_2.v:0$225_Y
    connect \S $eq$spi_video_ram_2.v:247$218_Y
    connect \Y \sram_sio0_o
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:247.8-247.28|spi_video_ram_2.v:247.5-257.8"
  cell $mux $procmux$989
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $shiftx$spi_video_ram_2.v:0$223_Y
    connect \S $eq$spi_video_ram_2.v:247$218_Y
    connect \Y \sram_sio1_o
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:247.8-247.28|spi_video_ram_2.v:247.5-257.8"
  cell $mux $procmux$992
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $shiftx$spi_video_ram_2.v:0$221_Y
    connect \S $eq$spi_video_ram_2.v:247$218_Y
    connect \Y \sram_sio2_o
  end
  attribute \full_case 1
  attribute \src "spi_video_ram_2.v:247.8-247.28|spi_video_ram_2.v:247.5-257.8"
  cell $mux $procmux$995
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $shiftx$spi_video_ram_2.v:0$219_Y
    connect \S $eq$spi_video_ram_2.v:247$218_Y
    connect \Y \sram_sio3_o
  end
  attribute \src "spi_video_ram_2.v:231.20-231.65|spi_video_ram_2.v:231.17-234.20"
  cell $mux $procmux$998
    parameter \WIDTH 11
    connect \A $add$spi_video_ram_2.v:190$209_Y
    connect \B 11'00000000000
    connect \S $eq$spi_video_ram_2.v:231$216_Y
    connect \Y $procmux$998_Y
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  cell $shiftx $shiftx$spi_video_ram_2.v:0$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_value
    connect \B \temp_pixel_index
    connect \Y $auto$wreduce.cc:454:run$1674 [0]
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  cell $shiftx $shiftx$spi_video_ram_2.v:0$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \output_buffer
    connect \B \buffer_index
    connect \Y $shiftx$spi_video_ram_2.v:0$219_Y
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  cell $shiftx $shiftx$spi_video_ram_2.v:0$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \output_buffer
    connect \B { $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [5:0] }
    connect \Y $shiftx$spi_video_ram_2.v:0$221_Y
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  cell $shiftx $shiftx$spi_video_ram_2.v:0$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \output_buffer
    connect \B { $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [5:0] }
    connect \Y $shiftx$spi_video_ram_2.v:0$223_Y
  end
  attribute \src "spi_video_ram_2.v:0.0-0.0"
  cell $shiftx $shiftx$spi_video_ram_2.v:0$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \output_buffer
    connect \B { $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [5:0] }
    connect \Y $shiftx$spi_video_ram_2.v:0$225_Y
  end
  attribute \src "spi_video_ram_2.v:159.52-159.85"
  cell $sub $sub$spi_video_ram_2.v:159$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A \display_vpos
    connect \B 7'1110000
    connect \Y { \line_read_address [23] \line_read_address [15:6] }
  end
  attribute \src "spi_video_ram_2.v:249.37-249.51"
  cell $sub $sub$spi_video_ram_2.v:249$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \buffer_index
    connect \B 1'1
    connect \Y { $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [5:0] }
  end
  attribute \src "spi_video_ram_2.v:250.37-250.51"
  cell $sub $sub$spi_video_ram_2.v:250$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 7
    connect \A \buffer_index
    connect \B 2'10
    connect \Y { $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [5:0] }
  end
  attribute \src "spi_video_ram_2.v:251.37-251.51"
  cell $sub $sub$spi_video_ram_2.v:251$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 7
    connect \A \buffer_index
    connect \B 2'11
    connect \Y { $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [5:0] }
  end
  attribute \src "spi_video_ram_2.v:314.33-314.49"
  cell $sub $sub$spi_video_ram_2.v:314$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 6
    connect \A \buffer_index
    connect \B 3'100
    connect \Y $auto$wreduce.cc:454:run$1676 [5:0]
  end
  attribute \src "spi_video_ram_2.v:172.18-174.20"
  cell $mux $ternary$spi_video_ram_2.v:172$204
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$1677 [0]
    connect \S \display_active
    connect \Y \pixel_out
  end
  attribute \src "spi_video_ram_2.v:173.17-173.104"
  cell $mux $ternary$spi_video_ram_2.v:173$203
    parameter \WIDTH 1
    connect \A \background
    connect \B $not$spi_video_ram_2.v:173$201_Y [0]
    connect \S $and$spi_video_ram_2.v:173$198_Y
    connect \Y $auto$wreduce.cc:454:run$1677 [0]
  end
  attribute \src "spi_video_ram_2.v:178.24-178.124"
  cell $mux $ternary$spi_video_ram_2.v:178$207
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S $eq$spi_video_ram_2.v:178$206_Y
    connect \Y \transfer_mode
  end
  attribute \src "spi_video_ram_2.v:432.25-432.60"
  cell $xor $xor$spi_video_ram_2.v:432$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_counter [0]
    connect \B \state_counter [1]
    connect \Y $xor$spi_video_ram_2.v:432$264_Y
  end
  attribute \module_not_derived 1
  attribute \src "spi_video_ram_2.v:112.5-129.2"
  cell $paramod\vram_write_fifo\DATA_WIDTH=16\ADDRESS_WIDTH=13 \write_fifo
    connect \clk \clk
    connect \empty \fifo_empty
    connect \full \fifo_full
    connect \read_address \fifo_out_address
    connect \read_data \fifo_out_data
    connect \read_request \fifo_read_request
    connect \reset \reset
    connect \write_address \fifo_in_address
    connect \write_data \fifo_in_data
    connect \write_request \fifo_write_request
  end
  connect $auto$wreduce.cc:454:run$1674 [31:1] 31'0000000000000000000000000000000
  connect $sub$spi_video_ram_2.v:249$220_Y [30:6] { $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] $sub$spi_video_ram_2.v:249$220_Y [31] }
  connect $sub$spi_video_ram_2.v:250$222_Y [30:6] { $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] $sub$spi_video_ram_2.v:250$222_Y [31] }
  connect $sub$spi_video_ram_2.v:251$224_Y [30:6] { $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] $sub$spi_video_ram_2.v:251$224_Y [31] }
  connect { \line_read_address [22:16] \line_read_address [5:0] } { \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] \line_read_address [23] 6'000000 }
end
attribute \hdlname "\\uart"
attribute \src "uart.v:24.1-216.10"
module \uart
  parameter \CLOCK_DIVIDE 654
  parameter \RX_IDLE 0
  parameter \RX_CHECK_START 1
  parameter \RX_READ_BITS 2
  parameter \RX_CHECK_STOP 3
  parameter \RX_DELAY_RESTART 4
  parameter \RX_ERROR 5
  parameter \RX_RECEIVED 6
  parameter \TX_IDLE 0
  parameter \TX_SENDING 1
  parameter \TX_DELAY_RESTART 2
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $0\recv_state[2:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $0\rx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 11 $0\rx_clk_divider[10:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $0\rx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $0\tx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 11 $0\tx_clk_divider[10:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $0\tx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 8 $0\tx_data[7:0]
  attribute \src "uart.v:81.1-214.4"
  wire $0\tx_out[0:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 2 $0\tx_state[1:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $1\recv_state[2:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 11 $1\rx_clk_divider[10:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $1\rx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 11 $1\tx_clk_divider[10:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $1\tx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 2 $1\tx_state[1:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $2\rx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $2\tx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 8 $2\tx_data[7:0]
  attribute \src "uart.v:81.1-214.4"
  wire $2\tx_out[0:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $3\recv_state[2:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $3\rx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 11 $3\rx_clk_divider[10:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $3\rx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $3\tx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 11 $3\tx_clk_divider[10:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $3\tx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 8 $3\tx_data[7:0]
  attribute \src "uart.v:81.1-214.4"
  wire $3\tx_out[0:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 2 $3\tx_state[1:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $4\recv_state[2:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $4\rx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $4\rx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 4 $4\tx_bits_remaining[3:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $4\tx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 8 $4\tx_data[7:0]
  attribute \src "uart.v:81.1-214.4"
  wire $4\tx_out[0:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 2 $4\tx_state[1:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $5\recv_state[2:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $5\rx_countdown[5:0]
  wire width 4 $5\tx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 2 $5\tx_state[1:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $6\recv_state[2:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 6 $6\rx_countdown[5:0]
  attribute \src "uart.v:81.1-214.4"
  wire width 3 $7\recv_state[2:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$2012
  wire $auto$opt_dff.cc:217:make_patterns_logic$2014
  wire $auto$opt_dff.cc:217:make_patterns_logic$2016
  wire $auto$opt_dff.cc:217:make_patterns_logic$2018
  wire $auto$opt_dff.cc:217:make_patterns_logic$2046
  wire $auto$opt_dff.cc:217:make_patterns_logic$2048
  wire $auto$opt_dff.cc:217:make_patterns_logic$2050
  wire $auto$opt_dff.cc:217:make_patterns_logic$2052
  wire $auto$opt_dff.cc:242:make_patterns_logic$2020
  wire $auto$opt_dff.cc:242:make_patterns_logic$2040
  wire $auto$opt_dff.cc:242:make_patterns_logic$2043
  wire $auto$opt_dff.cc:242:make_patterns_logic$2054
  attribute \src "uart.v:100.18-100.34"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1679
  attribute \src "uart.v:140.25-140.46"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1680
  attribute \src "uart.v:194.26-194.47"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1681
  attribute \src "uart.v:92.19-92.37"
  attribute \unused_bits "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1682
  attribute \src "uart.v:95.18-95.34"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1683
  attribute \src "uart.v:97.19-97.37"
  attribute \unused_bits "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1684
  attribute \src "uart.v:117.8-117.21"
  wire $logic_not$uart.v:117$110_Y
  attribute \src "uart.v:192.8-192.21"
  wire $logic_not$uart.v:192$120_Y
  attribute \src "uart.v:93.6-93.21"
  wire $logic_not$uart.v:93$104_Y
  attribute \src "uart.v:98.6-98.21"
  wire $logic_not$uart.v:98$107_Y
  wire $procmux$1102_CMP
  wire $procmux$1106_CMP
  wire $procmux$1189_CMP
  wire $procmux$1247_CMP
  wire $procmux$1268_CMP
  wire $procmux$1278_CMP
  wire $procmux$1322_CMP
  wire $procmux$1395_CMP
  wire $procmux$1423_CMP
  wire $procmux$1429_CMP
  wire $procmux$1431_CMP
  attribute \src "uart.v:141.18-141.66"
  wire $reduce_bool$uart.v:141$114_Y
  attribute \src "uart.v:155.17-155.58"
  wire $reduce_bool$uart.v:155$118_Y
  attribute \src "uart.v:211.15-211.56"
  wire $reduce_bool$uart.v:211$123_Y
  attribute \src "uart.v:141.18-141.66"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $ternary$uart.v:141$115_Y
  attribute \src "uart.v:149.18-149.45"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $ternary$uart.v:149$117_Y
  attribute \src "uart.v:155.17-155.58"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $ternary$uart.v:155$119_Y
  attribute \src "uart.v:211.15-211.56"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $ternary$uart.v:211$124_Y
  attribute \src "uart.v:25.11-25.14"
  wire input 1 \clk
  attribute \src "uart.v:33.12-33.24"
  wire output 9 \is_receiving
  attribute \src "uart.v:34.12-34.27"
  wire output 10 \is_transmitting
  attribute \src "uart.v:31.12-31.20"
  wire output 7 \received
  attribute \src "uart.v:35.12-35.22"
  wire output 11 \recv_error
  attribute \init 3'000
  attribute \src "uart.v:62.11-62.21"
  wire width 3 \recv_state
  attribute \src "uart.v:26.11-26.14"
  wire input 2 \rst
  attribute \src "uart.v:27.11-27.13"
  wire input 3 \rx
  attribute \src "uart.v:64.11-64.28"
  wire width 4 \rx_bits_remaining
  attribute \src "uart.v:32.18-32.25"
  wire width 8 output 8 \rx_byte
  attribute \init 11'01010001110
  attribute \src "uart.v:59.12-59.26"
  wire width 11 \rx_clk_divider
  attribute \src "uart.v:63.11-63.23"
  wire width 6 \rx_countdown
  attribute \src "uart.v:65.11-65.18"
  wire width 8 \rx_data
  attribute \src "uart.v:29.11-29.19"
  wire input 5 \transmit
  attribute \src "uart.v:28.12-28.14"
  wire output 4 \tx
  attribute \src "uart.v:70.11-70.28"
  wire width 4 \tx_bits_remaining
  attribute \src "uart.v:30.17-30.24"
  wire width 8 input 6 \tx_byte
  attribute \init 11'01010001110
  attribute \src "uart.v:60.12-60.26"
  wire width 11 \tx_clk_divider
  attribute \src "uart.v:69.11-69.23"
  wire width 6 \tx_countdown
  attribute \src "uart.v:71.11-71.18"
  wire width 8 \tx_data
  attribute \init 1'1
  attribute \src "uart.v:67.5-67.11"
  wire \tx_out
  attribute \init 2'00
  attribute \src "uart.v:68.11-68.19"
  wire width 2 \tx_state
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1189_CMP \transmit }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2012
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1106_CMP $logic_not$uart.v:192$120_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2014
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1106_CMP $procmux$1102_CMP $logic_not$uart.v:192$120_Y }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2016
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$2019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1189_CMP $procmux$1106_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2018
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1322_CMP $logic_not$uart.v:117$110_Y \rx }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2046
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1278_CMP $logic_not$uart.v:117$110_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2048
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$2051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1322_CMP $logic_not$uart.v:117$110_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2050
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$2053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1322_CMP $procmux$1278_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$2052
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$2021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$2018 $auto$opt_dff.cc:217:make_patterns_logic$2016 $auto$opt_dff.cc:217:make_patterns_logic$2014 $auto$opt_dff.cc:217:make_patterns_logic$2012 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$2020
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$2041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$2018 $auto$opt_dff.cc:217:make_patterns_logic$2014 $auto$opt_dff.cc:217:make_patterns_logic$2012 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$2040
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$2044
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1278_CMP $logic_not$uart.v:117$110_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$2043
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$2055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$2052 $auto$opt_dff.cc:217:make_patterns_logic$2050 $auto$opt_dff.cc:217:make_patterns_logic$2048 $auto$opt_dff.cc:217:make_patterns_logic$2046 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$2054
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dffe $auto$opt_dff.cc:764:run$2022
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\tx_data[7:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2020
    connect \Q \tx_data
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dffe $auto$opt_dff.cc:764:run$2033
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\tx_bits_remaining[3:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2020
    connect \Q \tx_bits_remaining
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dffe $auto$opt_dff.cc:764:run$2042
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\tx_out[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2040
    connect \Q \tx_out
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dffe $auto$opt_dff.cc:764:run$2045
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D { \rx \rx_data [7:1] }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2043
    connect \Q \rx_data
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dffe $auto$opt_dff.cc:764:run$2056
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $0\rx_bits_remaining[3:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$2054
    connect \Q \rx_bits_remaining
  end
  attribute \src "uart.v:73.19-73.44"
  cell $eq $eq$uart.v:73$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \recv_state
    connect \B 3'110
    connect \Y \received
  end
  attribute \src "uart.v:74.21-74.43"
  cell $eq $eq$uart.v:74$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \recv_state
    connect \B 3'101
    connect \Y \recv_error
  end
  attribute \src "uart.v:117.8-117.21"
  cell $logic_not $logic_not$uart.v:117$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $1\rx_countdown[5:0]
    connect \Y $logic_not$uart.v:117$110_Y
  end
  attribute \src "uart.v:192.8-192.21"
  cell $logic_not $logic_not$uart.v:192$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $1\tx_countdown[5:0]
    connect \Y $logic_not$uart.v:192$120_Y
  end
  attribute \src "uart.v:93.6-93.21"
  cell $logic_not $logic_not$uart.v:93$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$1682 [10:0]
    connect \Y $logic_not$uart.v:93$104_Y
  end
  attribute \src "uart.v:98.6-98.21"
  cell $logic_not $logic_not$uart.v:98$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$1684 [10:0]
    connect \Y $logic_not$uart.v:98$107_Y
  end
  attribute \src "uart.v:75.23-75.44"
  cell $reduce_bool $ne$uart.v:75$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \recv_state
    connect \Y \is_receiving
  end
  attribute \src "uart.v:79.26-79.45"
  cell $reduce_bool $ne$uart.v:79$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tx_state
    connect \Y \is_transmitting
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dff $procdff$1618
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 11
    connect \CLK \clk
    connect \D $0\rx_clk_divider[10:0]
    connect \Q \rx_clk_divider
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dff $procdff$1619
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 11
    connect \CLK \clk
    connect \D $0\tx_clk_divider[10:0]
    connect \Q \tx_clk_divider
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dff $procdff$1620
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\recv_state[2:0]
    connect \Q \recv_state
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dff $procdff$1621
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D $0\rx_countdown[5:0]
    connect \Q \rx_countdown
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dff $procdff$1625
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $0\tx_state[1:0]
    connect \Q \tx_state
  end
  attribute \src "uart.v:81.1-214.4"
  cell $dff $procdff$1626
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D $0\tx_countdown[5:0]
    connect \Q \tx_countdown
  end
  attribute \full_case 1
  attribute \src "uart.v:193.9-193.26|uart.v:193.5-204.8"
  cell $mux $procmux$1101
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S $procmux$1102_CMP
    connect \Y $5\tx_state[1:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $eq $procmux$1106_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\tx_state[1:0]
    connect \B 1'1
    connect \Y $procmux$1106_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:193.9-193.26|uart.v:193.5-204.8"
  cell $mux $procmux$1111
    parameter \WIDTH 4
    connect \A 4'1000
    connect \B 4'0100
    connect \S $procmux$1102_CMP
    connect \Y $5\tx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:193.9-193.26|uart.v:193.5-204.8"
  cell $mux $procmux$1121
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B { 1'0 \tx_data [7:1] }
    connect \S $procmux$1102_CMP
    connect \Y $4\tx_data[7:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:193.9-193.26|uart.v:193.5-204.8"
  cell $mux $procmux$1131
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \tx_data [0]
    connect \S $procmux$1102_CMP
    connect \Y $4\tx_out[0:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:193.9-193.26|uart.v:193.5-204.8"
  cell $mux $procmux$1141
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B $auto$wreduce.cc:454:run$1681 [3:0]
    connect \S $procmux$1102_CMP
    connect \Y $4\tx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:192.8-192.21|uart.v:192.4-205.7"
  cell $mux $procmux$1150
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B $4\tx_data[7:0]
    connect \S $logic_not$uart.v:192$120_Y
    connect \Y $3\tx_data[7:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:192.8-192.21|uart.v:192.4-205.7"
  cell $mux $procmux$1157
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B $4\tx_bits_remaining[3:0]
    connect \S $logic_not$uart.v:192$120_Y
    connect \Y $3\tx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:192.8-192.21|uart.v:192.4-205.7"
  cell $mux $procmux$1164
    parameter \WIDTH 6
    connect \A $1\tx_countdown[5:0]
    connect \B { 2'00 $5\tx_countdown[5:0] }
    connect \S $logic_not$uart.v:192$120_Y
    connect \Y $4\tx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:192.8-192.21|uart.v:192.4-205.7"
  cell $mux $procmux$1171
    parameter \WIDTH 2
    connect \A $1\tx_state[1:0]
    connect \B $5\tx_state[1:0]
    connect \S $logic_not$uart.v:192$120_Y
    connect \Y $4\tx_state[1:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:192.8-192.21|uart.v:192.4-205.7"
  cell $mux $procmux$1178
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $4\tx_out[0:0]
    connect \S $logic_not$uart.v:192$120_Y
    connect \Y $3\tx_out[0:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:177.8-177.16|uart.v:177.4-189.7"
  cell $mux $procmux$1186
    parameter \WIDTH 2
    connect \A $1\tx_state[1:0]
    connect \B 2'01
    connect \S \transmit
    connect \Y $3\tx_state[1:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $logic_not $procmux$1189_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\tx_state[1:0]
    connect \Y $procmux$1189_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:177.8-177.16|uart.v:177.4-189.7"
  cell $mux $procmux$1194
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B 4'1000
    connect \S \transmit
    connect \Y $2\tx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:177.8-177.16|uart.v:177.4-189.7"
  cell $mux $procmux$1202
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \transmit
    connect \Y $2\tx_out[0:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:177.8-177.16|uart.v:177.4-189.7"
  cell $mux $procmux$1210
    parameter \WIDTH 6
    connect \A $1\tx_countdown[5:0]
    connect \B 6'000100
    connect \S \transmit
    connect \Y $3\tx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:177.8-177.16|uart.v:177.4-189.7"
  cell $mux $procmux$1218
    parameter \WIDTH 11
    connect \A $1\tx_clk_divider[10:0]
    connect \B 11'01010001110
    connect \S \transmit
    connect \Y $3\tx_clk_divider[10:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:177.8-177.16|uart.v:177.4-189.7"
  cell $mux $procmux$1226
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B \tx_byte
    connect \S \transmit
    connect \Y $2\tx_data[7:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $pmux $procmux$1232
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B { $2\tx_data[7:0] $3\tx_data[7:0] }
    connect \S { $procmux$1189_CMP $procmux$1106_CMP }
    connect \Y $0\tx_data[7:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $pmux $procmux$1237
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B { $2\tx_bits_remaining[3:0] $3\tx_bits_remaining[3:0] }
    connect \S { $procmux$1189_CMP $procmux$1106_CMP }
    connect \Y $0\tx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $pmux $procmux$1242
    parameter \S_WIDTH 2
    parameter \WIDTH 6
    connect \A $1\tx_countdown[5:0]
    connect \B { $3\tx_countdown[5:0] $4\tx_countdown[5:0] }
    connect \S { $procmux$1189_CMP $procmux$1106_CMP }
    connect \Y $0\tx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $pmux $procmux$1246
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A $1\tx_state[1:0]
    connect \B { $3\tx_state[1:0] $4\tx_state[1:0] $ternary$uart.v:211$124_Y [1:0] }
    connect \S { $procmux$1189_CMP $procmux$1106_CMP $procmux$1247_CMP }
    connect \Y $0\tx_state[1:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $eq $procmux$1247_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\tx_state[1:0]
    connect \B 2'10
    connect \Y $procmux$1247_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $pmux $procmux$1252
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $2\tx_out[0:0] $3\tx_out[0:0] }
    connect \S { $procmux$1189_CMP $procmux$1106_CMP }
    connect \Y $0\tx_out[0:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:175.2-213.9"
  cell $mux $procmux$1258
    parameter \WIDTH 11
    connect \A $1\tx_clk_divider[10:0]
    connect \B $3\tx_clk_divider[10:0]
    connect \S $procmux$1189_CMP
    connect \Y $0\tx_clk_divider[10:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:145.8-145.21|uart.v:145.4-150.7"
  cell $mux $procmux$1265
    parameter \WIDTH 3
    connect \A $1\recv_state[2:0]
    connect \B { 1'1 $ternary$uart.v:149$117_Y [1:0] }
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $7\recv_state[2:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $eq $procmux$1268_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \B 2'11
    connect \Y $procmux$1268_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:134.8-134.21|uart.v:134.4-142.7"
  cell $mux $procmux$1275
    parameter \WIDTH 3
    connect \A $1\recv_state[2:0]
    connect \B { 2'01 $ternary$uart.v:141$115_Y [0] }
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $6\recv_state[2:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $eq $procmux$1278_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \B 2'10
    connect \Y $procmux$1278_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:134.8-134.21|uart.v:134.4-142.7"
  cell $mux $procmux$1285
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B $auto$wreduce.cc:454:run$1680 [3:0]
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $4\rx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:134.8-134.21|uart.v:134.4-142.7"
  cell $mux $procmux$1295
    parameter \WIDTH 6
    connect \A $1\rx_countdown[5:0]
    connect \B 6'000100
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $6\rx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:119.9-119.12|uart.v:119.5-130.8"
  cell $mux $procmux$1317
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'101
    connect \S \rx
    connect \Y $5\recv_state[2:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $eq $procmux$1322_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \B 1'1
    connect \Y $procmux$1322_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:119.9-119.12|uart.v:119.5-130.8"
  cell $mux $procmux$1331
    parameter \WIDTH 4
    connect \A 4'1000
    connect \B 4'xxxx
    connect \S \rx
    connect \Y $3\rx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:119.9-119.12|uart.v:119.5-130.8"
  cell $mux $procmux$1345
    parameter \WIDTH 6
    connect \A 6'000100
    connect \B $1\rx_countdown[5:0]
    connect \S \rx
    connect \Y $5\rx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:117.8-117.21|uart.v:117.4-131.7"
  cell $mux $procmux$1358
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B $3\rx_bits_remaining[3:0]
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $2\rx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:117.8-117.21|uart.v:117.4-131.7"
  cell $mux $procmux$1369
    parameter \WIDTH 6
    connect \A $1\rx_countdown[5:0]
    connect \B $5\rx_countdown[5:0]
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $4\rx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:117.8-117.21|uart.v:117.4-131.7"
  cell $mux $procmux$1380
    parameter \WIDTH 3
    connect \A $1\recv_state[2:0]
    connect \B $5\recv_state[2:0]
    connect \S $logic_not$uart.v:117$110_Y
    connect \Y $4\recv_state[2:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:108.8-108.11|uart.v:108.4-114.7"
  cell $mux $procmux$1392
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $1\recv_state[2:0]
    connect \S \rx
    connect \Y $3\recv_state[2:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $logic_not $procmux$1395_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \Y $procmux$1395_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:108.8-108.11|uart.v:108.4-114.7"
  cell $mux $procmux$1404
    parameter \WIDTH 6
    connect \A 6'000010
    connect \B $1\rx_countdown[5:0]
    connect \S \rx
    connect \Y $3\rx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:108.8-108.11|uart.v:108.4-114.7"
  cell $mux $procmux$1416
    parameter \WIDTH 11
    connect \A 11'01010001110
    connect \B $1\rx_clk_divider[10:0]
    connect \S \rx
    connect \Y $3\rx_clk_divider[10:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $pmux $procmux$1422
    parameter \S_WIDTH 4
    parameter \WIDTH 6
    connect \A $1\rx_countdown[5:0]
    connect \B { $3\rx_countdown[5:0] $4\rx_countdown[5:0] $6\rx_countdown[5:0] 6'001000 }
    connect \S { $procmux$1395_CMP $procmux$1322_CMP $procmux$1278_CMP $procmux$1423_CMP }
    connect \Y $0\rx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $eq $procmux$1423_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \B 3'101
    connect \Y $procmux$1423_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $pmux $procmux$1428
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $1\recv_state[2:0]
    connect \B { $3\recv_state[2:0] $4\recv_state[2:0] $6\recv_state[2:0] $7\recv_state[2:0] $ternary$uart.v:155$119_Y [2:0] 6'100000 }
    connect \S { $procmux$1395_CMP $procmux$1322_CMP $procmux$1278_CMP $procmux$1268_CMP $procmux$1431_CMP $procmux$1423_CMP $procmux$1429_CMP }
    connect \Y $0\recv_state[2:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $eq $procmux$1429_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \B 3'110
    connect \Y $procmux$1429_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $eq $procmux$1431_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $1\recv_state[2:0]
    connect \B 3'100
    connect \Y $procmux$1431_CMP
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $mux $procmux$1443
    parameter \WIDTH 11
    connect \A $1\rx_clk_divider[10:0]
    connect \B $3\rx_clk_divider[10:0]
    connect \S $procmux$1395_CMP
    connect \Y $0\rx_clk_divider[10:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:0.0-0.0|uart.v:104.2-172.9"
  cell $pmux $procmux$1457
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B { $2\rx_bits_remaining[3:0] $4\rx_bits_remaining[3:0] }
    connect \S { $procmux$1322_CMP $procmux$1278_CMP }
    connect \Y $0\rx_bits_remaining[3:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:98.6-98.21|uart.v:98.2-101.5"
  cell $mux $procmux$1461
    parameter \WIDTH 6
    connect \A \tx_countdown
    connect \B $auto$wreduce.cc:454:run$1679 [5:0]
    connect \S $logic_not$uart.v:98$107_Y
    connect \Y $1\tx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:98.6-98.21|uart.v:98.2-101.5"
  cell $mux $procmux$1464
    parameter \WIDTH 11
    connect \A $auto$wreduce.cc:454:run$1684 [10:0]
    connect \B 11'01010001110
    connect \S $logic_not$uart.v:98$107_Y
    connect \Y $1\tx_clk_divider[10:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:93.6-93.21|uart.v:93.2-96.5"
  cell $mux $procmux$1467
    parameter \WIDTH 6
    connect \A \rx_countdown
    connect \B $auto$wreduce.cc:454:run$1683 [5:0]
    connect \S $logic_not$uart.v:93$104_Y
    connect \Y $1\rx_countdown[5:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:93.6-93.21|uart.v:93.2-96.5"
  cell $mux $procmux$1470
    parameter \WIDTH 11
    connect \A $auto$wreduce.cc:454:run$1682 [10:0]
    connect \B 11'01010001110
    connect \S $logic_not$uart.v:93$104_Y
    connect \Y $1\rx_clk_divider[10:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:82.6-82.9|uart.v:82.2-85.5"
  cell $mux $procmux$1473
    parameter \WIDTH 2
    connect \A \tx_state
    connect \B 2'00
    connect \S \rst
    connect \Y $1\tx_state[1:0]
  end
  attribute \full_case 1
  attribute \src "uart.v:82.6-82.9|uart.v:82.2-85.5"
  cell $mux $procmux$1476
    parameter \WIDTH 3
    connect \A \recv_state
    connect \B 3'000
    connect \S \rst
    connect \Y $1\recv_state[2:0]
  end
  attribute \src "uart.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$uart.v:0$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tx_bits_remaining
    connect \Y $procmux$1102_CMP
  end
  attribute \src "uart.v:141.18-141.66"
  cell $reduce_bool $reduce_bool$uart.v:141$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$1680 [3:0]
    connect \Y $reduce_bool$uart.v:141$114_Y
  end
  attribute \src "uart.v:155.17-155.58"
  cell $reduce_bool $reduce_bool$uart.v:155$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $1\rx_countdown[5:0]
    connect \Y $reduce_bool$uart.v:155$118_Y
  end
  attribute \src "uart.v:211.15-211.56"
  cell $reduce_bool $reduce_bool$uart.v:211$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $1\tx_countdown[5:0]
    connect \Y $reduce_bool$uart.v:211$123_Y
  end
  attribute \src "uart.v:100.18-100.34"
  cell $sub $sub$uart.v:100$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \tx_countdown
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$1679 [5:0]
  end
  attribute \src "uart.v:140.25-140.46"
  cell $sub $sub$uart.v:140$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \rx_bits_remaining
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$1680 [3:0]
  end
  attribute \src "uart.v:194.26-194.47"
  cell $sub $sub$uart.v:194$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \tx_bits_remaining
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$1681 [3:0]
  end
  attribute \src "uart.v:92.19-92.37"
  cell $sub $sub$uart.v:92$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \rx_clk_divider
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$1682 [10:0]
  end
  attribute \src "uart.v:95.18-95.34"
  cell $sub $sub$uart.v:95$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \rx_countdown
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$1683 [5:0]
  end
  attribute \src "uart.v:97.19-97.37"
  cell $sub $sub$uart.v:97$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \tx_clk_divider
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$1684 [10:0]
  end
  attribute \src "uart.v:141.18-141.66"
  cell $mux $ternary$uart.v:141$115
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $reduce_bool$uart.v:141$114_Y
    connect \Y $ternary$uart.v:141$115_Y [0]
  end
  attribute \src "uart.v:149.18-149.45"
  cell $mux $ternary$uart.v:149$117
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'10
    connect \S \rx
    connect \Y $ternary$uart.v:149$117_Y [1:0]
  end
  attribute \src "uart.v:155.17-155.58"
  cell $mux $ternary$uart.v:155$119
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'100
    connect \S $reduce_bool$uart.v:155$118_Y
    connect \Y $ternary$uart.v:155$119_Y [2:0]
  end
  attribute \src "uart.v:211.15-211.56"
  cell $mux $ternary$uart.v:211$124
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $reduce_bool$uart.v:211$123_Y
    connect \Y $ternary$uart.v:211$124_Y [1:0]
  end
  connect $ternary$uart.v:141$115_Y [2:1] 2'01
  connect $ternary$uart.v:149$117_Y [2] 1'1
  connect \rx_byte \rx_data
  connect \tx \tx_out
end
attribute \hdlname "\\video_signal_generator_640x480"
attribute \src "video_signal_generator_640x480.v:5.1-201.10"
module \video_signal_generator_640x480
  wire width 10 $add$video_signal_generator_640x480.v:115$167_Y
  wire width 10 $add$video_signal_generator_640x480.v:118$168_Y
  attribute \src "video_signal_generator_640x480.v:78.21-78.61"
  wire $and$video_signal_generator_640x480.v:78$139_Y
  attribute \src "video_signal_generator_640x480.v:79.21-79.61"
  wire $and$video_signal_generator_640x480.v:79$143_Y
  wire $auto$opt_dff.cc:276:combine_resets$2057
  wire $auto$opt_dff.cc:276:combine_resets$2061
  attribute \src "video_signal_generator_640x480.v:82.44-82.60"
  attribute \unused_bits "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$1687
  attribute \src "video_signal_generator_640x480.v:112.21-112.36"
  wire $eq$video_signal_generator_640x480.v:112$166_Y
  attribute \src "video_signal_generator_640x480.v:120.21-120.38"
  wire $eq$video_signal_generator_640x480.v:120$169_Y
  attribute \src "video_signal_generator_640x480.v:92.28-92.49"
  wire $eq$video_signal_generator_640x480.v:92$158_Y
  attribute \src "video_signal_generator_640x480.v:95.26-95.47"
  wire $eq$video_signal_generator_640x480.v:95$161_Y
  attribute \src "video_signal_generator_640x480.v:78.22-78.39"
  wire $ge$video_signal_generator_640x480.v:78$137_Y
  attribute \src "video_signal_generator_640x480.v:79.22-79.39"
  wire $ge$video_signal_generator_640x480.v:79$141_Y
  attribute \src "video_signal_generator_640x480.v:83.19-83.36"
  wire $ge$video_signal_generator_640x480.v:83$148_Y
  attribute \src "video_signal_generator_640x480.v:86.48-86.68"
  wire $gt$video_signal_generator_640x480.v:86$152_Y
  attribute \src "video_signal_generator_640x480.v:78.44-78.60"
  wire $lt$video_signal_generator_640x480.v:78$138_Y
  attribute \src "video_signal_generator_640x480.v:79.44-79.60"
  wire $lt$video_signal_generator_640x480.v:79$142_Y
  attribute \src "video_signal_generator_640x480.v:82.19-82.35"
  wire $lt$video_signal_generator_640x480.v:82$145_Y
  attribute \src "video_signal_generator_640x480.v:74.15-74.22"
  wire width 10 \h_count
  attribute \src "video_signal_generator_640x480.v:6.20-6.25"
  wire input 1 \i_clk
  attribute \src "video_signal_generator_640x480.v:7.20-7.29"
  wire input 2 \i_pix_stb
  attribute \src "video_signal_generator_640x480.v:8.20-8.25"
  wire input 3 \i_rst
  attribute \src "video_signal_generator_640x480.v:14.21-14.29"
  wire output 7 \o_active
  attribute \src "video_signal_generator_640x480.v:16.21-16.30"
  wire output 9 \o_animate
  attribute \src "video_signal_generator_640x480.v:13.21-13.31"
  wire output 6 \o_blanking
  attribute \src "video_signal_generator_640x480.v:20.34-20.54"
  wire width 10 output 12 signed \o_clks_before_active
  attribute \src "video_signal_generator_640x480.v:10.21-10.25"
  wire output 4 \o_hs
  attribute \src "video_signal_generator_640x480.v:15.21-15.32"
  wire output 8 \o_screenend
  attribute \src "video_signal_generator_640x480.v:11.21-11.25"
  wire output 5 \o_vs
  attribute \src "video_signal_generator_640x480.v:17.27-17.30"
  wire width 10 output 10 \o_x
  attribute \src "video_signal_generator_640x480.v:18.27-18.30"
  wire width 10 output 11 \o_y
  attribute \src "video_signal_generator_640x480.v:75.15-75.22"
  wire width 10 \v_count
  attribute \src "video_signal_generator_640x480.v:115.32-115.43"
  cell $add $add$video_signal_generator_640x480.v:115$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \v_count
    connect \B 1'1
    connect \Y $add$video_signal_generator_640x480.v:115$167_Y
  end
  attribute \src "video_signal_generator_640x480.v:118.32-118.43"
  cell $add $add$video_signal_generator_640x480.v:118$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \h_count
    connect \B 1'1
    connect \Y $add$video_signal_generator_640x480.v:118$168_Y
  end
  attribute \src "video_signal_generator_640x480.v:78.21-78.61"
  cell $and $and$video_signal_generator_640x480.v:78$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$video_signal_generator_640x480.v:78$137_Y
    connect \B $lt$video_signal_generator_640x480.v:78$138_Y
    connect \Y $and$video_signal_generator_640x480.v:78$139_Y
  end
  attribute \src "video_signal_generator_640x480.v:79.21-79.61"
  cell $and $and$video_signal_generator_640x480.v:79$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$video_signal_generator_640x480.v:79$141_Y
    connect \B $lt$video_signal_generator_640x480.v:79$142_Y
    connect \Y $and$video_signal_generator_640x480.v:79$143_Y
  end
  attribute \src "video_signal_generator_640x480.v:92.27-92.70"
  cell $and $and$video_signal_generator_640x480.v:92$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$video_signal_generator_640x480.v:92$158_Y
    connect \B $eq$video_signal_generator_640x480.v:112$166_Y
    connect \Y \o_screenend
  end
  attribute \src "video_signal_generator_640x480.v:95.25-95.68"
  cell $and $and$video_signal_generator_640x480.v:95$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$video_signal_generator_640x480.v:95$161_Y
    connect \B $eq$video_signal_generator_640x480.v:112$166_Y
    connect \Y \o_animate
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$video_signal_generator_640x480.v:120$169_Y \i_rst }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2057
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$2062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$video_signal_generator_640x480.v:112$166_Y \i_rst }
    connect \Y $auto$opt_dff.cc:276:combine_resets$2061
  end
  attribute \src "video_signal_generator_640x480.v:103.5-125.8"
  cell $sdff $auto$opt_dff.cc:702:run$2063
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 10'0000000000
    parameter \WIDTH 10
    connect \CLK \i_pix_stb
    connect \D $add$video_signal_generator_640x480.v:118$168_Y
    connect \Q \h_count
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2061
  end
  attribute \src "video_signal_generator_640x480.v:103.5-125.8"
  cell $sdffe $auto$opt_dff.cc:764:run$2060
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 10'0000000000
    parameter \WIDTH 10
    connect \CLK \i_pix_stb
    connect \D $add$video_signal_generator_640x480.v:115$167_Y
    connect \EN $eq$video_signal_generator_640x480.v:112$166_Y
    connect \Q \v_count
    connect \SRST $auto$opt_dff.cc:276:combine_resets$2057
  end
  attribute \src "video_signal_generator_640x480.v:112.21-112.36"
  cell $eq $eq$video_signal_generator_640x480.v:112$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \h_count
    connect \B 10'1100100000
    connect \Y $eq$video_signal_generator_640x480.v:112$166_Y
  end
  attribute \src "video_signal_generator_640x480.v:120.21-120.38"
  cell $eq $eq$video_signal_generator_640x480.v:120$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 10'1000001101
    connect \Y $eq$video_signal_generator_640x480.v:120$169_Y
  end
  attribute \src "video_signal_generator_640x480.v:92.28-92.49"
  cell $eq $eq$video_signal_generator_640x480.v:92$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 10'1000001100
    connect \Y $eq$video_signal_generator_640x480.v:92$158_Y
  end
  attribute \src "video_signal_generator_640x480.v:95.26-95.47"
  cell $eq $eq$video_signal_generator_640x480.v:95$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 9'111011111
    connect \Y $eq$video_signal_generator_640x480.v:95$161_Y
  end
  attribute \src "video_signal_generator_640x480.v:78.22-78.39"
  cell $ge $ge$video_signal_generator_640x480.v:78$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \h_count
    connect \B 5'10000
    connect \Y $ge$video_signal_generator_640x480.v:78$137_Y
  end
  attribute \src "video_signal_generator_640x480.v:79.22-79.39"
  cell $ge $ge$video_signal_generator_640x480.v:79$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 9'111101010
    connect \Y $ge$video_signal_generator_640x480.v:79$141_Y
  end
  attribute \src "video_signal_generator_640x480.v:83.19-83.36"
  cell $ge $ge$video_signal_generator_640x480.v:83$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 9'111100000
    connect \Y $ge$video_signal_generator_640x480.v:83$148_Y
  end
  attribute \src "video_signal_generator_640x480.v:86.48-86.68"
  cell $gt $gt$video_signal_generator_640x480.v:86$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 9'111011111
    connect \Y $gt$video_signal_generator_640x480.v:86$152_Y
  end
  attribute \src "video_signal_generator_640x480.v:78.44-78.60"
  cell $lt $lt$video_signal_generator_640x480.v:78$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \h_count
    connect \B 7'1110000
    connect \Y $lt$video_signal_generator_640x480.v:78$138_Y
  end
  attribute \src "video_signal_generator_640x480.v:79.44-79.60"
  cell $lt $lt$video_signal_generator_640x480.v:79$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \v_count
    connect \B 9'111101100
    connect \Y $lt$video_signal_generator_640x480.v:79$142_Y
  end
  attribute \src "video_signal_generator_640x480.v:82.19-82.35"
  cell $lt $lt$video_signal_generator_640x480.v:82$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \h_count
    connect \B 8'10100000
    connect \Y $lt$video_signal_generator_640x480.v:82$145_Y
  end
  attribute \src "video_signal_generator_640x480.v:78.19-78.62"
  cell $not $not$video_signal_generator_640x480.v:78$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$video_signal_generator_640x480.v:78$139_Y
    connect \Y \o_hs
  end
  attribute \src "video_signal_generator_640x480.v:79.19-79.62"
  cell $not $not$video_signal_generator_640x480.v:79$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$video_signal_generator_640x480.v:79$143_Y
    connect \Y \o_vs
  end
  attribute \src "video_signal_generator_640x480.v:89.23-89.69"
  cell $not $not$video_signal_generator_640x480.v:89$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_blanking
    connect \Y \o_active
  end
  attribute \src "video_signal_generator_640x480.v:86.26-86.69"
  cell $or $or$video_signal_generator_640x480.v:86$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$video_signal_generator_640x480.v:82$145_Y
    connect \B $gt$video_signal_generator_640x480.v:86$152_Y
    connect \Y \o_blanking
  end
  attribute \src "video_signal_generator_640x480.v:100.35-100.51"
  cell $sub $sub$video_signal_generator_640x480.v:100$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 10
    connect \A 8'10100000
    connect \B \h_count
    connect \Y \o_clks_before_active
  end
  attribute \src "video_signal_generator_640x480.v:82.44-82.60"
  cell $sub $sub$video_signal_generator_640x480.v:82$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 10
    connect \A \h_count
    connect \B 8'10100000
    connect \Y $auto$wreduce.cc:454:run$1687 [9:0]
  end
  attribute \src "video_signal_generator_640x480.v:82.18-82.61"
  cell $mux $ternary$video_signal_generator_640x480.v:82$147
    parameter \WIDTH 10
    connect \A $auto$wreduce.cc:454:run$1687 [9:0]
    connect \B 10'0000000000
    connect \S $lt$video_signal_generator_640x480.v:82$145_Y
    connect \Y \o_x
  end
  attribute \src "video_signal_generator_640x480.v:83.18-83.64"
  cell $mux $ternary$video_signal_generator_640x480.v:83$150
    parameter \WIDTH 10
    connect \A \v_count
    connect \B 10'0111011111
    connect \S $ge$video_signal_generator_640x480.v:83$148_Y
    connect \Y \o_y
  end
  connect $auto$wreduce.cc:454:run$1687 [30:10] { $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] $auto$wreduce.cc:454:run$1687 [31] }
end
