# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do run
# Cannot open macro file: run
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# ** Error: Cannot open macro file: SynchUpCounter_wave.do
# Error in macro ./runlab.do line 18
# Cannot open macro file: SynchUpCounter_wave.do
#     while executing
# "do SynchUpCounter_wave.do"
add wave -position end  sim:/SynchUpCounter_testbench/clk
add wave -position end  sim:/SynchUpCounter_testbench/KEY
add wave -position end  sim:/SynchUpCounter_testbench/LEDR
add wave -position 1  sim:/SynchUpCounter_testbench/KEY[3]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab1/SynchUpCounter_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 75
# Simulation Breakpoint: Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 75
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 75
# Simulation Breakpoint: Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 75
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 80
# Simulation Breakpoint: Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 80
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 80
# Simulation Breakpoint: Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 80
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# ** Error: ./SynchUpCounter.sv(24): near "assign": syntax error, unexpected assign, expecting ';' or ','
# ** Error: ./SynchUpCounter.sv(25): near "[": syntax error, unexpected '['
# -- Compiling module SynchUpCounter_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SynchUpCounter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 81
# Simulation Breakpoint: Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 81
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SynchUpCounter
# -- Compiling module SynchUpCounter_testbench
# 
# Top level modules:
# 	SynchUpCounter_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps SynchUpCounter_testbench 
# Loading sv_std.std
# Loading work.SynchUpCounter_testbench
# Loading work.SynchUpCounter
# Loading work.clock_divider
# Loading work.DFlipFlop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 81
# Simulation Breakpoint: Break in Module SynchUpCounter_testbench at ./SynchUpCounter.sv line 81
# MACRO ./runlab.do PAUSED at line 26
