
---------- Begin Simulation Statistics ----------
final_tick                               1067140196000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864156                       # Number of bytes of host memory used
host_op_rate                                   204500                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7741.88                       # Real time elapsed on the host
host_tick_rate                               50820683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000004                       # Number of instructions simulated
sim_ops                                    1583217002                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.393448                       # Number of seconds simulated
sim_ticks                                393447656750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11152926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22306768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.990949                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      41681961                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     41685734                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       330226                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     41958913                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          271                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          263                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      41964092                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS          1017                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       119823138                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      119994711                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       329844                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39906810                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34034310                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3893498                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500162862                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    503031615                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    786220712                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.639810                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.896848                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    665781137     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     41274281      5.25%     89.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     11246583      1.43%     91.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      6942535      0.88%     92.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7785283      0.99%     93.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4246695      0.54%     93.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     10581740      1.35%     95.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4328148      0.55%     95.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34034310      4.33%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    786220712                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          452                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       294875639                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           152769328                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    127611957     25.37%     25.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        65012      0.01%     25.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            3      0.00%     25.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     52859919     10.51%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            9      0.00%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          294      0.00%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     62060378     12.34%     48.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     40624694      8.08%     56.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      9422690      1.87%     58.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      2023169      0.40%     58.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      1165748      0.23%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           16      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           16      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          137      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    152769328     30.37%     89.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     54428233     10.82%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    503031615                       # Class of committed instruction
system.switch_cpus_1.commit.refs            207197561                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       372314758                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           502868755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.573791                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.573791                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    705730627                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          397                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     40355075                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    510238235                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       16489720                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        21449066                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       333170                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     42889350                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          41964092                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        52513708                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           786430703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          342                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            519456118                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        667104                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.053329                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       127066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41682986                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.660134                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    786891942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.663880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.891384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      680313072     86.46%     86.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        9005995      1.14%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12972918      1.65%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11074227      1.41%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20267083      2.58%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        6922560      0.88%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10254326      1.30%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       11633666      1.48%     96.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       24448095      3.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    786891942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  3371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       395105                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       39996781                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              165562                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.703243                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          257183284                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         54466120                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     317097547                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    154099341                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       191475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     54879538                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    506896012                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    202717164                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       378935                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    553378705                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      3946326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     72115109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       333170                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     79167564                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5045645                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        55292                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         4103                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3441                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1329984                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       451299                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4103                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1253                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       393852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       528874948                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           503672870                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.702229                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       371391521                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.640076                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            503763057                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      636190491                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      89393530                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.635409                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.635409                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    128043377     23.12%     23.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        65524      0.01%     23.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            3      0.00%     23.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     52887995      9.55%     32.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            9      0.00%     32.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          338      0.00%     32.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     62099749     11.21%     43.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     40626727      7.34%     51.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      9422723      1.70%     52.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      2029270      0.37%     53.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      1165748      0.21%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           11      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           21      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           20      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          143      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    202936710     36.65%     90.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     54479266      9.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    553757641                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          99929797                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.180458                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult           32      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     39703954     39.73%     39.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     11236128     11.24%     50.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     28242273     28.26%     79.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      9917083      9.92%     89.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     10830327     10.84%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    131954599                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1050872371                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    131099333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133293412                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        506730440                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       553757641                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3861627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       349218                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11509153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    786891942                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.703728                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.257969                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    542475224     68.94%     68.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     97788837     12.43%     81.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     52451801      6.67%     88.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     25639118      3.26%     91.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     68536962      8.71%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    786891942                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.703725                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    521732832                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    943813867                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    372573537                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    377302580                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     10842850                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     10504318                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    154099341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     54879538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1348718540                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    166141544                       # number of misc regfile writes
system.switch_cpus_1.numCycles              786895313                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     485035481                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    696722407                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    123250889                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       30722134                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    101067547                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       251328                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2011989770                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    508217072                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    703631158                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        46748748                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     17337873                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       333170                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    224023659                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        6908649                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    542827613                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        28742                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          482                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       251948116                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    429401778                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1259111515                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1014521606                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      426353456                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     322405401                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12525525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2899734                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25051195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2899734                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            8555567                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3411198                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7741728                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2598275                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2598275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8555567                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33460610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33460610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    932162560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               932162560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11153842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11153842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11153842                       # Request fanout histogram
system.membus.reqLayer0.occupancy         39044737500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        59487518750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1067140196000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9753927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7138623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17432840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2771743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2771743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           150                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9753777                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37576560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37576865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1040188480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1040198400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12045943                       # Total snoops (count)
system.tol2bus.snoopTraffic                 218316672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24571613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.322622                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21671879     88.20%     88.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2899734     11.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24571613                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16253027500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18788280000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      1371828                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1371828                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      1371828                       # number of overall hits
system.l2.overall_hits::total                 1371828                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          150                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     11153692                       # number of demand (read+write) misses
system.l2.demand_misses::total               11153842                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          150                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     11153692                       # number of overall misses
system.l2.overall_misses::total              11153842                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     11711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 851659568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     851671279000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     11711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 851659568000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    851671279000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     12525520                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12525670                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     12525520                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12525670                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.890477                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890479                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.890477                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890479                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 78073.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 76356.740710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76356.763795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 78073.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 76356.740710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76356.763795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3411198                       # number of writebacks
system.l2.writebacks::total                   3411198                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     11153692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11153842                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     11153692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11153842                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     11411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 829352184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 829363595000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     11411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 829352184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 829363595000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.890477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.890477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890479                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76073.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74356.740710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74356.763795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76073.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74356.740710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74356.763795                       # average overall mshr miss latency
system.l2.replacements                       12045943                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3727425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3727425                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3727425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3727425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2006717                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2006717                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       173468                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                173468                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2598275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2598275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 198470865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  198470865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2771743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2771743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.937416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 76385.627195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76385.627195                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2598275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2598275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 193274315500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 193274315500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.937416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74385.627195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74385.627195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78073.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78073.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     11411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76073.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76073.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1198360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1198360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      8555417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8555417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 653188702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 653188702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9753777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9753777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.877139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.877139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 76347.967902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76347.967902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      8555417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8555417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 636077868500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 636077868500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.877139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.877139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74347.967902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74347.967902                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    23075280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12062327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.913004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     788.975936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    18.220178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.112015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 15576.691871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.950726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1397                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 412865063                       # Number of tag accesses
system.l2.tags.data_accesses                412865063                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    713836288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          713845888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    218316672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       218316672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     11153692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11153842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3411198                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3411198                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        24400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1814310686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1814335086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        24400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      554881109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            554881109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      554881109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        24400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1814310686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2369216194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3411198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  11152056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000886624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       211653                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       211653                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23193912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3205471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11153842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3411198                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11153842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3411198                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            712107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            707980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            702224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            697763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            699515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            692763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            687126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            684612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            682727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            686817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           701323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           688710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           691087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           699113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           706979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           711360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            216908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            215890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            214164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            212423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            213575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            210949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           217280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           207896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           210361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           215625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           216389                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 247514659750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                55761030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            456618522250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22194.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40944.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7738789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1390643                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11153842                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3411198                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3832174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3896183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2423196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1000625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 114457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 203231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 213126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 220115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 222851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 217665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 214901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 213743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5433942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.524752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.395672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.433831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3609225     66.42%     66.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       902748     16.61%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       256250      4.72%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       143943      2.65%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99980      1.84%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        73591      1.35%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70043      1.29%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        92315      1.70%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       185847      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5433942                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       211653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.690819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.434172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.047603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        211621     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        211653                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       211653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.459610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           196174     92.69%     92.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8038      3.80%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5966      2.82%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1181      0.56%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              256      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               36      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        211653                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              713741184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  104704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218315328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               713845888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            218316672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1814.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1814.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    554.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  393462495500                       # Total gap between requests
system.mem_ctrls.avgGap                      27014.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    713731584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218315328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 24399.687824548215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1814044566.679199218750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 554877692.761859416962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     11153692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3411198                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6423250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 456612099000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9803354490750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     42821.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40938.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2873874.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19387741800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10304810175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39756348240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8891074620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31058373840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170909605980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7160021280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       287467975935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.638424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16435995750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13138060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 363873601000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19410668340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10316999715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39870402600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8915269320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31058373840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     171159778410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6949349760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       287680841985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        731.179452                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15902859750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13138060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 364406737000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000029487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     52513495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1127542983                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000029487                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000001                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     52513495                       # number of overall hits
system.cpu.icache.overall_hits::total      1127542983                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          206                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          206                       # number of overall misses
system.cpu.icache.overall_misses::total          2260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     15053499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15053499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     15053499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15053499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     52513701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1127545243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     52513701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1127545243                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 73075.237864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6660.840265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 73075.237864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6660.840265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1671                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          150                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          150                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     11861999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11861999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     11861999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11861999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79079.993333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79079.993333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79079.993333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79079.993333                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000029487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     52513495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1127542983                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          206                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     15053499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15053499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     52513701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1127545243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 73075.237864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6660.840265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     11861999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11861999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79079.993333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79079.993333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1986.905039                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1127545187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2204                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          511590.375227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1946.765726                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    40.139313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.475285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.485084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2187                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.533936                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4510183176                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4510183176                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    379296050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28779844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    151115815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        559191709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    379296228                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28779844                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    151115823                       # number of overall hits
system.cpu.dcache.overall_hits::total       559191895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27283644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1812847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     56986422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       86082913                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27283653                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1812847                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     56986423                       # number of overall misses
system.cpu.dcache.overall_misses::total      86082923                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 119309399000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 3195410955905                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3314720354905                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 119309399000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 3195410955905                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3314720354905                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30592691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    208102237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    645274622                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30592691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    208102246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    645274818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.059258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.273839                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.059258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.273839                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65813.275472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 56073.198558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38506.135996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65813.275472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 56073.197574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38506.131523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    233067822                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2558                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5157777                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.187650                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.206897                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15299335                       # number of writebacks
system.cpu.dcache.writebacks::total          15299335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     44460902                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     44460902                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     44460902                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     44460902                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1812847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     12525520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14338367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1812847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     12525520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14338367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 118402975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 869582183730                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 987985159230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 118402975500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 869582183730                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 987985159230                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.060189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022221                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.060189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022221                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65313.275472                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69424.836951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68904.998682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65313.275472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69424.836951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68904.998682                       # average overall mshr miss latency
system.cpu.dcache.replacements               41617927                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    259305023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21294463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    113828479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       394427965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     17761869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1341747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     39845527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      58949143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  89198301500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 2182867282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2272065583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22636210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    153674006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    453377108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.059274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.259286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.130022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66479.225592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 54783.245356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38542.809409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     30091750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30091750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1341747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9753777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11095524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  88527428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 667494971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 756022399000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.059274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.063471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65979.225592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 68434.512189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68137.602064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    119990983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7485381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37287336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      164763700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9521648                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       471100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     17140895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27133643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30111097500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 1012543673905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1042654771405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7956481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     54428231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    191897343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.059210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.314927                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63916.572914                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 59071.808905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38426.641473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     14369152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14369152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       471100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2771743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3242843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29875547500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 202087212730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 231962760230                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.059210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.050925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63416.572914                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 72909.794570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71530.678553                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           186                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.111111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051020                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.581235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           600814245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41622023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.435008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1941.486723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   644.552309                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data  1509.542203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.473996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.157361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.368541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5203823207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5203823207                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1067140196000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 564651995500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
