# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../basysuart.srcs/sources_1/new/top_wrapper.vhd" \
"../../../../basysuart.srcs/sources_1/new/uart_basys.vhd" \
"../../../../basysuart.srcs/sim_1/new/tb_top_wrapper.vhd" \

# Do not sort compile order
nosort
