# ChatChisel
## generate Verilog
```
sbt run
```