# Gateway Makefile

CLEAN =

# defaults
SIM ?= verilator
EXTRA_ARGS += --trace --trace-structs
TOPLEVEL_LANG ?= verilog

AXI_FOLDER = $(PWD)/../../axi/
TEST_FOLDER = $(currdir) 
SRC_FOLDER = $(PWD)/../../rtl/

VERILOG_SOURCES += $(AXI_FOLDER)reg_intf_pkg.sv
VERILOG_SOURCES += $(AXI_FOLDER)axi_pkg.sv
VERILOG_SOURCES += $(AXI_FOLDER)ariane_axi_pkg.sv
VERILOG_SOURCES += $(AXI_FOLDER)axi_lite_slave.sv

VERILOG_SOURCES += $(SRC_FOLDER)/aplic_defines.svh
VERILOG_SOURCES += $(SRC_FOLDER)/axi4_lite_write_master.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_regmap.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_domain_notifier.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_domain_regctl.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_domain_gateway.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_domain_top.sv
VERILOG_SOURCES += $(SRC_FOLDER)/aplic_top.sv
VERILOG_SOURCES += $(TEST_FOLDER)./wrap.sv

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = aplic_top_wrapper

# MODULE is the basename of the Python test file
MODULE = aplic_top_tb

ifeq ($(CLEAN),)
# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
else
all:
	rm -rf $(PWD)/__pycache__
	rm -rf $(PWD)/sim_build
	rm $(PWD)/results.xml
	rm $(PWD)/dump.vcd
endif