// Seed: 3366294831
module module_0;
  logic [-1 : -1 'b0] id_1;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd67
) (
    id_1,
    _id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire _id_2;
  input wire id_1;
  wire id_4;
  ;
  wire id_5 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign id_3 = id_2;
  logic id_6;
  ;
  logic id_7 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_7;
  logic id_8;
endmodule
