Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun May 31 14:40:57 2020
| Host         : miguelan-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file Manager_control_sets_placed.rpt
| Design       : Manager
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |              66 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             371 |          122 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+----------------------------------------------------------------+------------------+------------------+----------------+
|                               Clock Signal                              |                          Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+----------------------------------------------------------------+------------------+------------------+----------------+
|  clk_mng_i_IBUF_BUFG                                                    |                                                                |                  |                1 |              2 |
|  Mini_MIPS/my_Instruction_Resgister/FSM_onehot_current_state_reg[10][0] |                                                                |                  |                1 |              3 |
|  Display/led__0                                                         |                                                                |                  |                1 |              4 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/freq_div_o_reg_2[1]                   | rst_mng_i_IBUF   |                1 |              5 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[18]_2[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[14]_1[0]  | rst_mng_i_IBUF   |                1 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[14]_2[0]  | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[14]_3[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[15]_0[0]  | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[15]_1[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[15]_2[0]  | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[17]_0[0]  | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[18]_0[0]  | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[18]_1[0]  | rst_mng_i_IBUF   |                4 |              8 |
|  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[12]_0[0]         |                                                                |                  |                5 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[20]_0[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[20]_1[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[20]_2[0]  | rst_mng_i_IBUF   |                1 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/freq_div_o_reg_2[0]                   | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/freq_div_o_reg_2[2]                   | rst_mng_i_IBUF   |                1 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/freq_div_o_reg_2[3]                   | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[17]_0[0] | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[9]_0[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[13]_0[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[20]_3[0]  | rst_mng_i_IBUF   |                4 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/E[0]                        | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_1[0]         | rst_mng_i_IBUF   |                1 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_0[0]         | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_10[0]        | rst_mng_i_IBUF   |                1 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_11[0]        | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_12[0]        | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_2[0]         | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_3[0]         | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_4[0]         | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_5[0]         | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_6[0]         | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_7[0]         | rst_mng_i_IBUF   |                4 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_8[0]         | rst_mng_i_IBUF   |                2 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg_9[0]         | rst_mng_i_IBUF   |                4 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[12]_1[0]  | rst_mng_i_IBUF   |                3 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[14]_0[0]  | rst_mng_i_IBUF   |                1 |              8 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Control_FSM/E[0]                                  | rst_mng_i_IBUF   |               16 |             16 |
|  clk_mng_i_IBUF_BUFG                                                    | Div_Freq_Display/E[0]                                          | rst_mng_i_IBUF   |                6 |             19 |
|  clk_mng_i_IBUF_BUFG                                                    | Mini_MIPS/my_Instruction_Resgister/freq_div_o_reg[0]           | rst_mng_i_IBUF   |                3 |             19 |
|  clk_mng_i_IBUF_BUFG                                                    | Div_Freq_Mips/en_mips                                          | rst_mng_i_IBUF   |               10 |             24 |
|  clk_mng_i_IBUF_BUFG                                                    |                                                                | rst_mng_i_IBUF   |               26 |             66 |
+-------------------------------------------------------------------------+----------------------------------------------------------------+------------------+------------------+----------------+


