{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "and_nor": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "examples/patterns/basic/and/verilog/and_nor.v:2.1-19.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$not$examples/patterns/basic/and/verilog/and_nor.v:12$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 5 ]
          }
        },
        "$not$examples/patterns/basic/and/verilog/and_nor.v:13$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 6 ]
          }
        },
        "$not$examples/patterns/basic/and/verilog/and_nor.v:17$4": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 4 ]
          }
        },
        "$or$examples/patterns/basic/and/verilog/and_nor.v:15$3": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 7 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:4.12-4.13"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:5.12-5.13"
          }
        },
        "nor_out": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:9.6-9.13"
          }
        },
        "not_a": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:10.6-10.11"
          }
        },
        "not_b": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:10.13-10.18"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_nor.v:6.12-6.13"
          }
        }
      }
    }
  }
}
