// Seed: 1151751148
module module_0;
  wire id_2;
  wire id_3;
  supply0 id_4;
  id_5 :
  assert property (@((id_5) or posedge id_4) 1)
  else @(posedge 1 or ~1);
  assign id_1 = id_2;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input logic id_0,
    input tri1  id_1
);
  reg id_3;
  module_0();
  always id_3 <= #1 id_0;
  real id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8 = id_6;
endmodule
