# signal_sig.fdo : Include file with signals 
# Copyright (C) 2022 CESNET z. s. p. o.
# Author:   Daniel Kříž <xkrizd01@vutbr.cz>
#
# SPDX-License-Identifier: BSD-3-Clause

source "./signals.fdo"
view wave
delete wave *

# Uncomment if you want to use python script, which separate headers.
#eval [exec python uvm_test_sig.py --fetch_info]
#eval [exec python uvm_test_sig.py]

add_wave "-noupdate -color yellow -label RST"   /testbench/RST
add_wave "-noupdate -color yellow -label CLK"   /testbench/CLK

all PTC /testbench/DUT_U/VHDL_DUT_U
#all DMA2PCIE /testbench/DUT_U/VHDL_DUT_U/dma2pcie_hdr_trans_i
#all MFB_HDR_DATA_MERGE /testbench/DUT_U/VHDL_DUT_U/mfb_hdr_data_merge
#all DATA_INSERT /testbench/DUT_U/VHDL_DUT_U/mfb_hdr_data_merge/data_insert_i
#all PLAN_AND_INSERT /testbench/DUT_U/VHDL_DUT_U/mfb_hdr_data_merge/hdr_plan_and_insert_i
#all HDRPLAN /testbench/DUT_U/VHDL_DUT_U/mfb_hdr_data_merge/hdr_plan_and_insert_i
#all PTC_PCIE2DMA_HDR_TRANSFORM /testbench/DUT_U/VHDL_DUT_U/pcie2dma_hdr_transform_i
#all MFB_ASFIFOX /testbench/DUT_U/VHDL_DUT_U/dma_up_ports_g(0)/up_mfb_asynch_fifo_i
#all MVB_ASFIFOX /testbench/DUT_U/VHDL_DUT_U/dma_up_ports_g(0)/up_mvb_asynch_fifo_i

config wave -signalnamewidth 1
