From cab340cdaaec800f8c97ccf2da68595400bd574b Mon Sep 17 00:00:00 2001
From: Sammy He <r62914@freescale.com>
Date: Wed, 17 Aug 2011 21:45:40 +0800
Subject: [PATCH 153/256] ENGR00153838 vpu: Add tile format support for mx6q
 decoder

mx6 vpu added one new feature in HW, that is vpu can output
tiled map type, the feature will co-work with VDOA module
for performance improvement.
Here, add tiled map type support in vpu module.

Signed-off-by: Sammy He <r62914@freescale.com>
---
 vpu/Makefile   |   2 +-
 vpu/vpu_gdi.c  | 284 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 vpu/vpu_gdi.h  |  56 ++++++++++++
 vpu/vpu_lib.c  |  15 +--
 vpu/vpu_lib.h  |  11 ++-
 vpu/vpu_util.h |  11 ---
 6 files changed, 360 insertions(+), 19 deletions(-)
 create mode 100644 vpu/vpu_gdi.c
 create mode 100644 vpu/vpu_gdi.h

diff --git a/vpu/Makefile b/vpu/Makefile
index db7d287..ab6ccf1 100644
--- a/vpu/Makefile
+++ b/vpu/Makefile
@@ -4,7 +4,7 @@ AR=$(CROSS_COMPILE)ar
 # list of platforms which want this test case
 INCLUDE_LIST:= IMX27ADS IMX51 IMX53 IMX6Q
 
-OBJ = vpu_io.o vpu_util.o vpu_lib.o
+OBJ = vpu_io.o vpu_util.o vpu_lib.o vpu_gdi.o
 
 LIBNAME = libvpu
 SONAMEVERSION=0
diff --git a/vpu/vpu_gdi.c b/vpu/vpu_gdi.c
new file mode 100644
index 0000000..e1e96b5
--- /dev/null
+++ b/vpu/vpu_gdi.c
@@ -0,0 +1,284 @@
+/*
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ *
+ * Copyright (c) 2011, Chips & Media.  All rights reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU Lesser General
+ * Public License.  You may obtain a copy of the GNU Lesser General
+ * Public License Version 2.1 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/lgpl-license.html
+ * http://www.gnu.org/copyleft/lgpl.html
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <string.h>
+
+#include "vpu_gdi.h"
+#include "vpu_util.h"
+#include "vpu_debug.h"
+
+static GdiTiledMap sTiledInfo;
+
+static int GetXY2RBCLogic(int map_val, int xpos, int ypos, int tb);
+static int rbc2axi_logic(int map_val, int ra_in, int ba_in, int ca_in);
+
+int SetTiledMapType(GDI_TILED_MAP_TYPE TiledMapType)
+{
+	int luma_map;
+	int chro_map;
+	int i;
+
+	memset(&sTiledInfo, 0, sizeof(GdiTiledMap));
+
+	luma_map = 64;
+	chro_map = 64;
+	sTiledInfo.MapType = TiledMapType;
+	for (i = 0; i < 16; i++)
+		sTiledInfo.xy2ca_map[i] = luma_map << 8 | chro_map;
+	for (i = 0; i < 4; i++)
+		sTiledInfo.xy2ba_map[i] = luma_map << 8 | chro_map;
+	for (i = 0; i < 16; i++)
+		sTiledInfo.xy2ra_map[i] = luma_map << 8 | chro_map;
+
+	if (TiledMapType == LINEAR_FRAME_MAP) {
+		sTiledInfo.xy2rbc_config = 0;
+	} else if (TiledMapType == TILED_FRAME_MB_RASTER_MAP) {
+		sTiledInfo.xy2ca_map[0] = XY2(Y_SEL, 0, Y_SEL, 0);
+		sTiledInfo.xy2ca_map[1] = XY2(Y_SEL, 1, Y_SEL, 1);
+		sTiledInfo.xy2ca_map[2] = XY2(Y_SEL, 2, Y_SEL, 2);
+		sTiledInfo.xy2ca_map[3] = XY2(Y_SEL, 3, X_SEL, 3);
+		sTiledInfo.xy2ca_map[4] = XY2(X_SEL, 3, 4, 0);
+
+		sTiledInfo.xy2rbc_config =
+		    XY2CONFIG(0, 0, 0, 1, 1, 15, 0, 7, 0);
+
+	} else if (TiledMapType == TILED_FIELD_MB_RASTER_MAP) {
+		sTiledInfo.xy2ca_map[0] = XY2(Y_SEL, 0, Y_SEL, 0);
+		sTiledInfo.xy2ca_map[1] = XY2(Y_SEL, 1, Y_SEL, 1);
+		sTiledInfo.xy2ca_map[2] = XY2(Y_SEL, 2, X_SEL, 3);
+		sTiledInfo.xy2ca_map[3] = XY2(X_SEL, 3, 4, 0);
+
+		sTiledInfo.xy2rbc_config = XY2CONFIG(0, 1, 1, 1, 1, 7, 7, 3, 3);
+
+	} else {
+		err_msg("TiledMapType is %d >-- Error\n", TiledMapType);
+		return 0;
+	}
+
+	if (TiledMapType == TILED_FRAME_MB_RASTER_MAP) {
+		sTiledInfo.rbc2axi_map[0] = RBC(Z_SEL, 0, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[1] = RBC(Z_SEL, 0, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[2] = RBC(Z_SEL, 0, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[3] = RBC(CA_SEL, 0, CA_SEL, 0);
+		sTiledInfo.rbc2axi_map[4] = RBC(CA_SEL, 1, CA_SEL, 1);
+		sTiledInfo.rbc2axi_map[5] = RBC(CA_SEL, 2, CA_SEL, 2);
+		sTiledInfo.rbc2axi_map[6] = RBC(CA_SEL, 3, CA_SEL, 3);
+		sTiledInfo.rbc2axi_map[7] = RBC(CA_SEL, 4, CA_SEL, 8);
+		sTiledInfo.rbc2axi_map[8] = RBC(CA_SEL, 8, CA_SEL, 9);
+		sTiledInfo.rbc2axi_map[9] = RBC(CA_SEL, 9, CA_SEL, 10);
+		sTiledInfo.rbc2axi_map[10] = RBC(CA_SEL, 10, CA_SEL, 11);
+		sTiledInfo.rbc2axi_map[11] = RBC(CA_SEL, 11, CA_SEL, 12);
+		sTiledInfo.rbc2axi_map[12] = RBC(CA_SEL, 12, CA_SEL, 13);
+		sTiledInfo.rbc2axi_map[13] = RBC(CA_SEL, 13, CA_SEL, 14);
+		sTiledInfo.rbc2axi_map[14] = RBC(CA_SEL, 14, CA_SEL, 15);
+		sTiledInfo.rbc2axi_map[15] = RBC(CA_SEL, 15, RA_SEL, 0);
+		sTiledInfo.rbc2axi_map[16] = RBC(RA_SEL, 0, RA_SEL, 1);
+		sTiledInfo.rbc2axi_map[17] = RBC(RA_SEL, 1, RA_SEL, 2);
+		sTiledInfo.rbc2axi_map[18] = RBC(RA_SEL, 2, RA_SEL, 3);
+		sTiledInfo.rbc2axi_map[19] = RBC(RA_SEL, 3, RA_SEL, 4);
+		sTiledInfo.rbc2axi_map[20] = RBC(RA_SEL, 4, RA_SEL, 5);
+		sTiledInfo.rbc2axi_map[21] = RBC(RA_SEL, 5, RA_SEL, 6);
+		sTiledInfo.rbc2axi_map[22] = RBC(RA_SEL, 6, RA_SEL, 7);
+		sTiledInfo.rbc2axi_map[23] = RBC(RA_SEL, 7, RA_SEL, 8);
+		sTiledInfo.rbc2axi_map[24] = RBC(RA_SEL, 8, RA_SEL, 9);
+		sTiledInfo.rbc2axi_map[25] = RBC(RA_SEL, 9, RA_SEL, 10);
+		sTiledInfo.rbc2axi_map[26] = RBC(RA_SEL, 10, RA_SEL, 11);
+		sTiledInfo.rbc2axi_map[27] = RBC(RA_SEL, 11, RA_SEL, 12);
+		sTiledInfo.rbc2axi_map[28] = RBC(RA_SEL, 12, RA_SEL, 13);
+		sTiledInfo.rbc2axi_map[29] = RBC(RA_SEL, 13, RA_SEL, 14);
+		sTiledInfo.rbc2axi_map[30] = RBC(RA_SEL, 14, RA_SEL, 15);
+		sTiledInfo.rbc2axi_map[31] = RBC(RA_SEL, 15, Z_SEL, 0);
+	} else if (TiledMapType == TILED_FIELD_MB_RASTER_MAP) {
+		sTiledInfo.rbc2axi_map[0] = RBC(Z_SEL, 0, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[1] = RBC(Z_SEL, 0, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[2] = RBC(Z_SEL, 0, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[3] = RBC(CA_SEL, 0, CA_SEL, 0);
+		sTiledInfo.rbc2axi_map[4] = RBC(CA_SEL, 1, CA_SEL, 1);
+		sTiledInfo.rbc2axi_map[5] = RBC(CA_SEL, 2, CA_SEL, 2);
+		sTiledInfo.rbc2axi_map[6] = RBC(CA_SEL, 3, CA_SEL, 8);
+		sTiledInfo.rbc2axi_map[7] = RBC(CA_SEL, 8, CA_SEL, 9);
+		sTiledInfo.rbc2axi_map[8] = RBC(CA_SEL, 9, CA_SEL, 10);
+		sTiledInfo.rbc2axi_map[9] = RBC(CA_SEL, 10, CA_SEL, 11);
+		sTiledInfo.rbc2axi_map[10] = RBC(CA_SEL, 11, CA_SEL, 12);
+		sTiledInfo.rbc2axi_map[11] = RBC(CA_SEL, 12, CA_SEL, 13);
+		sTiledInfo.rbc2axi_map[12] = RBC(CA_SEL, 13, CA_SEL, 14);
+		sTiledInfo.rbc2axi_map[13] = RBC(CA_SEL, 14, CA_SEL, 15);
+		sTiledInfo.rbc2axi_map[14] = RBC(CA_SEL, 15, RA_SEL, 0);
+
+		sTiledInfo.rbc2axi_map[15] = RBC(RA_SEL, 0, RA_SEL, 1);
+		sTiledInfo.rbc2axi_map[16] = RBC(RA_SEL, 1, RA_SEL, 2);
+		sTiledInfo.rbc2axi_map[17] = RBC(RA_SEL, 2, RA_SEL, 3);
+		sTiledInfo.rbc2axi_map[18] = RBC(RA_SEL, 3, RA_SEL, 4);
+		sTiledInfo.rbc2axi_map[19] = RBC(RA_SEL, 4, RA_SEL, 5);
+		sTiledInfo.rbc2axi_map[20] = RBC(RA_SEL, 5, RA_SEL, 6);
+		sTiledInfo.rbc2axi_map[21] = RBC(RA_SEL, 6, RA_SEL, 7);
+		sTiledInfo.rbc2axi_map[22] = RBC(RA_SEL, 7, RA_SEL, 8);
+		sTiledInfo.rbc2axi_map[23] = RBC(RA_SEL, 8, RA_SEL, 9);
+		sTiledInfo.rbc2axi_map[24] = RBC(RA_SEL, 9, RA_SEL, 10);
+		sTiledInfo.rbc2axi_map[25] = RBC(RA_SEL, 10, RA_SEL, 11);
+		sTiledInfo.rbc2axi_map[26] = RBC(RA_SEL, 11, RA_SEL, 12);
+		sTiledInfo.rbc2axi_map[27] = RBC(RA_SEL, 12, RA_SEL, 13);
+		sTiledInfo.rbc2axi_map[28] = RBC(RA_SEL, 13, RA_SEL, 14);
+		sTiledInfo.rbc2axi_map[29] = RBC(RA_SEL, 14, RA_SEL, 15);
+		sTiledInfo.rbc2axi_map[30] = RBC(RA_SEL, 15, Z_SEL, 0);
+		sTiledInfo.rbc2axi_map[31] = RBC(Z_SEL, 0, Z_SEL, 0);
+	}
+
+	IOClkGateSet(true);
+	for (i = 0; i < 16; i++)
+		VpuWriteReg(GDI_XY2_CAS_0 + 4 * i, sTiledInfo.xy2ca_map[i]);
+
+	for (i = 0; i < 4; i++)
+		VpuWriteReg(GDI_XY2_BA_0 + 4 * i, sTiledInfo.xy2ba_map[i]);
+
+	for (i = 0; i < 16; i++)
+		VpuWriteReg(GDI_XY2_RAS_0 + 4 * i, sTiledInfo.xy2ra_map[i]);
+
+	VpuWriteReg(GDI_XY2_RBC_CONFIG, sTiledInfo.xy2rbc_config);
+
+	sTiledInfo.tb_separate_map = (sTiledInfo.xy2rbc_config >> 19) & 0x1;
+	sTiledInfo.top_bot_split = (sTiledInfo.xy2rbc_config >> 18) & 0x1;
+	sTiledInfo.tiledMap = (sTiledInfo.xy2rbc_config >> 17) & 0x1;
+	sTiledInfo.ca_inc_hor = (sTiledInfo.xy2rbc_config >> 16) & 0x1;
+
+	for (i = 0; i < 32; i++)
+		VpuWriteReg(GDI_RBC2_AXI_0 + 4 * i, sTiledInfo.rbc2axi_map[i]);
+	IOClkGateSet(false);
+
+	return 1;
+
+}
+
+int vpu_GetXY2AXIAddr(int ycbcr, int posY, int posX, int stride,
+		      unsigned int addrY, unsigned int addrCb,
+		      unsigned int addrCr)
+{
+	int ypos_mod, temp, temp_bit;
+	int i, tb, pix_addr = 0;
+	int ra_conv = 0, ba_conv = 0, ca_conv = 0;
+	int lum_top_base, chr_top_base, lum_bot_base, chr_bot_base;
+	int mbx, mby, mb_addr, addr;
+	int temp_val12bit, temp_val6bit;
+	int mb_raster_base = 0;
+
+	tb = posY & 0x1;
+	ypos_mod = sTiledInfo.tb_separate_map ? posY >> 1 : posY;
+	addr = ycbcr == 0 ? addrY : ycbcr == 2 ? addrCb : addrCr;
+
+	/* 20bit = AddrY [31:12] */
+	lum_top_base = addrY >> 12;
+	/* 20bit = AddrY [11: 0], AddrCb[31:24] */
+	chr_top_base = ((addrY & 0xfff) << 8) | ((addrCb >> 24) & 0xff);
+	/* 20bit = AddrCb[23: 4] */
+	lum_bot_base = (addrCb >> 4) & 0xfffff;
+	/* 20bit = AddrCb[ 3: 0], AddrCr[31:16] */
+	chr_bot_base = ((addrCb & 0xf) << 16) | ((addrCr >> 16) & 0xffff);
+
+	if (sTiledInfo.MapType == 0)
+		return ((posY * stride) + posX) + addr;
+
+	if (sTiledInfo.MapType == TILED_FRAME_MB_RASTER_MAP
+	    || sTiledInfo.MapType == TILED_FIELD_MB_RASTER_MAP) {
+		if (ycbcr == 0) {
+			mbx = posX / 16;
+			mby = posY / 16;
+		} else {
+			mbx = posX / 16;
+			mby = posY / 8;
+		}
+
+		mb_addr = (stride >> 4) * mby + mbx;
+
+		for (i = 0; i < 8; i++) {
+			if (ycbcr == 2 || ycbcr == 3)
+				temp = sTiledInfo.xy2ca_map[i] & 0xff;
+			else
+				temp = sTiledInfo.xy2ca_map[i] >> 8;
+			temp_bit = GetXY2RBCLogic(temp, posX, ypos_mod, tb);
+			ca_conv = ca_conv + (temp_bit << i);
+		}
+
+		ca_conv = ca_conv + ((mb_addr & 0xff) << 8);
+		ra_conv = mb_addr >> 8;
+
+		for (i = 0; i < 32; i++) {
+
+			temp_val12bit = sTiledInfo.rbc2axi_map[i];
+			temp_val6bit =
+			    (ycbcr ==
+			     0) ? (temp_val12bit >> 6) : (temp_val12bit & 0x3f);
+
+			temp_bit =
+			    rbc2axi_logic(temp_val6bit, ra_conv, ba_conv,
+					  ca_conv);
+
+			pix_addr = pix_addr + (temp_bit << i);
+		}
+
+		if (sTiledInfo.tb_separate_map == 1 && tb == 1)
+			mb_raster_base =
+			    ycbcr == 0 ? lum_bot_base : chr_bot_base;
+		else
+			mb_raster_base =
+			    ycbcr == 0 ? lum_top_base : chr_top_base;
+
+		pix_addr = pix_addr + (mb_raster_base << 12);
+	}
+
+	return pix_addr;
+}
+
+static int GetXY2RBCLogic(int map_val, int xpos, int ypos, int tb)
+{
+	int invert, assign_zero, tbxor, xysel, bitsel;
+	int xypos, xybit, xybit_st1, xybit_st2, xybit_st3;
+
+	invert = map_val >> 7;
+	assign_zero = (map_val & 0x78) >> 6;
+	tbxor = (map_val & 0x3C) >> 5;
+	xysel = (map_val & 0x1E) >> 4;
+	bitsel = map_val & 0x0f;
+
+	xypos = (xysel) ? ypos : xpos;
+	xybit = (xypos >> bitsel) & 0x01;
+	xybit_st1 = (tbxor) ? xybit ^ tb : xybit;
+	xybit_st2 = (assign_zero) ? 0 : xybit_st1;
+	xybit_st3 = (invert) ? !xybit_st2 : xybit_st2;
+
+	return xybit_st3;
+}
+
+static int rbc2axi_logic(int map_val, int ra_in, int ba_in, int ca_in)
+{
+	int rbc;
+	int rst_bit;
+	int rbc_sel = (map_val >> 4) & 0x03;
+	int bit_sel = map_val & 0x0f;
+
+	if (rbc_sel == 0)
+		rbc = ca_in;
+	else if (rbc_sel == 1)
+		rbc = ba_in;
+	else if (rbc_sel == 2)
+		rbc = ra_in;
+	else
+		rbc = 0;
+
+	rst_bit = ((rbc >> bit_sel) & 1);
+
+	return rst_bit;
+}
diff --git a/vpu/vpu_gdi.h b/vpu/vpu_gdi.h
new file mode 100644
index 0000000..f0707e0
--- /dev/null
+++ b/vpu/vpu_gdi.h
@@ -0,0 +1,56 @@
+/*
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ *
+ * Copyright (c) 2011, Chips & Media.  All rights reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU Lesser General
+ * Public License.  You may obtain a copy of the GNU Lesser General
+ * Public License Version 2.1 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/lgpl-license.html
+ * http://www.gnu.org/copyleft/lgpl.html
+ */
+
+#ifndef GDI_H_INCLUDED
+#define GDI_H_INCLUDED
+
+#include "vpu_lib.h"
+
+enum {
+	X_SEL = 0,
+	Y_SEL = 1,
+};
+
+enum {
+	CA_SEL = 0,
+	BA_SEL = 1,
+	RA_SEL = 2,
+	Z_SEL = 3,
+};
+
+#define XY2CONFIG(A,B,C,D,E,F,G,H,I) ((A)<<20 | (B)<<19 | (C)<<18 | (D)<<17 | (E)<<16 | (F)<<12 | (G)<<8 | (H)<<4 | (I))
+#define XY2(A,B,C,D)                 ((A)<<12 | (B)<<8 | (C)<<4 | (D))
+#define XY2BANK(A,B,C,D,E,F)         ((A)<<13 | (B)<<12 | (C)<<8 | (D)<<5 | (E)<<4 | (F))
+#define RBC(A,B,C,D)                 ((A)<<10 | (B)<< 6 | (C)<<4 | (D))
+#define RBC_SAME(A,B)                ((A)<<10 | (B)<< 6 | (A)<<4 | (B))
+
+typedef struct {
+	int xy2ca_map[16];
+	int xy2ba_map[16];
+	int xy2ra_map[16];
+	int rbc2axi_map[32];
+	int MapType;
+
+	int xy2rbc_config;
+	int tb_separate_map;
+	int top_bot_split;
+	int tiledMap;
+	int ca_inc_hor;
+	int value;
+} GdiTiledMap;
+
+int SetTiledMapType(GDI_TILED_MAP_TYPE TiledMapType);
+
+#endif				// end of GDI_H_INCLUDED
diff --git a/vpu/vpu_lib.c b/vpu/vpu_lib.c
index aacb4a5..a5522fa 100644
--- a/vpu/vpu_lib.c
+++ b/vpu/vpu_lib.c
@@ -32,6 +32,7 @@
 #include "vpu_util.h"
 #include "vpu_io.h"
 #include "vpu_debug.h"
+#include "vpu_gdi.h"
 
 #define IMAGE_ENDIAN			0
 #define STREAM_ENDIAN			0
@@ -527,9 +528,10 @@ RetCode vpu_EncOpen(EncHandle * pHandle, EncOpenParam * pop)
 	VpuWriteReg(BIT_BIT_STREAM_CTRL, val);
 
 	val = VpuReadReg(BIT_FRAME_MEM_CTRL);
-	val &= ~(1 << 2);  /* clear the bit firstly */
+	val &= ~(1 << 2 | 0x7 << 9);  /* clear the bit firstly */
 	pCodecInst->ctxRegs[CTX_BIT_FRAME_MEM_CTRL] =
 	    val | (pEncInfo->openParam.chromaInterleave << 2);
+
 	UnlockVpu(vpu_semap);
 
 	return RETCODE_SUCCESS;
@@ -2322,6 +2324,7 @@ RetCode vpu_DecOpen(DecHandle * pHandle, DecOpenParam * pop)
 		pDecInfo->tiledLinearEnable = pop->tiled2LinearEnable;
 		pDecInfo->cacheConfig.Bypass = 1;
 		pDecInfo->jpgInfo.frameIdx = 0;
+		SetTiledMapType(pDecInfo->mapType);
 	}
 
 	if (!LockVpu(vpu_semap))
@@ -2354,14 +2357,14 @@ RetCode vpu_DecOpen(DecHandle * pHandle, DecOpenParam * pop)
 	UnlockVpuReg(vpu_semap);
 
 	val = VpuReadReg(BIT_FRAME_MEM_CTRL);
-	val &= ~(1 << 2); /* clear the bit firstly */
+	val &= ~(1 << 2 | 0x03 << 9); /* clear the bit firstly */
+
+	if (cpu_is_mx6q() && pDecInfo->mapType)
+		val |= (pDecInfo->tiledLinearEnable << 11 | 0x03 << 9);
 
-	if (cpu_is_mx6q() && pDecInfo->mapType) {
-		val |= pDecInfo->tiledLinearEnable << 11 |
-			0x02 << 9 | CHROMA_FORMAT_420 << 6;
-	}
 	pCodecInst->ctxRegs[CTX_BIT_FRAME_MEM_CTRL] =
 		    val | (pDecInfo->openParam.chromaInterleave << 2);
+
 	UnlockVpu(vpu_semap);
 
 	return RETCODE_SUCCESS;
diff --git a/vpu/vpu_lib.h b/vpu/vpu_lib.h
index be52670..9769cf3 100644
--- a/vpu/vpu_lib.h
+++ b/vpu/vpu_lib.h
@@ -86,6 +86,13 @@ typedef enum {
 } RetCode;
 
 typedef enum {
+	LINEAR_FRAME_MAP = 0,
+	TILED_FRAME_MB_RASTER_MAP = 1,
+	TILED_FIELD_MB_RASTER_MAP = 2,
+	TILED_MAP_TYPE_MAX
+} GDI_TILED_MAP_TYPE;
+
+typedef enum {
 	ENABLE_ROTATION,
 	DISABLE_ROTATION,
 	ENABLE_MIRRORING,
@@ -591,7 +598,7 @@ typedef struct vpu_versioninfo {
  * v4.2.2 [2008.09.03] support encoder on MX51
  * v4.0.2 [2008.08.21] add the IOClkGateSet() for power saving.
  */
-#define VPU_LIB_VERSION_CODE	VPU_LIB_VERSION(5, 3, 1)
+#define VPU_LIB_VERSION_CODE	VPU_LIB_VERSION(5, 3, 2)
 
 extern unsigned int system_rev;
 
@@ -655,6 +662,8 @@ int vpu_IsBusy(void);
 int jpu_IsBusy(void);
 int vpu_WaitForInt(int timeout_in_ms);
 RetCode vpu_SWReset(DecHandle handle, int index);
+int vpu_GetXY2AXIAddr(int ycbcr, int posY, int posX, int stride,
+                   unsigned int addrY, unsigned int addrCb, unsigned int addrCr);
 
 void SaveGetEncodeHeader(EncHandle handle, int encHeaderType, char *filename);
 
diff --git a/vpu/vpu_util.h b/vpu/vpu_util.h
index d831f4f..a9a7dd8 100644
--- a/vpu/vpu_util.h
+++ b/vpu/vpu_util.h
@@ -155,17 +155,6 @@ enum {
 	SOS_Marker      = 0xFFDA,           // Start of scan
 };
 
-enum {
-	LINEAR_FRAME_MAP  = 0,
-	TILED_FRAME_V_MAP = 1,
-	TILED_FRAME_H_MAP = 2,
-	TILED_FIELD_V_MAP = 3,
-	TILED_MIXED_V_MAP = 4,
-	TILED_FRAME_MB_RASTER_MAP = 5,
-	TILED_FIELD_MB_RASTER_MAP = 6,
-	TILED_MAP_TYPE_MAX
-};
-
 typedef struct {
 	int useBitEnable;
 	int useIpEnable;
-- 
1.8.0

