$date
	Sat Oct 11 20:08:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module p_encoder_4x2_ $end
$var wire 2 ! y [1:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # en $end
$scope module inst $end
$var wire 4 $ a [3:0] $end
$var wire 1 # en $end
$var reg 2 % y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
1#
b0 "
b0 !
$end
#5
b11 !
b11 %
b1000 "
b1000 $
#10
b10 !
b10 %
b100 "
b100 $
#15
b1 !
b1 %
b10 "
b10 $
#20
bz !
bz %
b11 "
b11 $
0#
#25
