

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sat Apr 27 16:42:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                   |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.image.image_dram          |  230408|  230408|        10|          1|          1|  230400|    yes   |
        |- Loop 2                           |       ?|       ?|         ?|          -|          -|     240|    no    |
        | + Loop 2.1                        |       ?|       ?|         ?|          -|          -|     320|    no    |
        |  ++ Loop 2.1.1                    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |   +++ Loop 2.1.1.1                |       ?|       ?|  4 ~ 22  |          -|          -|       ?|    no    |
        |  ++ Loop 2.1.2                    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |   +++ Loop 2.1.2.1                |       ?|       ?|  4 ~ 22  |          -|          -|       ?|    no    |
        |  ++ Loop 2.1.3                    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |   +++ Loop 2.1.3.1                |       ?|       ?|  4 ~ 21  |          -|          -|       ?|    no    |
        | + memcpy.image_dram.newImage.gep  |   14400|   14400|        16|         15|          1|     960|    yes   |
        +-----------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 126
* Pipeline : 2
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 15, D = 16, States = { 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond6)
	3  / (!exitcond6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond3)
14 --> 
	15  / (!exitcond2)
	110  / (exitcond2)
15 --> 
	16  / (tmp_s)
	39  / (!tmp_s)
16 --> 
	17  / true
17 --> 
	18  / (!exitcond)
	15  / (exitcond)
18 --> 
	19  / true
19 --> 
	20  / (or_cond5)
	38  / (!or_cond5)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	17  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / (tmp_29_1)
	71  / (!tmp_29_1)
48 --> 
	49  / true
49 --> 
	50  / (!exitcond_1)
	47  / (exitcond_1)
50 --> 
	51  / true
51 --> 
	52  / (or_cond5_1)
	70  / (!or_cond5_1)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	49  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / (tmp_29_2)
	102  / (!tmp_29_2)
80 --> 
	81  / true
81 --> 
	82  / (!exitcond_2)
	79  / (exitcond_2)
82 --> 
	83  / true
83 --> 
	84  / (or_cond5_2)
	101  / (!or_cond5_2)
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	81  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	14  / true
110 --> 
	126  / (exitcond4)
	111  / (!exitcond4)
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	110  / true
126 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 127 [1/1] (1.00ns)   --->   "%filterDim_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filterDim)"   --->   Operation 127 'read' 'filterDim_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 128 [1/1] (1.00ns)   --->   "%filter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filter)"   --->   Operation 128 'read' 'filter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 129 [1/1] (1.00ns)   --->   "%image_dram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_dram)"   --->   Operation 129 'read' 'image_dram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %filter_read, i32 2, i32 31)"   --->   Operation 130 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i30 %tmp_1 to i33"   --->   Operation 131 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %image_dram_read, i32 2, i32 31)"   --->   Operation 132 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_2_cast1 = zext i30 %tmp_2 to i31"   --->   Operation 133 'zext' 'tmp_2_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i30 %tmp_2 to i32"   --->   Operation 134 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mem), !map !17"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %filterDim) nounwind, !map !42"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 137 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%image = alloca [230400 x i8], align 1" [hls/conv.cpp:12]   --->   Operation 138 'alloca' 'image' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%newImage_0 = alloca [960 x i8], align 1" [hls/conv.cpp:13]   --->   Operation 139 'alloca' 'newImage_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %image_dram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %filter, [10 x i8]* @mode2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle3, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %filterDim, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/conv.cpp:9]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/conv.cpp:10]   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 145 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%indvar = phi i18 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 146 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (2.43ns)   --->   "%exitcond6 = icmp eq i18 %indvar, -31744"   --->   Operation 147 'icmp' 'exitcond6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 230400, i64 230400, i64 230400) nounwind"   --->   Operation 148 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.13ns)   --->   "%indvar_next = add i18 %indvar, 1"   --->   Operation 149 'add' 'indvar_next' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %burst.rd.end, label %burst.rd.body"   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %indvar, i32 2, i32 17)"   --->   Operation 151 'partselect' 'tmp_8' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%indvar2_cast1 = zext i16 %tmp_8 to i31"   --->   Operation 152 'zext' 'indvar2_cast1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (2.49ns)   --->   "%image_dram2_sum = add i31 %tmp_2_cast1, %indvar2_cast1"   --->   Operation 153 'add' 'image_dram2_sum' <Predicate = (!exitcond6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%image_dram2_sum_cast = zext i31 %image_dram2_sum to i64"   --->   Operation 154 'zext' 'image_dram2_sum_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32* %mem, i64 %image_dram2_sum_cast"   --->   Operation 155 'getelementptr' 'mem_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 156 [7/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 156 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 157 [6/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 157 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 158 [5/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 158 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 159 [4/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 159 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 160 [3/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 160 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 161 [2/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 161 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 162 [1/7] (8.75ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1)"   --->   Operation 162 'readreq' 'mem_load_req' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 163 [1/1] (8.75ns)   --->   "%mem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr)"   --->   Operation 163 'read' 'mem_addr_read' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.67>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 164 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)"   --->   Operation 165 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_image_OC_i) nounwind"   --->   Operation 166 'specloopname' 'empty_11' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%indvar7 = zext i18 %indvar to i64"   --->   Operation 167 'zext' 'indvar7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i18 %indvar to i2"   --->   Operation 168 'trunc' 'tmp_9' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_9, i3 0)"   --->   Operation 169 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %tmp_11 to i32"   --->   Operation 170 'zext' 'tmp_10' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (4.42ns)   --->   "%image_dram_load = lshr i32 %mem_addr_read, %tmp_10"   --->   Operation 171 'lshr' 'image_dram_load' <Predicate = (!exitcond6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %image_dram_load to i8"   --->   Operation 172 'trunc' 'tmp_14' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%image_addr = getelementptr [230400 x i8]* %image, i64 0, i64 %indvar7" [hls/conv.cpp:15]   --->   Operation 173 'getelementptr' 'image_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (3.25ns)   --->   "store i8 %tmp_14, i8* %image_addr, align 1" [hls/conv.cpp:15]   --->   Operation 174 'store' <Predicate = (!exitcond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 175 'specregionend' 'burstread_rend' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 176 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 5.77>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %filterDim_read, i32 31)" [hls/conv.cpp:24]   --->   Operation 177 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %filterDim_read" [hls/conv.cpp:24]   --->   Operation 178 'sub' 'p_neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [hls/conv.cpp:24]   --->   Operation 179 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_3 = zext i31 %p_lshr to i32" [hls/conv.cpp:24]   --->   Operation 180 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, %tmp_3" [hls/conv.cpp:24]   --->   Operation 181 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %filterDim_read, i32 1, i32 31)" [hls/conv.cpp:24]   --->   Operation 182 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_4 = zext i31 %p_lshr_f to i32" [hls/conv.cpp:24]   --->   Operation 183 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.69ns)   --->   "%kCenterX = select i1 %tmp_6, i32 %p_neg_t, i32 %tmp_4" [hls/conv.cpp:24]   --->   Operation 184 'select' 'kCenterX' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (2.55ns)   --->   "%tmp = add i32 %filterDim_read, -1" [hls/conv.cpp:39]   --->   Operation 185 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (1.76ns)   --->   "br label %burst.wr.end" [hls/conv.cpp:27]   --->   Operation 186 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 3> <Delay = 2.52>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %burst.rd.end ], [ %i_1, %burst.wr.end.loopexit ]"   --->   Operation 187 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.55ns)   --->   "%exitcond3 = icmp eq i8 %i, -16" [hls/conv.cpp:27]   --->   Operation 188 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240) nounwind"   --->   Operation 189 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, 1" [hls/conv.cpp:27]   --->   Operation 190 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %.preheader.preheader" [hls/conv.cpp:27]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i to i32" [hls/conv.cpp:27]   --->   Operation 192 'zext' 'i_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (1.76ns)   --->   "br label %.preheader" [hls/conv.cpp:29]   --->   Operation 193 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [hls/conv.cpp:62]   --->   Operation 194 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.27>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_1, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 195 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (1.66ns)   --->   "%exitcond2 = icmp eq i9 %j, -192" [hls/conv.cpp:29]   --->   Operation 196 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320) nounwind"   --->   Operation 197 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j, 1" [hls/conv.cpp:29]   --->   Operation 198 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %14, label %1" [hls/conv.cpp:29]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j to i32" [hls/conv.cpp:29]   --->   Operation 200 'zext' 'j_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [hls/conv.cpp:30]   --->   Operation 201 'specregionbegin' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls/conv.cpp:31]   --->   Operation 202 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i9 %j to i11" [hls/conv.cpp:29]   --->   Operation 203 'zext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %j, i2 0)" [hls/conv.cpp:29]   --->   Operation 204 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (1.63ns)   --->   "%tmp_17 = sub i11 %tmp_12, %tmp_8_cast" [hls/conv.cpp:56]   --->   Operation 205 'sub' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i11 %tmp_17 to i64" [hls/conv.cpp:56]   --->   Operation 206 'sext' 'tmp_17_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%newImage_0_addr_1 = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_17_cast" [hls/conv.cpp:56]   --->   Operation 207 'getelementptr' 'newImage_0_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (1.63ns)   --->   "%tmp_18 = add i11 %tmp_17, 1" [hls/conv.cpp:56]   --->   Operation 208 'add' 'tmp_18' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i11 %tmp_18 to i64" [hls/conv.cpp:56]   --->   Operation 209 'sext' 'tmp_21_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%newImage_0_addr_2 = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_21_cast" [hls/conv.cpp:56]   --->   Operation 210 'getelementptr' 'newImage_0_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (1.63ns)   --->   "%tmp_21 = add i11 %tmp_17, 2" [hls/conv.cpp:56]   --->   Operation 211 'add' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i11 %tmp_21 to i64" [hls/conv.cpp:56]   --->   Operation 212 'sext' 'tmp_31_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%newImage_0_addr_3 = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_31_cast" [hls/conv.cpp:56]   --->   Operation 213 'getelementptr' 'newImage_0_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (1.76ns)   --->   "br label %.loopexit29" [hls/conv.cpp:36]   --->   Operation 214 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %i, i10 0)" [hls/conv.cpp:59]   --->   Operation 215 'bitconcatenate' 'p_shl' <Predicate = (exitcond2)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %p_shl to i19" [hls/conv.cpp:59]   --->   Operation 216 'zext' 'p_shl_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %i, i6 0)" [hls/conv.cpp:59]   --->   Operation 217 'bitconcatenate' 'p_shl1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i14 %p_shl1 to i19" [hls/conv.cpp:59]   --->   Operation 218 'zext' 'p_shl1_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (2.13ns)   --->   "%tmp_5 = sub i19 %p_shl_cast, %p_shl1_cast" [hls/conv.cpp:59]   --->   Operation 219 'sub' 'tmp_5' <Predicate = (exitcond2)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i19 %tmp_5 to i32" [hls/conv.cpp:59]   --->   Operation 220 'sext' 'tmp_5_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i32 %tmp_5_cast to i33" [hls/conv.cpp:59]   --->   Operation 221 'zext' 'tmp_6_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.76ns)   --->   "br label %burst.wr.header"   --->   Operation 222 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 15 <SV = 5> <Delay = 5.54>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %1 ], [ %sum_1, %.loopexit29.loopexit ]" [hls/conv.cpp:52]   --->   Operation 223 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%m = phi i31 [ 0, %1 ], [ %m_1, %.loopexit29.loopexit ]" [hls/conv.cpp:36]   --->   Operation 224 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%m_cast = zext i31 %m to i32" [hls/conv.cpp:36]   --->   Operation 225 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %m_cast, %filterDim_read" [hls/conv.cpp:36]   --->   Operation 226 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (2.52ns)   --->   "%m_1 = add i31 %m, 1" [hls/conv.cpp:36]   --->   Operation 227 'add' 'm_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %2" [hls/conv.cpp:36]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (2.55ns)   --->   "%mm = sub i32 %tmp, %m_cast" [hls/conv.cpp:39]   --->   Operation 229 'sub' 'mm' <Predicate = (tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (5.54ns)   --->   "%x_assign = fpext float %sum to double" [hls/conv.cpp:56]   --->   Operation 230 'fpext' 'x_assign' <Predicate = (!tmp_s)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 231 'bitcast' 'p_Val2_s' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i64 %p_Val2_s to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 232 'trunc' 'tmp_42' <Predicate = (!tmp_s)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 8.51>
ST_16 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_13 = sub nsw i32 %kCenterX, %mm" [hls/conv.cpp:47]   --->   Operation 233 'sub' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 234 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%rowIndex = add nsw i32 %i_cast, %tmp_13" [hls/conv.cpp:47]   --->   Operation 234 'add' 'rowIndex' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rowIndex, i32 31)" [hls/conv.cpp:51]   --->   Operation 235 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%rev = xor i1 %tmp_38, true" [hls/conv.cpp:51]   --->   Operation 236 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (2.47ns)   --->   "%tmp_15 = icmp slt i32 %rowIndex, 240" [hls/conv.cpp:51]   --->   Operation 237 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_39 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %rowIndex, i8 0)" [hls/conv.cpp:47]   --->   Operation 238 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i40 %tmp_39 to i41" [hls/conv.cpp:47]   --->   Operation 239 'sext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_40 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %rowIndex, i6 0)" [hls/conv.cpp:47]   --->   Operation 240 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i38 %tmp_40 to i41" [hls/conv.cpp:52]   --->   Operation 241 'sext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (2.87ns)   --->   "%tmp_41 = add i41 %p_shl8_cast, %p_shl7_cast" [hls/conv.cpp:52]   --->   Operation 242 'add' 'tmp_41' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [1/1] (8.51ns)   --->   "%tmp_16 = mul nsw i32 %filterDim_read, %mm" [hls/conv.cpp:52]   --->   Operation 243 'mul' 'tmp_16' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp_15, %rev" [hls/conv.cpp:51]   --->   Operation 244 'and' 'tmp1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (1.76ns)   --->   "br label %._crit_edge.0" [hls/conv.cpp:41]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 7> <Delay = 3.45>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %3 ], [ %sum_1_be, %._crit_edge.0.backedge ]" [hls/conv.cpp:52]   --->   Operation 246 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%n = phi i32 [ 0, %3 ], [ %n_1, %._crit_edge.0.backedge ]" [hls/conv.cpp:41]   --->   Operation 247 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %n, %filterDim_read" [hls/conv.cpp:41]   --->   Operation 248 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (2.55ns)   --->   "%n_1 = add nsw i32 %n, 1" [hls/conv.cpp:41]   --->   Operation 249 'add' 'n_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit29.loopexit, label %4" [hls/conv.cpp:41]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (2.55ns)   --->   "%nn = sub i32 %tmp, %n" [hls/conv.cpp:44]   --->   Operation 251 'sub' 'nn' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "br label %.loopexit29"   --->   Operation 252 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 7.82>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = sub nsw i32 %kCenterX, %nn" [hls/conv.cpp:48]   --->   Operation 253 'sub' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 254 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%colIndex = add nsw i32 %tmp_20, %j_cast" [hls/conv.cpp:48]   --->   Operation 254 'add' 'colIndex' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %colIndex, i32 31)" [hls/conv.cpp:51]   --->   Operation 255 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%rev1 = xor i1 %tmp_60, true" [hls/conv.cpp:51]   --->   Operation 256 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (2.47ns)   --->   "%tmp_23 = icmp slt i32 %colIndex, 320" [hls/conv.cpp:51]   --->   Operation 257 'icmp' 'tmp_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp2 = and i1 %tmp_23, %rev1" [hls/conv.cpp:51]   --->   Operation 258 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5 = and i1 %tmp2, %tmp1" [hls/conv.cpp:51]   --->   Operation 259 'and' 'or_cond5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 8.32>
ST_19 : Operation 260 [1/1] (1.76ns)   --->   "br i1 %or_cond5, label %5, label %._crit_edge.0.backedge" [hls/conv.cpp:51]   --->   Operation 260 'br' <Predicate = true> <Delay = 1.76>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i32 %colIndex to i41" [hls/conv.cpp:52]   --->   Operation 261 'zext' 'tmp_25_cast' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (2.90ns)   --->   "%tmp_50 = add i41 %tmp_25_cast, %tmp_41" [hls/conv.cpp:52]   --->   Operation 262 'add' 'tmp_50' <Predicate = (or_cond5)> <Delay = 2.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i41 %tmp_50 to i19" [hls/conv.cpp:52]   --->   Operation 263 'trunc' 'tmp_72' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i41 %tmp_50 to i17" [hls/conv.cpp:52]   --->   Operation 264 'trunc' 'tmp_73' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_73, i2 0)" [hls/conv.cpp:52]   --->   Operation 265 'bitconcatenate' 'p_shl9_cast' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (2.16ns)   --->   "%tmp_51 = sub i19 %p_shl9_cast, %tmp_72" [hls/conv.cpp:52]   --->   Operation 266 'sub' 'tmp_51' <Predicate = (or_cond5)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i19 %tmp_51 to i64" [hls/conv.cpp:52]   --->   Operation 267 'zext' 'tmp_54_cast' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%image_addr_1 = getelementptr [230400 x i8]* %image, i64 0, i64 %tmp_54_cast" [hls/conv.cpp:52]   --->   Operation 268 'getelementptr' 'image_addr_1' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 269 [2/2] (3.25ns)   --->   "%image_load = load i8* %image_addr_1, align 1" [hls/conv.cpp:52]   --->   Operation 269 'load' 'image_load' <Predicate = (or_cond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_19 : Operation 270 [1/1] (2.55ns)   --->   "%tmp_28 = add nsw i32 %tmp_16, %nn" [hls/conv.cpp:52]   --->   Operation 270 'add' 'tmp_28' <Predicate = (or_cond5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i32 %tmp_28 to i33" [hls/conv.cpp:52]   --->   Operation 271 'sext' 'tmp_29_cast' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (2.55ns)   --->   "%filter4_sum1 = add i33 %tmp_1_cast, %tmp_29_cast" [hls/conv.cpp:52]   --->   Operation 272 'add' 'filter4_sum1' <Predicate = (or_cond5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%filter4_sum1_cast = sext i33 %filter4_sum1 to i64" [hls/conv.cpp:52]   --->   Operation 273 'sext' 'filter4_sum1_cast' <Predicate = (or_cond5)> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32* %mem, i64 %filter4_sum1_cast" [hls/conv.cpp:52]   --->   Operation 274 'getelementptr' 'mem_addr_2' <Predicate = (or_cond5)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 8.75>
ST_20 : Operation 275 [1/2] (3.25ns)   --->   "%image_load = load i8* %image_addr_1, align 1" [hls/conv.cpp:52]   --->   Operation 275 'load' 'image_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_20 : Operation 276 [7/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 276 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 8.75>
ST_21 : Operation 277 [6/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 277 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 12> <Delay = 8.75>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_26 = zext i8 %image_load to i32" [hls/conv.cpp:52]   --->   Operation 278 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [6/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %tmp_26 to float" [hls/conv.cpp:52]   --->   Operation 279 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 280 [5/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 280 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 13> <Delay = 8.75>
ST_23 : Operation 281 [5/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %tmp_26 to float" [hls/conv.cpp:52]   --->   Operation 281 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 282 [4/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 282 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 14> <Delay = 8.75>
ST_24 : Operation 283 [4/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %tmp_26 to float" [hls/conv.cpp:52]   --->   Operation 283 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 284 [3/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 284 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 15> <Delay = 8.75>
ST_25 : Operation 285 [3/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %tmp_26 to float" [hls/conv.cpp:52]   --->   Operation 285 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 286 [2/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 286 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 16> <Delay = 8.75>
ST_26 : Operation 287 [2/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %tmp_26 to float" [hls/conv.cpp:52]   --->   Operation 287 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 288 [1/7] (8.75ns)   --->   "%mem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_2, i32 1)" [hls/conv.cpp:52]   --->   Operation 288 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 17> <Delay = 8.75>
ST_27 : Operation 289 [1/6] (6.41ns)   --->   "%tmp_27 = sitofp i32 %tmp_26 to float" [hls/conv.cpp:52]   --->   Operation 289 'sitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (8.75ns)   --->   "%mem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_2)" [hls/conv.cpp:52]   --->   Operation 290 'read' 'mem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 18> <Delay = 5.70>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%filter_load_cast = bitcast i32 %mem_addr_2_read to float" [hls/conv.cpp:52]   --->   Operation 291 'bitcast' 'filter_load_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 292 [4/4] (5.70ns)   --->   "%tmp_30 = fmul float %tmp_27, %filter_load_cast" [hls/conv.cpp:52]   --->   Operation 292 'fmul' 'tmp_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 5.70>
ST_29 : Operation 293 [3/4] (5.70ns)   --->   "%tmp_30 = fmul float %tmp_27, %filter_load_cast" [hls/conv.cpp:52]   --->   Operation 293 'fmul' 'tmp_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 5.70>
ST_30 : Operation 294 [2/4] (5.70ns)   --->   "%tmp_30 = fmul float %tmp_27, %filter_load_cast" [hls/conv.cpp:52]   --->   Operation 294 'fmul' 'tmp_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 5.70>
ST_31 : Operation 295 [1/4] (5.70ns)   --->   "%tmp_30 = fmul float %tmp_27, %filter_load_cast" [hls/conv.cpp:52]   --->   Operation 295 'fmul' 'tmp_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 7.25>
ST_32 : Operation 296 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_30" [hls/conv.cpp:52]   --->   Operation 296 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 7.25>
ST_33 : Operation 297 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_30" [hls/conv.cpp:52]   --->   Operation 297 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 7.25>
ST_34 : Operation 298 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_30" [hls/conv.cpp:52]   --->   Operation 298 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 25> <Delay = 7.25>
ST_35 : Operation 299 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_30" [hls/conv.cpp:52]   --->   Operation 299 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 26> <Delay = 7.25>
ST_36 : Operation 300 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_1, %tmp_30" [hls/conv.cpp:52]   --->   Operation 300 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 27> <Delay = 1.76>
ST_37 : Operation 301 [1/1] (1.76ns)   --->   "br label %._crit_edge.0.backedge" [hls/conv.cpp:53]   --->   Operation 301 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 28> <Delay = 0.00>
ST_38 : Operation 302 [1/1] (0.00ns)   --->   "%sum_1_be = phi float [ %sum_3, %5 ], [ %sum_1, %4 ]" [hls/conv.cpp:52]   --->   Operation 302 'phi' 'sum_1_be' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 303 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 6> <Delay = 6.50>
ST_39 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_42)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 304 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 305 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i = bitcast i64 %p_Result_s to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 305 'bitcast' 'ret_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 306 [1/1] (6.50ns)   --->   "%tmp_19 = fptrunc double %ret_i_i_i_i_i to float" [hls/conv.cpp:56]   --->   Operation 306 'fptrunc' 'tmp_19' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 7> <Delay = 7.25>
ST_40 : Operation 307 [5/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_19, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 307 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 7.25>
ST_41 : Operation 308 [4/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_19, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 308 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 7.25>
ST_42 : Operation 309 [3/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_19, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 309 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 7.25>
ST_43 : Operation 310 [2/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_19, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 310 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 7.25>
ST_44 : Operation 311 [1/5] (7.25ns)   --->   "%x_assign_1 = fadd float %tmp_19, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 311 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 312 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast float %x_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 312 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 313 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_1 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 314 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>

State 45 <SV = 12> <Delay = 7.30>
ST_45 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 315 'bitconcatenate' 'tmp_3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_3_i_i_i_cast1 = zext i25 %tmp_3_i_i_i to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 316 'zext' 'tmp_3_i_i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 317 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 318 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 318 'add' 'sh_assign' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 319 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 320 [1/1] (1.91ns)   --->   "%tmp_5_i_i_i = sub i8 127, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 320 'sub' 'tmp_5_i_i_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_5_i_i_i_cast = sext i8 %tmp_5_i_i_i to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 321 'sext' 'tmp_5_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (0.96ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_5_i_i_i_cast, i9 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 322 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 323 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 324 'sext' 'sh_assign_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_7_i_i_i = zext i32 %sh_assign_1_cast to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 325 'zext' 'tmp_7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_8_i_i_i = lshr i25 %tmp_3_i_i_i, %sh_assign_1_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 326 'lshr' 'tmp_8_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_i_i_i = shl i55 %tmp_3_i_i_i_cast1, %tmp_7_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 327 'shl' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 328 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_43 = zext i1 %tmp_53 to i8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 329 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i, i32 24, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 330 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 331 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %isNeg, i8 %tmp_43, i8 %tmp_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 331 'select' 'p_Val2_4' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 13> <Delay = 3.25>
ST_46 : Operation 332 [1/1] (3.25ns)   --->   "store i8 %p_Val2_4, i8* %newImage_0_addr_1, align 1" [hls/conv.cpp:56]   --->   Operation 332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_46 : Operation 333 [1/1] (1.76ns)   --->   "br label %.loopexit28" [hls/conv.cpp:36]   --->   Operation 333 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 14> <Delay = 5.54>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%sum_s = phi float [ 0.000000e+00, %2 ], [ %sum_1_1, %.loopexit28.loopexit ]" [hls/conv.cpp:52]   --->   Operation 334 'phi' 'sum_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 335 [1/1] (0.00ns)   --->   "%m_s = phi i31 [ 0, %2 ], [ %m_1_1, %.loopexit28.loopexit ]" [hls/conv.cpp:36]   --->   Operation 335 'phi' 'm_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 336 [1/1] (0.00ns)   --->   "%m_cast_14 = zext i31 %m_s to i32" [hls/conv.cpp:36]   --->   Operation 336 'zext' 'm_cast_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 337 [1/1] (2.47ns)   --->   "%tmp_29_1 = icmp slt i32 %m_cast_14, %filterDim_read" [hls/conv.cpp:36]   --->   Operation 337 'icmp' 'tmp_29_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 338 [1/1] (2.52ns)   --->   "%m_1_1 = add i31 %m_s, 1" [hls/conv.cpp:36]   --->   Operation 338 'add' 'm_1_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %tmp_29_1, label %7, label %6" [hls/conv.cpp:36]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 340 [1/1] (2.55ns)   --->   "%mm_1 = sub i32 %tmp, %m_cast_14" [hls/conv.cpp:39]   --->   Operation 340 'sub' 'mm_1' <Predicate = (tmp_29_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 341 [1/1] (5.54ns)   --->   "%x_assign_2 = fpext float %sum_s to double" [hls/conv.cpp:56]   --->   Operation 341 'fpext' 'x_assign_2' <Predicate = (!tmp_29_1)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_2 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 342 'bitcast' 'p_Val2_5' <Predicate = (!tmp_29_1)> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %p_Val2_5 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 343 'trunc' 'tmp_66' <Predicate = (!tmp_29_1)> <Delay = 0.00>

State 48 <SV = 15> <Delay = 8.51>
ST_48 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_30_1 = sub nsw i32 %kCenterX, %mm_1" [hls/conv.cpp:47]   --->   Operation 344 'sub' 'tmp_30_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 345 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%rowIndex_1 = add nsw i32 %i_cast, %tmp_30_1" [hls/conv.cpp:47]   --->   Operation 345 'add' 'rowIndex_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rowIndex_1, i32 31)" [hls/conv.cpp:51]   --->   Operation 346 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%rev2 = xor i1 %tmp_62, true" [hls/conv.cpp:51]   --->   Operation 347 'xor' 'rev2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 348 [1/1] (2.47ns)   --->   "%tmp_32_1 = icmp slt i32 %rowIndex_1, 240" [hls/conv.cpp:51]   --->   Operation 348 'icmp' 'tmp_32_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_45 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %rowIndex_1, i8 0)" [hls/conv.cpp:47]   --->   Operation 349 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i40 %tmp_45 to i41" [hls/conv.cpp:47]   --->   Operation 350 'sext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_46 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %rowIndex_1, i6 0)" [hls/conv.cpp:47]   --->   Operation 351 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 352 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i38 %tmp_46 to i41" [hls/conv.cpp:52]   --->   Operation 352 'sext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 353 [1/1] (2.87ns)   --->   "%tmp_47 = add i41 %p_shl3_cast, %p_shl2_cast" [hls/conv.cpp:52]   --->   Operation 353 'add' 'tmp_47' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 354 [1/1] (8.51ns)   --->   "%tmp_34_1 = mul nsw i32 %filterDim_read, %mm_1" [hls/conv.cpp:52]   --->   Operation 354 'mul' 'tmp_34_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp3 = and i1 %tmp_32_1, %rev2" [hls/conv.cpp:51]   --->   Operation 355 'and' 'tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 356 [1/1] (1.76ns)   --->   "br label %._crit_edge.1" [hls/conv.cpp:41]   --->   Operation 356 'br' <Predicate = true> <Delay = 1.76>

State 49 <SV = 16> <Delay = 3.45>
ST_49 : Operation 357 [1/1] (0.00ns)   --->   "%sum_1_1 = phi float [ %sum_s, %7 ], [ %sum_1_1_be, %._crit_edge.1.backedge ]" [hls/conv.cpp:52]   --->   Operation 357 'phi' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 358 [1/1] (0.00ns)   --->   "%n_s = phi i32 [ 0, %7 ], [ %n_1_1, %._crit_edge.1.backedge ]" [hls/conv.cpp:41]   --->   Operation 358 'phi' 'n_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 359 [1/1] (2.47ns)   --->   "%exitcond_1 = icmp eq i32 %n_s, %filterDim_read" [hls/conv.cpp:41]   --->   Operation 359 'icmp' 'exitcond_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 360 [1/1] (2.55ns)   --->   "%n_1_1 = add nsw i32 %n_s, 1" [hls/conv.cpp:41]   --->   Operation 360 'add' 'n_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %.loopexit28.loopexit, label %8" [hls/conv.cpp:41]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 362 [1/1] (2.55ns)   --->   "%nn_1 = sub i32 %tmp, %n_s" [hls/conv.cpp:44]   --->   Operation 362 'sub' 'nn_1' <Predicate = (!exitcond_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 363 [1/1] (0.00ns)   --->   "br label %.loopexit28"   --->   Operation 363 'br' <Predicate = (exitcond_1)> <Delay = 0.00>

State 50 <SV = 17> <Delay = 7.82>
ST_50 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40_1 = sub nsw i32 %kCenterX, %nn_1" [hls/conv.cpp:48]   --->   Operation 364 'sub' 'tmp_40_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 365 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%colIndex_1 = add nsw i32 %tmp_40_1, %j_cast" [hls/conv.cpp:48]   --->   Operation 365 'add' 'colIndex_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_cond5_1)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %colIndex_1, i32 31)" [hls/conv.cpp:51]   --->   Operation 366 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_cond5_1)   --->   "%rev3 = xor i1 %tmp_74, true" [hls/conv.cpp:51]   --->   Operation 367 'xor' 'rev3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 368 [1/1] (2.47ns)   --->   "%tmp_42_1 = icmp slt i32 %colIndex_1, 320" [hls/conv.cpp:51]   --->   Operation 368 'icmp' 'tmp_42_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_cond5_1)   --->   "%tmp4 = and i1 %tmp_42_1, %rev3" [hls/conv.cpp:51]   --->   Operation 369 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 370 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5_1 = and i1 %tmp4, %tmp3" [hls/conv.cpp:51]   --->   Operation 370 'and' 'or_cond5_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.89>
ST_51 : Operation 371 [1/1] (1.76ns)   --->   "br i1 %or_cond5_1, label %9, label %._crit_edge.1.backedge" [hls/conv.cpp:51]   --->   Operation 371 'br' <Predicate = true> <Delay = 1.76>
ST_51 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_43_1_cast = zext i32 %colIndex_1 to i41" [hls/conv.cpp:52]   --->   Operation 372 'zext' 'tmp_43_1_cast' <Predicate = (or_cond5_1)> <Delay = 0.00>
ST_51 : Operation 373 [1/1] (2.90ns)   --->   "%tmp_58 = add i41 %tmp_43_1_cast, %tmp_47" [hls/conv.cpp:52]   --->   Operation 373 'add' 'tmp_58' <Predicate = (or_cond5_1)> <Delay = 2.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i41 %tmp_58 to i19" [hls/conv.cpp:52]   --->   Operation 374 'trunc' 'tmp_80' <Predicate = (or_cond5_1)> <Delay = 0.00>
ST_51 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i41 %tmp_58 to i17" [hls/conv.cpp:52]   --->   Operation 375 'trunc' 'tmp_81' <Predicate = (or_cond5_1)> <Delay = 0.00>
ST_51 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_81, i2 0)" [hls/conv.cpp:52]   --->   Operation 376 'bitconcatenate' 'p_shl10_cast' <Predicate = (or_cond5_1)> <Delay = 0.00>
ST_51 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_59 = sub i19 %p_shl10_cast, %tmp_80" [hls/conv.cpp:52]   --->   Operation 377 'sub' 'tmp_59' <Predicate = (or_cond5_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 378 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%tmp_61 = add i19 1, %tmp_59" [hls/conv.cpp:52]   --->   Operation 378 'add' 'tmp_61' <Predicate = (or_cond5_1)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 379 [1/1] (2.55ns)   --->   "%tmp_46_1 = add nsw i32 %tmp_34_1, %nn_1" [hls/conv.cpp:52]   --->   Operation 379 'add' 'tmp_46_1' <Predicate = (or_cond5_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_47_1_cast = sext i32 %tmp_46_1 to i33" [hls/conv.cpp:52]   --->   Operation 380 'sext' 'tmp_47_1_cast' <Predicate = (or_cond5_1)> <Delay = 0.00>
ST_51 : Operation 381 [1/1] (2.55ns)   --->   "%filter4_sum2 = add i33 %tmp_1_cast, %tmp_47_1_cast" [hls/conv.cpp:52]   --->   Operation 381 'add' 'filter4_sum2' <Predicate = (or_cond5_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 382 [1/1] (0.00ns)   --->   "%filter4_sum2_cast = sext i33 %filter4_sum2 to i64" [hls/conv.cpp:52]   --->   Operation 382 'sext' 'filter4_sum2_cast' <Predicate = (or_cond5_1)> <Delay = 0.00>
ST_51 : Operation 383 [1/1] (0.00ns)   --->   "%mem_addr_3 = getelementptr i32* %mem, i64 %filter4_sum2_cast" [hls/conv.cpp:52]   --->   Operation 383 'getelementptr' 'mem_addr_3' <Predicate = (or_cond5_1)> <Delay = 0.00>

State 52 <SV = 19> <Delay = 8.75>
ST_52 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i19 %tmp_61 to i64" [hls/conv.cpp:52]   --->   Operation 384 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 385 [1/1] (0.00ns)   --->   "%image_addr_2 = getelementptr [230400 x i8]* %image, i64 0, i64 %tmp_64_cast" [hls/conv.cpp:52]   --->   Operation 385 'getelementptr' 'image_addr_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 386 [2/2] (3.25ns)   --->   "%image_load_1 = load i8* %image_addr_2, align 1" [hls/conv.cpp:52]   --->   Operation 386 'load' 'image_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_52 : Operation 387 [7/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 387 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 20> <Delay = 8.75>
ST_53 : Operation 388 [1/2] (3.25ns)   --->   "%image_load_1 = load i8* %image_addr_2, align 1" [hls/conv.cpp:52]   --->   Operation 388 'load' 'image_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_53 : Operation 389 [6/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 389 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 21> <Delay = 8.75>
ST_54 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_44_1 = zext i8 %image_load_1 to i32" [hls/conv.cpp:52]   --->   Operation 390 'zext' 'tmp_44_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 391 [6/6] (6.41ns)   --->   "%tmp_45_1 = sitofp i32 %tmp_44_1 to float" [hls/conv.cpp:52]   --->   Operation 391 'sitofp' 'tmp_45_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 392 [5/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 392 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 22> <Delay = 8.75>
ST_55 : Operation 393 [5/6] (6.41ns)   --->   "%tmp_45_1 = sitofp i32 %tmp_44_1 to float" [hls/conv.cpp:52]   --->   Operation 393 'sitofp' 'tmp_45_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 394 [4/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 394 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 23> <Delay = 8.75>
ST_56 : Operation 395 [4/6] (6.41ns)   --->   "%tmp_45_1 = sitofp i32 %tmp_44_1 to float" [hls/conv.cpp:52]   --->   Operation 395 'sitofp' 'tmp_45_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 396 [3/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 396 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 24> <Delay = 8.75>
ST_57 : Operation 397 [3/6] (6.41ns)   --->   "%tmp_45_1 = sitofp i32 %tmp_44_1 to float" [hls/conv.cpp:52]   --->   Operation 397 'sitofp' 'tmp_45_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 398 [2/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 398 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 25> <Delay = 8.75>
ST_58 : Operation 399 [2/6] (6.41ns)   --->   "%tmp_45_1 = sitofp i32 %tmp_44_1 to float" [hls/conv.cpp:52]   --->   Operation 399 'sitofp' 'tmp_45_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 400 [1/7] (8.75ns)   --->   "%mem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_3, i32 1)" [hls/conv.cpp:52]   --->   Operation 400 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 26> <Delay = 8.75>
ST_59 : Operation 401 [1/6] (6.41ns)   --->   "%tmp_45_1 = sitofp i32 %tmp_44_1 to float" [hls/conv.cpp:52]   --->   Operation 401 'sitofp' 'tmp_45_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 402 [1/1] (8.75ns)   --->   "%mem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_3)" [hls/conv.cpp:52]   --->   Operation 402 'read' 'mem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 27> <Delay = 5.70>
ST_60 : Operation 403 [1/1] (0.00ns)   --->   "%filter_load_1_cast = bitcast i32 %mem_addr_3_read to float" [hls/conv.cpp:52]   --->   Operation 403 'bitcast' 'filter_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 404 [4/4] (5.70ns)   --->   "%tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast" [hls/conv.cpp:52]   --->   Operation 404 'fmul' 'tmp_48_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 28> <Delay = 5.70>
ST_61 : Operation 405 [3/4] (5.70ns)   --->   "%tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast" [hls/conv.cpp:52]   --->   Operation 405 'fmul' 'tmp_48_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 5.70>
ST_62 : Operation 406 [2/4] (5.70ns)   --->   "%tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast" [hls/conv.cpp:52]   --->   Operation 406 'fmul' 'tmp_48_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 5.70>
ST_63 : Operation 407 [1/4] (5.70ns)   --->   "%tmp_48_1 = fmul float %tmp_45_1, %filter_load_1_cast" [hls/conv.cpp:52]   --->   Operation 407 'fmul' 'tmp_48_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 7.25>
ST_64 : Operation 408 [5/5] (7.25ns)   --->   "%sum_3_1 = fadd float %sum_1_1, %tmp_48_1" [hls/conv.cpp:52]   --->   Operation 408 'fadd' 'sum_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 32> <Delay = 7.25>
ST_65 : Operation 409 [4/5] (7.25ns)   --->   "%sum_3_1 = fadd float %sum_1_1, %tmp_48_1" [hls/conv.cpp:52]   --->   Operation 409 'fadd' 'sum_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 33> <Delay = 7.25>
ST_66 : Operation 410 [3/5] (7.25ns)   --->   "%sum_3_1 = fadd float %sum_1_1, %tmp_48_1" [hls/conv.cpp:52]   --->   Operation 410 'fadd' 'sum_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 34> <Delay = 7.25>
ST_67 : Operation 411 [2/5] (7.25ns)   --->   "%sum_3_1 = fadd float %sum_1_1, %tmp_48_1" [hls/conv.cpp:52]   --->   Operation 411 'fadd' 'sum_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 35> <Delay = 7.25>
ST_68 : Operation 412 [1/5] (7.25ns)   --->   "%sum_3_1 = fadd float %sum_1_1, %tmp_48_1" [hls/conv.cpp:52]   --->   Operation 412 'fadd' 'sum_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 36> <Delay = 1.76>
ST_69 : Operation 413 [1/1] (1.76ns)   --->   "br label %._crit_edge.1.backedge" [hls/conv.cpp:53]   --->   Operation 413 'br' <Predicate = true> <Delay = 1.76>

State 70 <SV = 37> <Delay = 0.00>
ST_70 : Operation 414 [1/1] (0.00ns)   --->   "%sum_1_1_be = phi float [ %sum_3_1, %9 ], [ %sum_1_1, %8 ]" [hls/conv.cpp:52]   --->   Operation 414 'phi' 'sum_1_1_be' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 415 [1/1] (0.00ns)   --->   "br label %._crit_edge.1"   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>

State 71 <SV = 15> <Delay = 6.50>
ST_71 : Operation 416 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_66)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 416 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 417 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i1 = bitcast i64 %p_Result_1 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 417 'bitcast' 'ret_i_i_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 418 [1/1] (6.50ns)   --->   "%tmp_37_1 = fptrunc double %ret_i_i_i_i_i1 to float" [hls/conv.cpp:56]   --->   Operation 418 'fptrunc' 'tmp_37_1' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 16> <Delay = 7.25>
ST_72 : Operation 419 [5/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_37_1, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 419 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 17> <Delay = 7.25>
ST_73 : Operation 420 [4/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_37_1, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 420 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 18> <Delay = 7.25>
ST_74 : Operation 421 [3/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_37_1, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 421 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 19> <Delay = 7.25>
ST_75 : Operation 422 [2/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_37_1, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 422 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 20> <Delay = 7.25>
ST_76 : Operation 423 [1/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_37_1, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 423 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 424 [1/1] (0.00ns)   --->   "%p_Val2_6 = bitcast float %x_assign_3 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 424 'bitcast' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 425 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 425 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 426 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i32 %p_Val2_6 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 426 'trunc' 'loc_V_3' <Predicate = true> <Delay = 0.00>

State 77 <SV = 21> <Delay = 7.30>
ST_77 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_3, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 427 'bitconcatenate' 'tmp_3_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_3_i_i_i1_cast1 = zext i25 %tmp_3_i_i_i1 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 428 'zext' 'tmp_3_i_i_i1_cast1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast = zext i8 %loc_V_2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 429 'zext' 'tmp_i_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 430 [1/1] (1.91ns)   --->   "%sh_assign_2 = add i9 -127, %tmp_i_i_i_i1_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 430 'add' 'sh_assign_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 431 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 431 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 432 [1/1] (1.91ns)   --->   "%tmp_5_i_i_i1 = sub i8 127, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 432 'sub' 'tmp_5_i_i_i1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_5_i_i_i1_cast = sext i8 %tmp_5_i_i_i1 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 433 'sext' 'tmp_5_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 434 [1/1] (0.96ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i9 %tmp_5_i_i_i1_cast, i9 %sh_assign_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 434 'select' 'sh_assign_3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sh_assign_3_cast = sext i9 %sh_assign_3 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 435 'sext' 'sh_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sh_assign_3_cast_cas = sext i9 %sh_assign_3 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 436 'sext' 'sh_assign_3_cast_cas' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_7_i_i_i1 = zext i32 %sh_assign_3_cast to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 437 'zext' 'tmp_7_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_8_i_i_i1 = lshr i25 %tmp_3_i_i_i1, %sh_assign_3_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 438 'lshr' 'tmp_8_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_i_i_i1 = shl i55 %tmp_3_i_i_i1_cast1, %tmp_7_i_i_i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 439 'shl' 'tmp_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i1, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 440 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_48 = zext i1 %tmp_71 to i8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 441 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i1, i32 24, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 442 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 443 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %isNeg_1, i8 %tmp_48, i8 %tmp_49" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 443 'select' 'p_Val2_9' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 22> <Delay = 3.25>
ST_78 : Operation 444 [1/1] (3.25ns)   --->   "store i8 %p_Val2_9, i8* %newImage_0_addr_2, align 1" [hls/conv.cpp:56]   --->   Operation 444 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_78 : Operation 445 [1/1] (1.76ns)   --->   "br label %.loopexit" [hls/conv.cpp:36]   --->   Operation 445 'br' <Predicate = true> <Delay = 1.76>

State 79 <SV = 23> <Delay = 5.54>
ST_79 : Operation 446 [1/1] (0.00ns)   --->   "%sum_4 = phi float [ 0.000000e+00, %6 ], [ %sum_1_2, %.loopexit.loopexit ]" [hls/conv.cpp:52]   --->   Operation 446 'phi' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 447 [1/1] (0.00ns)   --->   "%m_2 = phi i31 [ 0, %6 ], [ %m_1_2, %.loopexit.loopexit ]" [hls/conv.cpp:36]   --->   Operation 447 'phi' 'm_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 448 [1/1] (0.00ns)   --->   "%m_2_cast = zext i31 %m_2 to i32" [hls/conv.cpp:36]   --->   Operation 448 'zext' 'm_2_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 449 [1/1] (2.47ns)   --->   "%tmp_29_2 = icmp slt i32 %m_2_cast, %filterDim_read" [hls/conv.cpp:36]   --->   Operation 449 'icmp' 'tmp_29_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 450 [1/1] (2.52ns)   --->   "%m_1_2 = add i31 %m_2, 1" [hls/conv.cpp:36]   --->   Operation 450 'add' 'm_1_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 451 [1/1] (0.00ns)   --->   "br i1 %tmp_29_2, label %11, label %10" [hls/conv.cpp:36]   --->   Operation 451 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 452 [1/1] (2.55ns)   --->   "%mm_2 = sub i32 %tmp, %m_2_cast" [hls/conv.cpp:39]   --->   Operation 452 'sub' 'mm_2' <Predicate = (tmp_29_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 453 [1/1] (5.54ns)   --->   "%x_assign_4 = fpext float %sum_4 to double" [hls/conv.cpp:56]   --->   Operation 453 'fpext' 'x_assign_4' <Predicate = (!tmp_29_2)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 454 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast double %x_assign_4 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 454 'bitcast' 'p_Val2_10' <Predicate = (!tmp_29_2)> <Delay = 0.00>
ST_79 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %p_Val2_10 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 455 'trunc' 'tmp_76' <Predicate = (!tmp_29_2)> <Delay = 0.00>

State 80 <SV = 24> <Delay = 8.51>
ST_80 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_30_2 = sub nsw i32 %kCenterX, %mm_2" [hls/conv.cpp:47]   --->   Operation 456 'sub' 'tmp_30_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 457 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%rowIndex_2 = add nsw i32 %i_cast, %tmp_30_2" [hls/conv.cpp:47]   --->   Operation 457 'add' 'rowIndex_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rowIndex_2, i32 31)" [hls/conv.cpp:51]   --->   Operation 458 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%rev4 = xor i1 %tmp_75, true" [hls/conv.cpp:51]   --->   Operation 459 'xor' 'rev4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 460 [1/1] (2.47ns)   --->   "%tmp_32_2 = icmp slt i32 %rowIndex_2, 240" [hls/conv.cpp:51]   --->   Operation 460 'icmp' 'tmp_32_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_52 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %rowIndex_2, i8 0)" [hls/conv.cpp:47]   --->   Operation 461 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 462 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i40 %tmp_52 to i41" [hls/conv.cpp:47]   --->   Operation 462 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_54 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %rowIndex_2, i6 0)" [hls/conv.cpp:47]   --->   Operation 463 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 464 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i38 %tmp_54 to i41" [hls/conv.cpp:52]   --->   Operation 464 'sext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 465 [1/1] (2.87ns)   --->   "%tmp_55 = add i41 %p_shl5_cast, %p_shl4_cast" [hls/conv.cpp:52]   --->   Operation 465 'add' 'tmp_55' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 466 [1/1] (8.51ns)   --->   "%tmp_34_2 = mul nsw i32 %filterDim_read, %mm_2" [hls/conv.cpp:52]   --->   Operation 466 'mul' 'tmp_34_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 467 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp5 = and i1 %tmp_32_2, %rev4" [hls/conv.cpp:51]   --->   Operation 467 'and' 'tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 468 [1/1] (1.76ns)   --->   "br label %._crit_edge.2" [hls/conv.cpp:41]   --->   Operation 468 'br' <Predicate = true> <Delay = 1.76>

State 81 <SV = 25> <Delay = 3.45>
ST_81 : Operation 469 [1/1] (0.00ns)   --->   "%sum_1_2 = phi float [ %sum_4, %11 ], [ %sum_1_2_be, %._crit_edge.2.backedge ]" [hls/conv.cpp:52]   --->   Operation 469 'phi' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 470 [1/1] (0.00ns)   --->   "%n_2 = phi i32 [ 0, %11 ], [ %n_1_2, %._crit_edge.2.backedge ]" [hls/conv.cpp:41]   --->   Operation 470 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 471 [1/1] (2.47ns)   --->   "%exitcond_2 = icmp eq i32 %n_2, %filterDim_read" [hls/conv.cpp:41]   --->   Operation 471 'icmp' 'exitcond_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 472 [1/1] (2.55ns)   --->   "%n_1_2 = add nsw i32 %n_2, 1" [hls/conv.cpp:41]   --->   Operation 472 'add' 'n_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %.loopexit.loopexit, label %12" [hls/conv.cpp:41]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 474 [1/1] (2.55ns)   --->   "%nn_2 = sub i32 %tmp, %n_2" [hls/conv.cpp:44]   --->   Operation 474 'sub' 'nn_2' <Predicate = (!exitcond_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 475 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 475 'br' <Predicate = (exitcond_2)> <Delay = 0.00>

State 82 <SV = 26> <Delay = 7.82>
ST_82 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40_2 = sub nsw i32 %kCenterX, %nn_2" [hls/conv.cpp:48]   --->   Operation 476 'sub' 'tmp_40_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 477 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%colIndex_2 = add nsw i32 %tmp_40_2, %j_cast" [hls/conv.cpp:48]   --->   Operation 477 'add' 'colIndex_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_cond5_2)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %colIndex_2, i32 31)" [hls/conv.cpp:51]   --->   Operation 478 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_cond5_2)   --->   "%rev5 = xor i1 %tmp_82, true" [hls/conv.cpp:51]   --->   Operation 479 'xor' 'rev5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 480 [1/1] (2.47ns)   --->   "%tmp_42_2 = icmp slt i32 %colIndex_2, 320" [hls/conv.cpp:51]   --->   Operation 480 'icmp' 'tmp_42_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_cond5_2)   --->   "%tmp6 = and i1 %tmp_42_2, %rev5" [hls/conv.cpp:51]   --->   Operation 481 'and' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 482 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5_2 = and i1 %tmp6, %tmp5" [hls/conv.cpp:51]   --->   Operation 482 'and' 'or_cond5_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 27> <Delay = 6.89>
ST_83 : Operation 483 [1/1] (1.76ns)   --->   "br i1 %or_cond5_2, label %13, label %._crit_edge.2.backedge" [hls/conv.cpp:51]   --->   Operation 483 'br' <Predicate = true> <Delay = 1.76>
ST_83 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_43_2_cast = zext i32 %colIndex_2 to i41" [hls/conv.cpp:52]   --->   Operation 484 'zext' 'tmp_43_2_cast' <Predicate = (or_cond5_2)> <Delay = 0.00>
ST_83 : Operation 485 [1/1] (2.90ns)   --->   "%tmp_63 = add i41 %tmp_43_2_cast, %tmp_55" [hls/conv.cpp:52]   --->   Operation 485 'add' 'tmp_63' <Predicate = (or_cond5_2)> <Delay = 2.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i41 %tmp_63 to i19" [hls/conv.cpp:52]   --->   Operation 486 'trunc' 'tmp_83' <Predicate = (or_cond5_2)> <Delay = 0.00>
ST_83 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i41 %tmp_63 to i17" [hls/conv.cpp:52]   --->   Operation 487 'trunc' 'tmp_84' <Predicate = (or_cond5_2)> <Delay = 0.00>
ST_83 : Operation 488 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_84, i2 0)" [hls/conv.cpp:52]   --->   Operation 488 'bitconcatenate' 'p_shl11_cast' <Predicate = (or_cond5_2)> <Delay = 0.00>
ST_83 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_64 = sub i19 %p_shl11_cast, %tmp_83" [hls/conv.cpp:52]   --->   Operation 489 'sub' 'tmp_64' <Predicate = (or_cond5_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 490 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%tmp_65 = add i19 2, %tmp_64" [hls/conv.cpp:52]   --->   Operation 490 'add' 'tmp_65' <Predicate = (or_cond5_2)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 491 [1/1] (2.55ns)   --->   "%tmp_46_2 = add nsw i32 %tmp_34_2, %nn_2" [hls/conv.cpp:52]   --->   Operation 491 'add' 'tmp_46_2' <Predicate = (or_cond5_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_47_2_cast = sext i32 %tmp_46_2 to i33" [hls/conv.cpp:52]   --->   Operation 492 'sext' 'tmp_47_2_cast' <Predicate = (or_cond5_2)> <Delay = 0.00>
ST_83 : Operation 493 [1/1] (2.55ns)   --->   "%filter4_sum = add i33 %tmp_1_cast, %tmp_47_2_cast" [hls/conv.cpp:52]   --->   Operation 493 'add' 'filter4_sum' <Predicate = (or_cond5_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 494 [1/1] (0.00ns)   --->   "%filter4_sum_cast = sext i33 %filter4_sum to i64" [hls/conv.cpp:52]   --->   Operation 494 'sext' 'filter4_sum_cast' <Predicate = (or_cond5_2)> <Delay = 0.00>
ST_83 : Operation 495 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32* %mem, i64 %filter4_sum_cast" [hls/conv.cpp:52]   --->   Operation 495 'getelementptr' 'mem_addr_4' <Predicate = (or_cond5_2)> <Delay = 0.00>

State 84 <SV = 28> <Delay = 8.75>
ST_84 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i19 %tmp_65 to i64" [hls/conv.cpp:52]   --->   Operation 496 'zext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 497 [1/1] (0.00ns)   --->   "%image_addr_3 = getelementptr [230400 x i8]* %image, i64 0, i64 %tmp_68_cast" [hls/conv.cpp:52]   --->   Operation 497 'getelementptr' 'image_addr_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 498 [2/2] (3.25ns)   --->   "%image_load_2 = load i8* %image_addr_3, align 1" [hls/conv.cpp:52]   --->   Operation 498 'load' 'image_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_84 : Operation 499 [7/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 499 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 29> <Delay = 8.75>
ST_85 : Operation 500 [1/2] (3.25ns)   --->   "%image_load_2 = load i8* %image_addr_3, align 1" [hls/conv.cpp:52]   --->   Operation 500 'load' 'image_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_85 : Operation 501 [6/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 501 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 30> <Delay = 8.75>
ST_86 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_44_2 = zext i8 %image_load_2 to i32" [hls/conv.cpp:52]   --->   Operation 502 'zext' 'tmp_44_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 503 [6/6] (6.41ns)   --->   "%tmp_45_2 = sitofp i32 %tmp_44_2 to float" [hls/conv.cpp:52]   --->   Operation 503 'sitofp' 'tmp_45_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 504 [5/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 504 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 31> <Delay = 8.75>
ST_87 : Operation 505 [5/6] (6.41ns)   --->   "%tmp_45_2 = sitofp i32 %tmp_44_2 to float" [hls/conv.cpp:52]   --->   Operation 505 'sitofp' 'tmp_45_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 506 [4/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 506 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 32> <Delay = 8.75>
ST_88 : Operation 507 [4/6] (6.41ns)   --->   "%tmp_45_2 = sitofp i32 %tmp_44_2 to float" [hls/conv.cpp:52]   --->   Operation 507 'sitofp' 'tmp_45_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 508 [3/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 508 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 33> <Delay = 8.75>
ST_89 : Operation 509 [3/6] (6.41ns)   --->   "%tmp_45_2 = sitofp i32 %tmp_44_2 to float" [hls/conv.cpp:52]   --->   Operation 509 'sitofp' 'tmp_45_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 510 [2/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 510 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 34> <Delay = 8.75>
ST_90 : Operation 511 [2/6] (6.41ns)   --->   "%tmp_45_2 = sitofp i32 %tmp_44_2 to float" [hls/conv.cpp:52]   --->   Operation 511 'sitofp' 'tmp_45_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 512 [1/7] (8.75ns)   --->   "%mem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_4, i32 1)" [hls/conv.cpp:52]   --->   Operation 512 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 35> <Delay = 8.75>
ST_91 : Operation 513 [1/6] (6.41ns)   --->   "%tmp_45_2 = sitofp i32 %tmp_44_2 to float" [hls/conv.cpp:52]   --->   Operation 513 'sitofp' 'tmp_45_2' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 514 [1/1] (8.75ns)   --->   "%mem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_4)" [hls/conv.cpp:52]   --->   Operation 514 'read' 'mem_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 36> <Delay = 5.70>
ST_92 : Operation 515 [1/1] (0.00ns)   --->   "%filter_load_2_cast = bitcast i32 %mem_addr_4_read to float" [hls/conv.cpp:52]   --->   Operation 515 'bitcast' 'filter_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 516 [4/4] (5.70ns)   --->   "%tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast" [hls/conv.cpp:52]   --->   Operation 516 'fmul' 'tmp_48_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 37> <Delay = 5.70>
ST_93 : Operation 517 [3/4] (5.70ns)   --->   "%tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast" [hls/conv.cpp:52]   --->   Operation 517 'fmul' 'tmp_48_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 38> <Delay = 5.70>
ST_94 : Operation 518 [2/4] (5.70ns)   --->   "%tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast" [hls/conv.cpp:52]   --->   Operation 518 'fmul' 'tmp_48_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 39> <Delay = 5.70>
ST_95 : Operation 519 [1/4] (5.70ns)   --->   "%tmp_48_2 = fmul float %tmp_45_2, %filter_load_2_cast" [hls/conv.cpp:52]   --->   Operation 519 'fmul' 'tmp_48_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 40> <Delay = 7.25>
ST_96 : Operation 520 [5/5] (7.25ns)   --->   "%sum_3_2 = fadd float %sum_1_2, %tmp_48_2" [hls/conv.cpp:52]   --->   Operation 520 'fadd' 'sum_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 41> <Delay = 7.25>
ST_97 : Operation 521 [4/5] (7.25ns)   --->   "%sum_3_2 = fadd float %sum_1_2, %tmp_48_2" [hls/conv.cpp:52]   --->   Operation 521 'fadd' 'sum_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 42> <Delay = 7.25>
ST_98 : Operation 522 [3/5] (7.25ns)   --->   "%sum_3_2 = fadd float %sum_1_2, %tmp_48_2" [hls/conv.cpp:52]   --->   Operation 522 'fadd' 'sum_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 43> <Delay = 7.25>
ST_99 : Operation 523 [2/5] (7.25ns)   --->   "%sum_3_2 = fadd float %sum_1_2, %tmp_48_2" [hls/conv.cpp:52]   --->   Operation 523 'fadd' 'sum_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 44> <Delay = 7.25>
ST_100 : Operation 524 [1/5] (7.25ns)   --->   "%sum_3_2 = fadd float %sum_1_2, %tmp_48_2" [hls/conv.cpp:52]   --->   Operation 524 'fadd' 'sum_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 45> <Delay = 1.76>
ST_101 : Operation 525 [1/1] (1.76ns)   --->   "br label %._crit_edge.2.backedge" [hls/conv.cpp:53]   --->   Operation 525 'br' <Predicate = (or_cond5_2)> <Delay = 1.76>
ST_101 : Operation 526 [1/1] (0.00ns)   --->   "%sum_1_2_be = phi float [ %sum_3_2, %13 ], [ %sum_1_2, %12 ]" [hls/conv.cpp:52]   --->   Operation 526 'phi' 'sum_1_2_be' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 527 [1/1] (0.00ns)   --->   "br label %._crit_edge.2"   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 24> <Delay = 6.50>
ST_102 : Operation 528 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_76)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 528 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 529 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i2 = bitcast i64 %p_Result_2 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c/fabsdouble.cpp:7->hls/conv.cpp:56]   --->   Operation 529 'bitcast' 'ret_i_i_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 530 [1/1] (6.50ns)   --->   "%tmp_37_2 = fptrunc double %ret_i_i_i_i_i2 to float" [hls/conv.cpp:56]   --->   Operation 530 'fptrunc' 'tmp_37_2' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 25> <Delay = 7.25>
ST_103 : Operation 531 [5/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_37_2, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 531 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 26> <Delay = 7.25>
ST_104 : Operation 532 [4/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_37_2, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 532 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 27> <Delay = 7.25>
ST_105 : Operation 533 [3/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_37_2, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 533 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 28> <Delay = 7.25>
ST_106 : Operation 534 [2/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_37_2, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 534 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 29> <Delay = 7.25>
ST_107 : Operation 535 [1/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_37_2, 5.000000e-01" [hls/conv.cpp:56]   --->   Operation 535 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 536 [1/1] (0.00ns)   --->   "%p_Val2_11 = bitcast float %x_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 536 'bitcast' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 537 [1/1] (0.00ns)   --->   "%loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 537 'partselect' 'loc_V_4' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 538 [1/1] (0.00ns)   --->   "%loc_V_5 = trunc i32 %p_Val2_11 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 538 'trunc' 'loc_V_5' <Predicate = true> <Delay = 0.00>

State 108 <SV = 30> <Delay = 7.30>
ST_108 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_5, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 539 'bitconcatenate' 'tmp_3_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_3_i_i_i2_cast9 = zext i25 %tmp_3_i_i_i2 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 540 'zext' 'tmp_3_i_i_i2_cast9' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast8 = zext i8 %loc_V_4 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 541 'zext' 'tmp_i_i_i_i2_cast8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 542 [1/1] (1.91ns)   --->   "%sh_assign_4 = add i9 -127, %tmp_i_i_i_i2_cast8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 542 'add' 'sh_assign_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 543 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 543 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 544 [1/1] (1.91ns)   --->   "%tmp_5_i_i_i2 = sub i8 127, %loc_V_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 544 'sub' 'tmp_5_i_i_i2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_5_i_i_i2_cast = sext i8 %tmp_5_i_i_i2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 545 'sext' 'tmp_5_i_i_i2_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 546 [1/1] (0.96ns)   --->   "%sh_assign_5 = select i1 %isNeg_2, i9 %tmp_5_i_i_i2_cast, i9 %sh_assign_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 546 'select' 'sh_assign_5' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sh_assign_5_cast = sext i9 %sh_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 547 'sext' 'sh_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 548 'sext' 'sh_assign_5_cast_cas' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_7_i_i_i2 = zext i32 %sh_assign_5_cast to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 549 'zext' 'tmp_7_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_8_i_i_i2 = lshr i25 %tmp_3_i_i_i2, %sh_assign_5_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 550 'lshr' 'tmp_8_i_i_i2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_i_i_i2 = shl i55 %tmp_3_i_i_i2_cast9, %tmp_7_i_i_i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 551 'shl' 'tmp_i_i_i2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i2, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 552 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_56 = zext i1 %tmp_79 to i8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 553 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_i_i_i2, i32 24, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 554 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 555 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %isNeg_2, i8 %tmp_56, i8 %tmp_57" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56]   --->   Operation 555 'select' 'p_Val2_14' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 109 <SV = 31> <Delay = 3.25>
ST_109 : Operation 556 [1/1] (3.25ns)   --->   "store i8 %p_Val2_14, i8* %newImage_0_addr_3, align 1" [hls/conv.cpp:56]   --->   Operation 556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_109 : Operation 557 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_7) nounwind" [hls/conv.cpp:58]   --->   Operation 557 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 558 [1/1] (0.00ns)   --->   "br label %.preheader" [hls/conv.cpp:29]   --->   Operation 558 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 5> <Delay = 5.07>
ST_110 : Operation 559 [1/1] (0.00ns)   --->   "%indvar1 = phi i10 [ 0, %14 ], [ %indvar_next1, %burst.wr.body ]"   --->   Operation 559 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 560 [1/1] (1.77ns)   --->   "%exitcond4 = icmp eq i10 %indvar1, -64"   --->   Operation 560 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 561 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960) nounwind"   --->   Operation 561 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 562 [1/1] (1.73ns)   --->   "%indvar_next1 = add i10 %indvar1, 1"   --->   Operation 562 'add' 'indvar_next1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 563 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %burst.wr.end.loopexit, label %burst.wr.body"   --->   Operation 563 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 564 [1/1] (0.00ns)   --->   "%indvar2_cast = zext i10 %indvar1 to i33"   --->   Operation 564 'zext' 'indvar2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_110 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_22 = zext i10 %indvar1 to i64" [hls/conv.cpp:59]   --->   Operation 565 'zext' 'tmp_22' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_110 : Operation 566 [1/1] (0.00ns)   --->   "%newImage_0_addr = getelementptr [960 x i8]* %newImage_0, i64 0, i64 %tmp_22" [hls/conv.cpp:59]   --->   Operation 566 'getelementptr' 'newImage_0_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_110 : Operation 567 [2/2] (3.25ns)   --->   "%newImage_0_load = load i8* %newImage_0_addr, align 1" [hls/conv.cpp:59]   --->   Operation 567 'load' 'newImage_0_load' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_110 : Operation 568 [1/1] (2.55ns)   --->   "%image_dram_addr2 = add i33 %indvar2_cast, %tmp_6_cast" [hls/conv.cpp:59]   --->   Operation 568 'add' 'image_dram_addr2' <Predicate = (!exitcond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %image_dram_addr2, i32 2, i32 32)" [hls/conv.cpp:59]   --->   Operation 569 'partselect' 'tmp_24' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_110 : Operation 570 [1/1] (0.00ns)   --->   "%image_dram_addr2_cas = zext i31 %tmp_24 to i32" [hls/conv.cpp:59]   --->   Operation 570 'zext' 'image_dram_addr2_cas' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_110 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i33 %image_dram_addr2 to i2" [hls/conv.cpp:59]   --->   Operation 571 'trunc' 'tmp_25' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_110 : Operation 572 [1/1] (2.52ns)   --->   "%image_dram2_sum1 = add i32 %tmp_2_cast, %image_dram_addr2_cas" [hls/conv.cpp:59]   --->   Operation 572 'add' 'image_dram2_sum1' <Predicate = (!exitcond4)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 6> <Delay = 8.75>
ST_111 : Operation 573 [1/2] (3.25ns)   --->   "%newImage_0_load = load i8* %newImage_0_addr, align 1" [hls/conv.cpp:59]   --->   Operation 573 'load' 'newImage_0_load' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 960> <RAM>
ST_111 : Operation 574 [1/1] (0.00ns)   --->   "%image_dram2_sum1_cas = zext i32 %image_dram2_sum1 to i64" [hls/conv.cpp:59]   --->   Operation 574 'zext' 'image_dram2_sum1_cas' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_111 : Operation 575 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32* %mem, i64 %image_dram2_sum1_cas" [hls/conv.cpp:59]   --->   Operation 575 'getelementptr' 'mem_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_111 : Operation 576 [7/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 576 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 7> <Delay = 8.75>
ST_112 : Operation 577 [6/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 577 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 8> <Delay = 8.75>
ST_113 : Operation 578 [5/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 578 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 9> <Delay = 8.75>
ST_114 : Operation 579 [4/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 579 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 10> <Delay = 8.75>
ST_115 : Operation 580 [3/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 580 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 11> <Delay = 8.75>
ST_116 : Operation 581 [2/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 581 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 12> <Delay = 8.75>
ST_117 : Operation 582 [1/7] (8.75ns)   --->   "%mem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 582 'readreq' 'mem_load_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 13> <Delay = 8.75>
ST_118 : Operation 583 [1/1] (8.75ns)   --->   "%mem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:59]   --->   Operation 583 'read' 'mem_addr_1_read' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 14> <Delay = 8.75>
ST_119 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_25, i3 0)" [hls/conv.cpp:59]   --->   Operation 584 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_119 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_31 = zext i5 %tmp_29 to i32" [hls/conv.cpp:59]   --->   Operation 585 'zext' 'tmp_31' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_119 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_32 = shl i32 255, %tmp_31" [hls/conv.cpp:59]   --->   Operation 586 'shl' 'tmp_32' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_33 = xor i32 %tmp_32, -1" [hls/conv.cpp:59]   --->   Operation 587 'xor' 'tmp_33' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_34 = and i32 %mem_addr_1_read, %tmp_33" [hls/conv.cpp:59]   --->   Operation 588 'and' 'tmp_34' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_35 = zext i8 %newImage_0_load to i32" [hls/conv.cpp:59]   --->   Operation 589 'zext' 'tmp_35' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_119 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_36 = shl i32 %tmp_35, %tmp_31" [hls/conv.cpp:59]   --->   Operation 590 'shl' 'tmp_36' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 591 [1/1] (3.25ns) (out node of the LUT)   --->   "%tmp_37 = or i32 %tmp_34, %tmp_36" [hls/conv.cpp:59]   --->   Operation 591 'or' 'tmp_37' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 592 [1/1] (8.75ns)   --->   "%mem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %mem_addr_1, i32 1)" [hls/conv.cpp:59]   --->   Operation 592 'writereq' 'mem_addr_1_req' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 15> <Delay = 8.75>
ST_120 : Operation 593 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %mem_addr_1, i32 %tmp_37, i4 -1)" [hls/conv.cpp:59]   --->   Operation 593 'write' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 16> <Delay = 8.75>
ST_121 : Operation 594 [5/5] (8.75ns)   --->   "%mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:59]   --->   Operation 594 'writeresp' 'mem_addr_1_resp' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 17> <Delay = 8.75>
ST_122 : Operation 595 [4/5] (8.75ns)   --->   "%mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:59]   --->   Operation 595 'writeresp' 'mem_addr_1_resp' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 18> <Delay = 8.75>
ST_123 : Operation 596 [3/5] (8.75ns)   --->   "%mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:59]   --->   Operation 596 'writeresp' 'mem_addr_1_resp' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 19> <Delay = 8.75>
ST_124 : Operation 597 [2/5] (8.75ns)   --->   "%mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:59]   --->   Operation 597 'writeresp' 'mem_addr_1_resp' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 20> <Delay = 8.75>
ST_125 : Operation 598 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"   --->   Operation 598 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_125 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)"   --->   Operation 599 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_125 : Operation 600 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_image_dram) nounwind"   --->   Operation 600 'specloopname' 'empty_17' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_125 : Operation 601 [1/5] (8.75ns)   --->   "%mem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %mem_addr_1)" [hls/conv.cpp:59]   --->   Operation 601 'writeresp' 'mem_addr_1_resp' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 602 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"   --->   Operation 602 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_125 : Operation 603 [1/1] (0.00ns)   --->   "br label %burst.wr.header"   --->   Operation 603 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 126 <SV = 6> <Delay = 0.00>
ST_126 : Operation 604 [1/1] (0.00ns)   --->   "br label %burst.wr.end"   --->   Operation 604 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar') with incoming values : ('indvar_next') [25]  (1.77 ns)

 <State 2>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('exitcond6') [26]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr') [42]  (0 ns)
	bus request on port 'mem' [43]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' [43]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' [43]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' [43]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' [43]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' [43]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' [43]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' [44]  (8.75 ns)

 <State 11>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('image_dram_load') [45]  (4.42 ns)
	'store' operation (hls/conv.cpp:15) of variable 'tmp_14' on array 'image', hls/conv.cpp:12 [48]  (3.25 ns)

 <State 12>: 5.77ns
The critical path consists of the following:
	'sub' operation ('p_neg', hls/conv.cpp:24) [53]  (2.55 ns)
	'sub' operation ('p_neg_t', hls/conv.cpp:24) [56]  (2.52 ns)
	'select' operation ('kCenterX', hls/conv.cpp:24) [59]  (0.698 ns)

 <State 13>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', hls/conv.cpp:27) [64]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 14>: 3.28ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', hls/conv.cpp:29) [72]  (0 ns)
	'sub' operation ('tmp_17', hls/conv.cpp:56) [83]  (1.64 ns)
	'add' operation ('tmp_18', hls/conv.cpp:56) [86]  (1.64 ns)

 <State 15>: 5.55ns
The critical path consists of the following:
	'phi' operation ('sum', hls/conv.cpp:52) with incoming values : ('sum_3', hls/conv.cpp:52) [94]  (0 ns)
	'fpext' operation ('x', hls/conv.cpp:56) [160]  (5.55 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_16', hls/conv.cpp:52) [112]  (8.51 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond', hls/conv.cpp:41) [118]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 18>: 7.82ns
The critical path consists of the following:
	'sub' operation ('tmp_20', hls/conv.cpp:48) [123]  (0 ns)
	'add' operation ('colIndex', hls/conv.cpp:48) [124]  (4.37 ns)
	'icmp' operation ('tmp_23', hls/conv.cpp:51) [127]  (2.47 ns)
	'and' operation ('tmp2', hls/conv.cpp:51) [128]  (0 ns)
	'and' operation ('or_cond5', hls/conv.cpp:51) [129]  (0.978 ns)

 <State 19>: 8.33ns
The critical path consists of the following:
	'add' operation ('tmp_50', hls/conv.cpp:52) [133]  (2.91 ns)
	'sub' operation ('tmp_51', hls/conv.cpp:52) [137]  (2.17 ns)
	'getelementptr' operation ('image_addr_1', hls/conv.cpp:52) [139]  (0 ns)
	'load' operation ('image_load', hls/conv.cpp:52) on array 'image', hls/conv.cpp:12 [140]  (3.25 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [148]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:52) [149]  (8.75 ns)

 <State 28>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', hls/conv.cpp:52) [151]  (5.7 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', hls/conv.cpp:52) [151]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', hls/conv.cpp:52) [151]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', hls/conv.cpp:52) [151]  (5.7 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', hls/conv.cpp:52) [152]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', hls/conv.cpp:52) [152]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', hls/conv.cpp:52) [152]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', hls/conv.cpp:52) [152]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', hls/conv.cpp:52) [152]  (7.26 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_1_be', hls/conv.cpp:52) with incoming values : ('sum_3', hls/conv.cpp:52) [155]  (1.77 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_19', hls/conv.cpp:56) [165]  (6.5 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [166]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [166]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [166]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [166]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [166]  (7.26 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [173]  (1.92 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [177]  (0.968 ns)
	'lshr' operation ('tmp_8_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [181]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [186]  (4.42 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'store' operation (hls/conv.cpp:56) of variable '__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56 on array 'newImage[0]', hls/conv.cpp:13 [187]  (3.25 ns)

 <State 47>: 5.55ns
The critical path consists of the following:
	'phi' operation ('sum_s', hls/conv.cpp:52) with incoming values : ('sum_3_1', hls/conv.cpp:52) [190]  (0 ns)
	'fpext' operation ('x', hls/conv.cpp:56) [257]  (5.55 ns)

 <State 48>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_34_1', hls/conv.cpp:52) [208]  (8.51 ns)

 <State 49>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond_1', hls/conv.cpp:41) [214]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 50>: 7.82ns
The critical path consists of the following:
	'sub' operation ('tmp_40_1', hls/conv.cpp:48) [219]  (0 ns)
	'add' operation ('colIndex_1', hls/conv.cpp:48) [220]  (4.37 ns)
	'icmp' operation ('tmp_42_1', hls/conv.cpp:51) [223]  (2.47 ns)
	'and' operation ('tmp4', hls/conv.cpp:51) [224]  (0 ns)
	'and' operation ('or_cond5_1', hls/conv.cpp:51) [225]  (0.978 ns)

 <State 51>: 6.9ns
The critical path consists of the following:
	'add' operation ('tmp_58', hls/conv.cpp:52) [229]  (2.91 ns)
	'sub' operation ('tmp_59', hls/conv.cpp:52) [233]  (0 ns)
	'add' operation ('tmp_61', hls/conv.cpp:52) [234]  (3.99 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [245]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:52) [246]  (8.75 ns)

 <State 60>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_1', hls/conv.cpp:52) [248]  (5.7 ns)

 <State 61>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_1', hls/conv.cpp:52) [248]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_1', hls/conv.cpp:52) [248]  (5.7 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_1', hls/conv.cpp:52) [248]  (5.7 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', hls/conv.cpp:52) [249]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', hls/conv.cpp:52) [249]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', hls/conv.cpp:52) [249]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', hls/conv.cpp:52) [249]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', hls/conv.cpp:52) [249]  (7.26 ns)

 <State 69>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_1_1_be', hls/conv.cpp:52) with incoming values : ('sum_3_1', hls/conv.cpp:52) [252]  (1.77 ns)

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_37_1', hls/conv.cpp:56) [262]  (6.5 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [263]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [263]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [263]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [263]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [263]  (7.26 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [270]  (1.92 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [274]  (0.968 ns)
	'lshr' operation ('tmp_8_i_i_i1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [278]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [283]  (4.42 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'store' operation (hls/conv.cpp:56) of variable '__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56 on array 'newImage[0]', hls/conv.cpp:13 [284]  (3.25 ns)

 <State 79>: 5.55ns
The critical path consists of the following:
	'phi' operation ('sum_4', hls/conv.cpp:52) with incoming values : ('sum_3_2', hls/conv.cpp:52) [287]  (0 ns)
	'fpext' operation ('x', hls/conv.cpp:56) [354]  (5.55 ns)

 <State 80>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_34_2', hls/conv.cpp:52) [305]  (8.51 ns)

 <State 81>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond_2', hls/conv.cpp:41) [311]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 82>: 7.82ns
The critical path consists of the following:
	'sub' operation ('tmp_40_2', hls/conv.cpp:48) [316]  (0 ns)
	'add' operation ('colIndex_2', hls/conv.cpp:48) [317]  (4.37 ns)
	'icmp' operation ('tmp_42_2', hls/conv.cpp:51) [320]  (2.47 ns)
	'and' operation ('tmp6', hls/conv.cpp:51) [321]  (0 ns)
	'and' operation ('or_cond5_2', hls/conv.cpp:51) [322]  (0.978 ns)

 <State 83>: 6.9ns
The critical path consists of the following:
	'add' operation ('tmp_63', hls/conv.cpp:52) [326]  (2.91 ns)
	'sub' operation ('tmp_64', hls/conv.cpp:52) [330]  (0 ns)
	'add' operation ('tmp_65', hls/conv.cpp:52) [331]  (3.99 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:52) [342]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:52) [343]  (8.75 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_2', hls/conv.cpp:52) [345]  (5.7 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_2', hls/conv.cpp:52) [345]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_2', hls/conv.cpp:52) [345]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48_2', hls/conv.cpp:52) [345]  (5.7 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', hls/conv.cpp:52) [346]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', hls/conv.cpp:52) [346]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', hls/conv.cpp:52) [346]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', hls/conv.cpp:52) [346]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', hls/conv.cpp:52) [346]  (7.26 ns)

 <State 101>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_1_2_be', hls/conv.cpp:52) with incoming values : ('sum_3_2', hls/conv.cpp:52) [349]  (1.77 ns)

 <State 102>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_37_2', hls/conv.cpp:56) [359]  (6.5 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [360]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [360]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [360]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [360]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', hls/conv.cpp:56) [360]  (7.26 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [367]  (1.92 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [371]  (0.968 ns)
	'lshr' operation ('tmp_8_i_i_i2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [375]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56) [380]  (4.42 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'store' operation (hls/conv.cpp:56) of variable '__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62->hls/conv.cpp:56 on array 'newImage[0]', hls/conv.cpp:13 [381]  (3.25 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'phi' operation ('indvar1') with incoming values : ('indvar_next1') [394]  (0 ns)
	'add' operation ('image_dram_addr2', hls/conv.cpp:59) [407]  (2.55 ns)
	'add' operation ('image_dram2_sum1', hls/conv.cpp:59) [412]  (2.52 ns)

 <State 111>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', hls/conv.cpp:59) [414]  (0 ns)
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 112>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 114>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 116>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 117>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [415]  (8.75 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	bus read on port 'mem' (hls/conv.cpp:59) [416]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	bus request on port 'mem' (hls/conv.cpp:59) [424]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	bus write on port 'mem' (hls/conv.cpp:59) [425]  (8.75 ns)

 <State 121>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:59) [426]  (8.75 ns)

 <State 122>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:59) [426]  (8.75 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:59) [426]  (8.75 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:59) [426]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus access on port 'mem' (hls/conv.cpp:59) [426]  (8.75 ns)

 <State 126>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
