<root><simulation><result_generated_time />2023-05-12 16:15:48<layer><layer_spec />{'B': 1, 'K': 512, 'C': 2048, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 1048576, 'I': 100352, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 512.0, 'O': 2048}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />19/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [64, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 16)], [('C', 32)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 16)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7), ('K', 2)], [('K', 16), ('C', 32)], []]<I />[[('OY', 7), ('OX', 7), ('K', 2), ('K', 16)], [('C', 32)], []]<O />[[], [('OY', 7), ('OX', 7), ('K', 2), ('K', 16), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [16.0, 32.0, 1.0, 1.0], 'O': [64.0, 1, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 8388608, 8388608], 'I': [392, 802816, 802816], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.03, 0.25, 0.0], 'I': [0.77, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.28, 0.0], 'I': [0.77, 0.28, 0.0], 'O': [0.02, 0.28, 0.0]}<effective_mem_size_bit />{'W': [8, 524288, 8388608], 'I': [392, 25088, 802816], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [64, 64, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 1048576], [1048576, 1048576], [1048576, 0]]<I />[[3211264, 100352], [100352, 100352], [100352, 0]]<O />[[(777728, 802816), (802816, 777728)], [(777728, 802816), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(777728, 802816), (802816, 777728)], [(777728, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 131072], [16384, 16384], [4096, 0]]<I />[[401408, 12544], [1568, 1568], [392, 0]]<O />[[(97216, 100352), (100352, 97216)], [(12152, 12544), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([97216, 100352], [100352, 97216]), ([12152, 12544], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112329691.1<mem_energy_breakdown><W />[91.8, 3247.1, 5455.3]<I />[139.5, 310.8, 522.1]<O />[138.4, 2486.1, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7362<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7362<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />68160<latency_cycle_without_data_loading />50176<ideal_computing_cycle />50176<data_loading><load_cycle_total />17984<load_cycle_individual />{'W': [32, 16384, 0], 'I': [49, 1568, 0]}<load_cycle_combined />{'W': 16384, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-50175], [-50078, -33726], [-50176, -50176]], 'I': [[-50175], [-1333, 0], [-50176, -50176]], 'O': [[-50176], [-50176, -50176], [-49784, -50078]]}<mem_stall_cycle_shared />{'W': [[-50175], [-50078, 0], [0, 0]], 'I': [[-50175], [-1333, 0], [0, 0]], 'O': [[-50176], [-50176, -50176], [-49784, -50078]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 8388608, 8388608], 'I': [392, 802816, 802816], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [16384, 8388608, 8388608], 'I': [25088, 802816, 802816], 'O': [128, 200704, 200704]}<loop_cycles_each_level />{'W': [98, 50176, 50176], 'I': [1568, 50176, 50176], 'O': [1, 50176, 50176]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [32, 1, 1], 'O': [1, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 0.2], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [128.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [512.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [128.0, 128.0], [128.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [512.0, 16.0], [16.0, 0]], 'O': [[8.0, 8.0], [128.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [811.2, 311.2], [183.2, 4.0]], 'I': [[8.0, 8.0], [811.2, 311.2], [183.2, 4.0]], 'O': [[8.0, 8.0], [811.2, 311.2], [183.2, 4.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [98, 98, 512], [50176, 50176, 1]], 'I': [[1, 1, 50176], [49, 1568, 32], [50176, 50176, 1]], 'O': [[1, 1, 50176], [1, 1, 50176], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 98, 512], [32, 98, 512]], [[16384, 50176, 1], [4096, 50176, 1]]], 'I': [[0, 1, 50176], [[6, 1568, 32], [49, 1568, 32]], [[1568, 50176, 1], [392, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 1, 50176], [0, 1, 50176]], [[392, 50176, 1], [98, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-98, -66], [-33792, -46080]], 'I': [[-1], [-43, 0], [-48608, -49784]], 'O': [[-1], [-1, -1], [-49784, -50078]]}<single_stall_count />{'W': [50175, 511, 0], 'I': [50175, 31, 0], 'O': [50176, 50176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [16352, 0], 'I': [1519, 0], 'O': [0, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-32305, -50176], [-50176, -49784]], 1: [[-50176, -50176], [-49784, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>