

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Mon Dec  6 16:55:33 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.730 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.137 us | 0.137 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|         4|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j3_0_i = phi i4 [ 0, %entry ], [ %j, %._crit_edge.i_ifconv ]"   --->   Operation 9 'phi' 'j3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln37 = icmp eq i4 %j3_0_i, -6" [firmware/myproject_axi.cpp:37]   --->   Operation 10 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.70ns)   --->   "%j = add i4 %j3_0_i, 1" [firmware/myproject_axi.cpp:37]   --->   Operation 12 'add' 'j' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %Loop_2_proc.exit, label %._crit_edge.i_ifconv" [firmware/myproject_axi.cpp:37]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln38 = icmp eq i4 %j3_0_i, -7" [firmware/myproject_axi.cpp:38]   --->   Operation 14 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.12ns)   --->   "%last = and i1 %icmp_ln38, %p_read_1" [firmware/myproject_axi.cpp:38]   --->   Operation 15 'and' 'last' <Predicate = (!icmp_ln37)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_0_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_0)" [firmware/myproject_axi.cpp:39]   --->   Operation 16 'read' 'tmp_data_V_0_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_1_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_1)" [firmware/myproject_axi.cpp:39]   --->   Operation 17 'read' 'tmp_data_V_1_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_2)" [firmware/myproject_axi.cpp:39]   --->   Operation 18 'read' 'tmp_data_V_2_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_3_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_3)" [firmware/myproject_axi.cpp:39]   --->   Operation 19 'read' 'tmp_data_V_3_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_4)" [firmware/myproject_axi.cpp:39]   --->   Operation 20 'read' 'tmp_data_V_4_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_5)" [firmware/myproject_axi.cpp:39]   --->   Operation 21 'read' 'tmp_data_V_5_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_6_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_6)" [firmware/myproject_axi.cpp:39]   --->   Operation 22 'read' 'tmp_data_V_6_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_7_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_7)" [firmware/myproject_axi.cpp:39]   --->   Operation 23 'read' 'tmp_data_V_7_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_8_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_8)" [firmware/myproject_axi.cpp:39]   --->   Operation 24 'read' 'tmp_data_V_8_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_9_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_9)" [firmware/myproject_axi.cpp:39]   --->   Operation 25 'read' 'tmp_data_V_9_read' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %tmp_data_V_0_read, i16 %tmp_data_V_1_read, i16 %tmp_data_V_2_read, i16 %tmp_data_V_3_read, i16 %tmp_data_V_4_read, i16 %tmp_data_V_5_read, i16 %tmp_data_V_6_read, i16 %tmp_data_V_7_read, i16 %tmp_data_V_8_read, i16 %tmp_data_V_9_read, i4 %j3_0_i)" [firmware/myproject_axi.cpp:39]   --->   Operation 26 'mux' 'tmp_V_3' <Predicate = (!icmp_ln37)> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.67ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_3, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln37)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_3, i32 15)" [firmware/myproject_axi.cpp:39]   --->   Operation 28 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_V = sub i16 0, %tmp_V_3" [firmware/myproject_axi.cpp:39]   --->   Operation 29 'sub' 'tmp_V' <Predicate = (!icmp_ln37)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.24ns)   --->   "%tmp_V_4 = select i1 %p_Result_16, i16 %tmp_V, i16 %tmp_V_3" [firmware/myproject_axi.cpp:39]   --->   Operation 30 'select' 'tmp_V_4' <Predicate = (!icmp_ln37)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_4, i32 15, i32 0) nounwind" [firmware/myproject_axi.cpp:39]   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [firmware/myproject_axi.cpp:39]   --->   Operation 32 'bitconcatenate' 'p_Result_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind" [firmware/myproject_axi.cpp:39]   --->   Operation 33 'cttz' 'l' <Predicate = (!icmp_ln37)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:39]   --->   Operation 34 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.72>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/myproject_axi.cpp:39]   --->   Operation 36 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/myproject_axi.cpp:39]   --->   Operation 37 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 38 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 40 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:39]   --->   Operation 41 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 42 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/myproject_axi.cpp:39]   --->   Operation 43 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 44 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_13 = and i16 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 45 'and' 'p_Result_13' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_13, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 46 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:39]   --->   Operation 47 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_2009 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 48 'bitselect' 'tmp_2009' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_2009, true" [firmware/myproject_axi.cpp:39]   --->   Operation 49 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 50 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_4, i16 %add_ln949)" [firmware/myproject_axi.cpp:39]   --->   Operation 51 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_14, %xor_ln949" [firmware/myproject_axi.cpp:39]   --->   Operation 52 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:39]   --->   Operation 53 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:39]   --->   Operation 54 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.12>
ST_3 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 55 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.88ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 56 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.88ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 57 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i16 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 58 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i16 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:39]   --->   Operation 59 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 60 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 61 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 62 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:39]   --->   Operation 63 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 64 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 65 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:39]   --->   Operation 66 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:39]   --->   Operation 67 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 68 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2010 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:39]   --->   Operation 69 'bitselect' 'tmp_2010' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.30ns)   --->   "%select_ln964 = select i1 %tmp_2010, i8 127, i8 126" [firmware/myproject_axi.cpp:39]   --->   Operation 70 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:39]   --->   Operation 71 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:39]   --->   Operation 72 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2124_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_16, i8 %add_ln964)" [firmware/myproject_axi.cpp:39]   --->   Operation 73 'bitconcatenate' 'tmp_2124_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_18 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_2124_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 74 'partset' 'p_Result_18' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_18 to i32" [firmware/myproject_axi.cpp:39]   --->   Operation 75 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:39]   --->   Operation 76 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.22ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:39]   --->   Operation 77 'select' 'select_ln935' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:39]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:39]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:37]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
p_read_1          (read             ) [ 001111]
br_ln0            (br               ) [ 011111]
j3_0_i            (phi              ) [ 001000]
icmp_ln37         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011111]
br_ln37           (br               ) [ 000000]
icmp_ln38         (icmp             ) [ 000000]
last              (and              ) [ 000111]
tmp_data_V_0_read (read             ) [ 000000]
tmp_data_V_1_read (read             ) [ 000000]
tmp_data_V_2_read (read             ) [ 000000]
tmp_data_V_3_read (read             ) [ 000000]
tmp_data_V_4_read (read             ) [ 000000]
tmp_data_V_5_read (read             ) [ 000000]
tmp_data_V_6_read (read             ) [ 000000]
tmp_data_V_7_read (read             ) [ 000000]
tmp_data_V_8_read (read             ) [ 000000]
tmp_data_V_9_read (read             ) [ 000000]
tmp_V_3           (mux              ) [ 000000]
icmp_ln935        (icmp             ) [ 000110]
p_Result_16       (bitselect        ) [ 000110]
tmp_V             (sub              ) [ 000000]
tmp_V_4           (select           ) [ 000110]
p_Result_s        (partselect       ) [ 000000]
p_Result_17       (bitconcatenate   ) [ 000000]
l                 (cttz             ) [ 000100]
trunc_ln943       (trunc            ) [ 000110]
ret_ln0           (ret              ) [ 000000]
sub_ln944         (sub              ) [ 000000]
trunc_ln944       (trunc            ) [ 000000]
lsb_index         (add              ) [ 000000]
tmp               (partselect       ) [ 000000]
icmp_ln947        (icmp             ) [ 000000]
trunc_ln947       (trunc            ) [ 000000]
sub_ln947         (sub              ) [ 000000]
zext_ln947        (zext             ) [ 000000]
lshr_ln947        (lshr             ) [ 000000]
p_Result_13       (and              ) [ 000000]
icmp_ln947_1      (icmp             ) [ 000000]
a                 (and              ) [ 000000]
tmp_2009          (bitselect        ) [ 000000]
xor_ln949         (xor              ) [ 000000]
add_ln949         (add              ) [ 000000]
p_Result_14       (bitselect        ) [ 000000]
and_ln949         (and              ) [ 000000]
or_ln949          (or               ) [ 000000]
or_ln_i           (bitconcatenate   ) [ 000010]
icmp_ln958        (icmp             ) [ 000010]
add_ln958         (add              ) [ 000010]
sub_ln958         (sub              ) [ 000010]
m                 (zext             ) [ 000000]
zext_ln957_1      (zext             ) [ 000000]
lshr_ln958        (lshr             ) [ 000000]
zext_ln958        (zext             ) [ 000000]
zext_ln958_1      (zext             ) [ 000000]
shl_ln958         (shl              ) [ 000000]
m_1               (select           ) [ 000000]
zext_ln961        (zext             ) [ 000000]
m_2               (add              ) [ 000000]
m_5               (partselect       ) [ 000000]
m_6               (zext             ) [ 000000]
tmp_2010          (bitselect        ) [ 000000]
select_ln964      (select           ) [ 000000]
sub_ln964         (sub              ) [ 000000]
add_ln964         (add              ) [ 000000]
tmp_2124_i        (bitconcatenate   ) [ 000000]
p_Result_18       (partset          ) [ 000000]
trunc_ln738       (trunc            ) [ 000000]
bitcast_ln739     (bitcast          ) [ 000000]
select_ln935      (select           ) [ 000001]
write_ln23        (write            ) [ 000000]
br_ln37           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_data_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_data_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_data_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_data_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_data_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i16.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_data_V_0_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_0_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_data_V_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_1_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_2_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_2_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_data_V_3_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_3_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_data_V_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_4_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_V_5_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_5_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_6_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_6_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_data_V_7_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_7_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_data_V_8_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_8_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_data_V_9_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_9_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="2"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j3_0_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j3_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln37_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln38_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="last_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_V_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="0" index="3" bw="16" slack="0"/>
<pin id="233" dir="0" index="4" bw="16" slack="0"/>
<pin id="234" dir="0" index="5" bw="16" slack="0"/>
<pin id="235" dir="0" index="6" bw="16" slack="0"/>
<pin id="236" dir="0" index="7" bw="16" slack="0"/>
<pin id="237" dir="0" index="8" bw="16" slack="0"/>
<pin id="238" dir="0" index="9" bw="16" slack="0"/>
<pin id="239" dir="0" index="10" bw="16" slack="0"/>
<pin id="240" dir="0" index="11" bw="4" slack="0"/>
<pin id="241" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln935_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_16_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_V_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="1" slack="0"/>
<pin id="287" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_17_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="l_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln943_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln944_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln944_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="lsb_index_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln947_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln947_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sub_ln947_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln947_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lshr_ln947_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_13_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln947_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="a_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_2009_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2009/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln949_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln949_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_14_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="1"/>
<pin id="403" dir="0" index="2" bw="16" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln949_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln949_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln958_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln958_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln958_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="m_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="2"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln957_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="lshr_ln958_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln958_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln958_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln958_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="m_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="64" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln961_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="m_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="m_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="63" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="7" slack="0"/>
<pin id="490" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="m_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="63" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_2010_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2010/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln964_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln964_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="2"/>
<pin id="518" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln964_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_2124_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="2"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2124_i/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_18_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="63" slack="0"/>
<pin id="536" dir="0" index="2" bw="9" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="0" index="4" bw="6" slack="0"/>
<pin id="539" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln738_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="bitcast_ln739_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln935_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="2"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/4 "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_read_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="j_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="574" class="1005" name="last_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="2"/>
<pin id="576" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln935_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="584" class="1005" name="p_Result_16_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="2"/>
<pin id="586" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_V_4_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="1"/>
<pin id="591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="l_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="602" class="1005" name="trunc_ln943_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="2"/>
<pin id="604" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="607" class="1005" name="or_ln_i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln958_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln958_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln958 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sub_ln958_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln958 "/>
</bind>
</comp>

<comp id="627" class="1005" name="select_ln935_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="191"><net_src comp="116" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="198" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="198" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="198" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="124" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="130" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="245"><net_src comp="136" pin="2"/><net_sink comp="228" pin=3"/></net>

<net id="246"><net_src comp="142" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="247"><net_src comp="148" pin="2"/><net_sink comp="228" pin=5"/></net>

<net id="248"><net_src comp="154" pin="2"/><net_sink comp="228" pin=6"/></net>

<net id="249"><net_src comp="160" pin="2"/><net_sink comp="228" pin=7"/></net>

<net id="250"><net_src comp="166" pin="2"/><net_sink comp="228" pin=8"/></net>

<net id="251"><net_src comp="172" pin="2"/><net_sink comp="228" pin=9"/></net>

<net id="252"><net_src comp="178" pin="2"/><net_sink comp="228" pin=10"/></net>

<net id="253"><net_src comp="198" pin="4"/><net_sink comp="228" pin=11"/></net>

<net id="258"><net_src comp="228" pin="12"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="228" pin="12"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="228" pin="12"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="260" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="228" pin="12"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="282" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="292" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="74" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="312" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="80" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="312" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="82" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="337" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="321" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="317" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="388" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="374" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="90" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="321" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="312" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="94" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="312" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="445" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="456" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="469" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="98" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="100" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="479" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="94" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="507" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="108" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="520" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="540"><net_src comp="110" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="495" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="526" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="112" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="544"><net_src comp="78" pin="0"/><net_sink comp="533" pin=4"/></net>

<net id="548"><net_src comp="533" pin="5"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="114" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="3"/><net_sink comp="184" pin=4"/></net>

<net id="564"><net_src comp="118" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="572"><net_src comp="211" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="577"><net_src comp="223" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="582"><net_src comp="254" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="587"><net_src comp="260" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="592"><net_src comp="274" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="600"><net_src comp="300" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="605"><net_src comp="308" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="610"><net_src comp="419" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="615"><net_src comp="427" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="620"><net_src comp="433" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="625"><net_src comp="439" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="630"><net_src comp="553" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="184" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {5 }
	Port: out_last_V | {5 }
 - Input state : 
	Port: Loop_2_proc : p_read | {1 }
	Port: Loop_2_proc : tmp_data_V_0 | {2 }
	Port: Loop_2_proc : tmp_data_V_1 | {2 }
	Port: Loop_2_proc : tmp_data_V_2 | {2 }
	Port: Loop_2_proc : tmp_data_V_3 | {2 }
	Port: Loop_2_proc : tmp_data_V_4 | {2 }
	Port: Loop_2_proc : tmp_data_V_5 | {2 }
	Port: Loop_2_proc : tmp_data_V_6 | {2 }
	Port: Loop_2_proc : tmp_data_V_7 | {2 }
	Port: Loop_2_proc : tmp_data_V_8 | {2 }
	Port: Loop_2_proc : tmp_data_V_9 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln37 : 1
		j : 1
		br_ln37 : 2
		icmp_ln38 : 1
		last : 2
		icmp_ln935 : 1
		p_Result_16 : 1
		tmp_V : 1
		tmp_V_4 : 2
		p_Result_s : 3
		p_Result_17 : 4
		l : 5
		trunc_ln943 : 6
	State 3
		trunc_ln944 : 1
		lsb_index : 1
		tmp : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_13 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_2009 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_14 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln_i : 6
		icmp_ln958 : 2
		add_ln958 : 1
		sub_ln958 : 1
	State 4
		lshr_ln958 : 1
		zext_ln958 : 2
		shl_ln958 : 1
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_2010 : 5
		select_ln964 : 6
		add_ln964 : 7
		tmp_2124_i : 8
		p_Result_18 : 9
		trunc_ln738 : 10
		bitcast_ln739 : 11
		select_ln935 : 12
		write_ln23 : 13
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            j_fu_211           |    0    |    12   |
|          |        lsb_index_fu_321       |    0    |    39   |
|    add   |        add_ln949_fu_394       |    0    |    23   |
|          |        add_ln958_fu_433       |    0    |    39   |
|          |           m_2_fu_479          |    0    |    71   |
|          |        add_ln964_fu_520       |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |          tmp_V_fu_268         |    0    |    23   |
|          |        sub_ln944_fu_312       |    0    |    39   |
|    sub   |        sub_ln947_fu_347       |    0    |    15   |
|          |        sub_ln958_fu_439       |    0    |    39   |
|          |        sub_ln964_fu_515       |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |         tmp_V_4_fu_274        |    0    |    16   |
|  select  |           m_1_fu_469          |    0    |    63   |
|          |      select_ln964_fu_507      |    0    |    8    |
|          |      select_ln935_fu_553      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   lshr   |       lshr_ln947_fu_357       |    0    |    11   |
|          |       lshr_ln958_fu_451       |    0    |    92   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln958_fu_463       |    0    |    92   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln37_fu_205       |    0    |    9    |
|          |        icmp_ln38_fu_217       |    0    |    9    |
|   icmp   |       icmp_ln935_fu_254       |    0    |    13   |
|          |       icmp_ln947_fu_337       |    0    |    20   |
|          |      icmp_ln947_1_fu_368      |    0    |    13   |
|          |       icmp_ln958_fu_427       |    0    |    20   |
|----------|-------------------------------|---------|---------|
|   cttz   |            l_fu_300           |    40   |    36   |
|----------|-------------------------------|---------|---------|
|    mux   |         tmp_V_3_fu_228        |    0    |    55   |
|----------|-------------------------------|---------|---------|
|          |          last_fu_223          |    0    |    2    |
|    and   |       p_Result_13_fu_363      |    0    |    16   |
|          |            a_fu_374           |    0    |    2    |
|          |        and_ln949_fu_407       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln949_fu_388       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln949_fu_413        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_118     |    0    |    0    |
|          | tmp_data_V_0_read_read_fu_124 |    0    |    0    |
|          | tmp_data_V_1_read_read_fu_130 |    0    |    0    |
|          | tmp_data_V_2_read_read_fu_136 |    0    |    0    |
|          | tmp_data_V_3_read_read_fu_142 |    0    |    0    |
|   read   | tmp_data_V_4_read_read_fu_148 |    0    |    0    |
|          | tmp_data_V_5_read_read_fu_154 |    0    |    0    |
|          | tmp_data_V_6_read_read_fu_160 |    0    |    0    |
|          | tmp_data_V_7_read_read_fu_166 |    0    |    0    |
|          | tmp_data_V_8_read_read_fu_172 |    0    |    0    |
|          | tmp_data_V_9_read_read_fu_178 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_184       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_16_fu_260      |    0    |    0    |
| bitselect|        tmp_2009_fu_380        |    0    |    0    |
|          |       p_Result_14_fu_400      |    0    |    0    |
|          |        tmp_2010_fu_499        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_s_fu_282       |    0    |    0    |
|partselect|           tmp_fu_327          |    0    |    0    |
|          |           m_5_fu_485          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_17_fu_292      |    0    |    0    |
|bitconcatenate|         or_ln_i_fu_419        |    0    |    0    |
|          |       tmp_2124_i_fu_526       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln943_fu_308      |    0    |    0    |
|   trunc  |       trunc_ln944_fu_317      |    0    |    0    |
|          |       trunc_ln947_fu_343      |    0    |    0    |
|          |       trunc_ln738_fu_545      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln947_fu_353       |    0    |    0    |
|          |            m_fu_445           |    0    |    0    |
|          |      zext_ln957_1_fu_448      |    0    |    0    |
|   zext   |       zext_ln958_fu_456       |    0    |    0    |
|          |      zext_ln958_1_fu_460      |    0    |    0    |
|          |       zext_ln961_fu_476       |    0    |    0    |
|          |           m_6_fu_495          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_18_fu_533      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    40   |   853   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln958_reg_617 |   32   |
| icmp_ln935_reg_579 |    1   |
| icmp_ln958_reg_612 |    1   |
|   j3_0_i_reg_194   |    4   |
|      j_reg_569     |    4   |
|      l_reg_597     |   32   |
|    last_reg_574    |    1   |
|   or_ln_i_reg_607  |   32   |
| p_Result_16_reg_584|    1   |
|  p_read_1_reg_561  |    1   |
|select_ln935_reg_627|   32   |
|  sub_ln958_reg_622 |   32   |
|   tmp_V_4_reg_589  |   16   |
| trunc_ln943_reg_602|    8   |
+--------------------+--------+
|        Total       |   197  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_184 |  p4  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   853  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   197  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   237  |   862  |
+-----------+--------+--------+--------+
