// Seed: 3813851173
module module_0;
  wire id_1;
  id_2 :
  assert property (@(posedge 1 or posedge 1, posedge id_1 or posedge 1) 1) id_2 = id_2;
  logic [7:0][1 : ""]
      id_3 (
          .id_0(id_2),
          .id_1(1 & &id_1),
          .id_2(id_1),
          .id_3(id_2 == 1),
          .id_4(id_1)
      ),
      id_4;
endmodule
module module_1;
  wire id_1 = id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_15 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
