#ifndef _SIMD_SORT_bitonic_9_int16_t_H_
#define _SIMD_SORT_bitonic_9_int16_t_H_

/*

Sorting Network Information:
	Sort Size                        : 9
	Underlying Sort Type             : int16_t
	Network Generation Algorithm     : bitonic
	Network Depth                    : 8
	SIMD Instructions                : 8 / 62
	SIMD Type                        : __m256i
	SIMD Instruction Set(s) Used     : AVX2, AVX
	SIMD Instruction Set(s) Excluded : AVX512*
	Aligned Load & Store             : False
	Full Load & Store                : False

Performance Notes:
1) If you are sorting an array where there IS valid memory up to 
   the nearest sizeof a SIMD register, you will get an improvement enable
   "EXTRA_MEMORY" (this turns on "Full Load & Store". Note that enabling
   "Full Load & Store" will not modify any of the memory not being sorted
   and will not affect the sort in any way. i.e sort(3) [4, 3, 2, 1]
   with full load will still return [2, 3, 4, 1]. Note even if you don't
   have enough memory for a full SIMD register, enabling "INT_ALIGNED"
   will also improve load efficiency and only requires that there is
   valid memory up the next factor of sizeof(int).

2) If your sort size is not a power of 2 you are likely running into 
   less efficient instructions. This is especially noticable when sorting
   8 bit and 16 bit values. If rounding you sort size up to the next
   power of 2 will not cost any additional depth it almost definetly
   worth doing so. The "Best" Network Algorithm automatically does this
   in many cases.

3) There are two optimization settings, "Optimization.SPACE" and 
   "Optimization.UOP". The former will essentially break ties by picking
   the instruction that uses less memory (i.e doesn't have to store
   a register's initializing in memory. The latter will break ties but
   simply selecting whatever instructions use the least UOPs. Which
   is best is probably application dependent. Note that while "Optimization.SPACE"
   will save .rodata memory it will often cost more in .text memory.

 */

#include <immintrin.h>
#include <stdint.h>



/* SIMD Sort */
__m256i __attribute__((const)) bitonic_9_int16_t_vec(__m256i v) {

__m256i _tmp3 = _mm256_permute4x64_epi64(v, 0x4e);
__m256i _tmp4 = _mm256_shuffle_epi8(v, _mm256_set_epi8(15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 128, 128, 128, 128, 13, 12, 9, 8, 11, 10, 5, 4, 7, 6, 1, 0, 3, 2));
__m256i _tmp5 = _mm256_shuffle_epi8(_tmp3, _mm256_set_epi8(128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 15, 14, 1, 0, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128));
__m256i perm0 = _mm256_or_si256(_tmp4, _tmp5);
__m256i min0 = _mm256_min_epi16(v, perm0);
__m256i max0 = _mm256_max_epi16(v, perm0);
__m256i v0 = _mm256_blendv_epi8(max0, min0, _mm256_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 0, 0, 0, 0, 128, 128, 0, 0, 128, 128, 0, 0, 128, 128));

__m256i _tmp6 = _mm256_permute4x64_epi64(v0, 0x4e);
__m256i _tmp7 = _mm256_shuffle_epi8(v0, _mm256_set_epi8(15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 128, 128, 15, 14, 128, 128, 11, 10, 9, 8, 1, 0, 3, 2, 5, 4, 7, 6));
__m256i _tmp8 = _mm256_shuffle_epi8(_tmp6, _mm256_set_epi8(128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 13, 12, 128, 128, 1, 0, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128));
__m256i perm1 = _mm256_or_si256(_tmp7, _tmp8);
__m256i min1 = _mm256_min_epi16(v0, perm1);
__m256i max1 = _mm256_max_epi16(v0, perm1);
__m256i v1 = _mm256_blendv_epi8(max1, min1, _mm256_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 128, 128));

__m256i _tmp9 = _mm256_permute4x64_epi64(v1, 0x4e);
__m256i _tmp10 = _mm256_shuffle_epi8(v1, _mm256_set_epi8(15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 128, 128, 13, 12, 15, 14, 128, 128, 9, 8, 5, 4, 7, 6, 1, 0, 3, 2));
__m256i _tmp11 = _mm256_shuffle_epi8(_tmp9, _mm256_set_epi8(128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 11, 10, 128, 128, 128, 128, 1, 0, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128));
__m256i perm2 = _mm256_or_si256(_tmp10, _tmp11);
__m256i min2 = _mm256_min_epi16(v1, perm2);
__m256i max2 = _mm256_max_epi16(v1, perm2);
__m256i v2 = _mm256_blendv_epi8(max2, min2, _mm256_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 128, 128, 0, 0, 0, 0, 128, 128, 0, 0, 128, 128));

__m256i _tmp12 = _mm256_permute4x64_epi64(v2, 0x4e);
__m256i _tmp13 = _mm256_shuffle_epi8(v2, _mm256_set_epi8(15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 128, 128, 9, 8, 11, 10, 13, 12, 15, 14, 128, 128, 5, 4, 3, 2, 1, 0));
__m256i _tmp14 = _mm256_shuffle_epi8(_tmp12, _mm256_set_epi8(128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 7, 6, 128, 128, 128, 128, 128, 128, 128, 128, 1, 0, 128, 128, 128, 128, 128, 128));
__m256i perm3 = _mm256_or_si256(_tmp13, _tmp14);
__m256i min3 = _mm256_min_epi16(v2, perm3);
__m256i max3 = _mm256_max_epi16(v2, perm3);
__m256i v3 = _mm256_blendv_epi8(max3, min3, _mm256_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 128, 128, 128, 128, 0, 0, 0, 0, 0, 0));

__m256i perm4 = _mm256_shuffle_epi8(v3, _mm256_set_epi8(31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 13, 12, 15, 14, 9, 8, 11, 10, 7, 6, 5, 4, 3, 2, 1, 0));
__m256i min4 = _mm256_min_epi16(v3, perm4);
__m256i max4 = _mm256_max_epi16(v3, perm4);
__m256i v4 = _mm256_blendv_epi8(max4, min4, _mm256_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 0, 0, 128, 128, 0, 0, 0, 0, 0, 0, 0, 0));

__m256i perm5 = _mm256_shuffle_epi8(v4, _mm256_set_epi8(31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11, 10, 13, 12, 15, 14));
__m256i min5 = _mm256_min_epi16(v4, perm5);
__m256i max5 = _mm256_max_epi16(v4, perm5);
__m256i v5 = _mm256_blend_epi32(max5, min5, 0x3);

__m256i perm6 = _mm256_shuffle_epi8(v5, _mm256_set_epi8(31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 11, 10, 9, 8, 15, 14, 13, 12, 3, 2, 1, 0, 7, 6, 5, 4));
__m256i min6 = _mm256_min_epi16(v5, perm6);
__m256i max6 = _mm256_max_epi16(v5, perm6);
__m256i v6 = _mm256_blend_epi32(max6, min6, 0x5);

__m256i perm7 = _mm256_shuffle_epi8(v6, _mm256_set_epi8(31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 13, 12, 15, 14, 9, 8, 11, 10, 5, 4, 7, 6, 1, 0, 3, 2));
__m256i min7 = _mm256_min_epi16(v6, perm7);
__m256i max7 = _mm256_max_epi16(v6, perm7);
__m256i v7 = _mm256_blendv_epi8(max7, min7, _mm256_set_epi8(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 128, 128, 0, 0, 128, 128, 0, 0, 128, 128, 0, 0, 128, 128));

return v7;
}



/* Wrapper For SIMD Sort */
void inline __attribute__((always_inline)) bitonic_9_int16_t(int16_t * const arr) {

__m256i _tmp0 = _mm256_maskload_epi32((int32_t * const)arr, _mm256_set_epi32(0x0, 0x0, 0x0, 0x0, 0x80000000, 0x80000000, 0x80000000, 0x80000000));
__m256i _tmp1 = _mm256_set1_epi16(int16_t(0x7fff));
const uint32_t _tmp2 = (uint32_t)arr[8];
_tmp1 = _mm256_insert_epi32(_tmp1, _tmp2, 4);
__m256i v = _mm256_blend_epi32(_tmp1, _tmp0, 0xf);

v = bitonic_9_int16_t_vec(v);

_mm256_maskstore_epi32((int32_t * const)arr, _mm256_set_epi32(0x0, 0x0, 0x0, 0x0, 0x80000000, 0x80000000, 0x80000000, 0x80000000), v);
const uint32_t _tmp15 = _mm256_extract_epi32(v, 4);
arr[8] = _tmp15 & 0xffff;

}


#endif
