// Seed: 2565167002
module module_0 (
    input supply0 id_0,
    input supply0 id_1
    , id_3
);
  initial begin
    assign id_3 = ~id_1;
    id_3 = 1'd0;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1
    , id_24,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    output wand id_5,
    output supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input uwire id_15,
    output wire id_16,
    output wire id_17,
    input wire id_18,
    output tri0 id_19,
    input supply0 module_1,
    output tri1 id_21,
    output wand id_22
);
  wire id_25;
  id_26(
      .id_0((id_4 - 1)), .id_1(1 == id_7), .id_2(id_22), .id_3(id_5 - id_20)
  ); module_0(
      id_0, id_9
  );
endmodule
