#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x103716550 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x774c99180_0 .var "CLK", 0 0;
v0x774c99220_0 .net "MemtoRegOut", 63 0, L_0x775038be0;  1 drivers
v0x774c992c0_0 .var "Reset_L", 0 0;
v0x774c99360_0 .net "currentPC", 63 0, v0x774c98460_0;  1 drivers
v0x774c99400_0 .var "passed", 7 0;
v0x774c994a0_0 .var "startPC", 63 0;
v0x774c99540_0 .var "watchdog", 15 0;
E_0x774c64d00 .event anyedge, v0x774c99540_0;
S_0x1037166d0 .scope task, "allPassed" "allPassed" 2 25, 2 25 0, S_0x103716550;
 .timescale -9 -12;
v0x774c6cf00_0 .var "numTests", 7 0;
v0x774c6cfa0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x774c6cfa0_0;
    %load/vec4 v0x774c6cf00_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 29 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Some tests failed: %d of %d passed", v0x774c6cfa0_0, v0x774c6cf00_0 {0 0 0};
T_0.1 ;
    %end;
S_0x1037156d0 .scope task, "passTest" "passTest" 2 16, 2 16 0, S_0x103716550;
 .timescale -9 -12;
v0x774c6d040_0 .var "actualOut", 63 0;
v0x774c6d0e0_0 .var "expectedOut", 63 0;
v0x774c6d180_0 .var "passed", 7 0;
v0x774c6d220_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x774c6d040_0;
    %load/vec4 v0x774c6d0e0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 21 "$display", "%s passed", v0x774c6d220_0 {0 0 0};
    %load/vec4 v0x774c6d180_0;
    %addi 1, 0, 8;
    %store/vec4 v0x774c6d180_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 22 "$display", "%s failed: 0x%x should be 0x%x", v0x774c6d220_0, v0x774c6d040_0, v0x774c6d0e0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x103715850 .scope module, "uut" "singlecycle" 2 45, 3 1 0, S_0x103716550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x774c6fe80_0 .net "ALUMux", 63 0, L_0x775038f00;  1 drivers
v0x774c6ff20_0 .net "CLK", 0 0, v0x774c99180_0;  1 drivers
v0x774c98000_0 .net "MemtoRegOut", 63 0, L_0x775038be0;  alias, 1 drivers
v0x774c980a0_0 .net *"_ivl_5", 4 0, L_0x7750383c0;  1 drivers
v0x774c98140_0 .net *"_ivl_7", 4 0, L_0x775038460;  1 drivers
v0x774c981e0_0 .net "aluctrl", 3 0, v0x774c6f660_0;  1 drivers
v0x774c98280_0 .net "aluout", 63 0, v0x774c6d4a0_0;  1 drivers
v0x774c98320_0 .net "alusrc", 0 0, v0x774c6f700_0;  1 drivers
v0x774c983c0_0 .net "branch", 0 0, v0x774c6f7a0_0;  1 drivers
v0x774c98460_0 .var "currentpc", 63 0;
v0x774c98500_0 .net "dataout", 63 0, v0x774c6da40_0;  1 drivers
v0x774c985a0_0 .net "extimm", 63 0, v0x774c6f480_0;  1 drivers
v0x774c98640_0 .net "instruction", 31 0, v0x774c6fde0_0;  1 drivers
v0x774c986e0_0 .net "mem2reg", 0 0, v0x774c6f840_0;  1 drivers
v0x774c98780_0 .net "memread", 0 0, v0x774c6f8e0_0;  1 drivers
v0x774c98820_0 .net "memwrite", 0 0, v0x774c6f980_0;  1 drivers
v0x774c988c0_0 .net "nextpc", 63 0, L_0x775038b40;  1 drivers
v0x774c98960_0 .net "opcode", 10 0, L_0x7750385a0;  1 drivers
v0x774c98a00_0 .net "rd", 4 0, L_0x775038280;  1 drivers
v0x774c98aa0_0 .net "reg2loc", 0 0, v0x774c6fac0_0;  1 drivers
v0x774c98b40_0 .net "regoutA", 63 0, L_0x775038d20;  1 drivers
v0x774c98be0_0 .net "regoutB", 63 0, L_0x775038e60;  1 drivers
v0x774c98c80_0 .net "regwrite", 0 0, v0x774c6fb60_0;  1 drivers
v0x774c98d20_0 .net "resetl", 0 0, v0x774c992c0_0;  1 drivers
v0x774c98dc0_0 .net "rm", 4 0, L_0x775038320;  1 drivers
v0x774c98e60_0 .net "rn", 4 0, L_0x775038500;  1 drivers
v0x774c98f00_0 .net "signop", 2 0, v0x774c6fc00_0;  1 drivers
v0x774c98fa0_0 .net "startpc", 63 0, v0x774c994a0_0;  1 drivers
v0x774c99040_0 .net "uncond_branch", 0 0, v0x774c6fca0_0;  1 drivers
v0x774c990e0_0 .net "zero", 0 0, L_0x10371d920;  1 drivers
L_0x775038280 .part v0x774c6fde0_0, 0, 5;
L_0x775038320 .part v0x774c6fde0_0, 5, 5;
L_0x7750383c0 .part v0x774c6fde0_0, 0, 5;
L_0x775038460 .part v0x774c6fde0_0, 16, 5;
L_0x775038500 .functor MUXZ 5, L_0x775038460, L_0x7750383c0, v0x774c6fac0_0, C4<>;
L_0x7750385a0 .part v0x774c6fde0_0, 21, 11;
L_0x775038820 .part v0x774c6fde0_0, 0, 26;
L_0x775038be0 .functor MUXZ 64, v0x774c6d4a0_0, v0x774c6da40_0, v0x774c6f840_0, C4<>;
L_0x775038f00 .functor MUXZ 64, L_0x775038e60, v0x774c6f480_0, v0x774c6f700_0, C4<>;
S_0x1037174a0 .scope module, "ALU" "ALU" 3 124, 4 7 0, S_0x103715850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x774c6d2c0_0 .net "ALUCtrl", 3 0, v0x774c6f660_0;  alias, 1 drivers
v0x774c6d360_0 .net "BusA", 63 0, L_0x775038d20;  alias, 1 drivers
v0x774c6d400_0 .net "BusB", 63 0, L_0x775038f00;  alias, 1 drivers
v0x774c6d4a0_0 .var "BusW", 63 0;
v0x774c6d540_0 .net "Zero", 0 0, L_0x10371d920;  alias, 1 drivers
L_0x774878250 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x774c6d5e0_0 .net/2u *"_ivl_0", 63 0, L_0x774878250;  1 drivers
E_0x774c64d80 .event anyedge, v0x774c6d400_0, v0x774c6d360_0, v0x774c6d2c0_0;
L_0x10371d920 .cmp/eq 64, v0x774c6d4a0_0, L_0x774878250;
S_0x103717620 .scope module, "DataMemory" "DataMemory" 3 101, 5 4 0, S_0x103715850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x774c6d7c0_0 .net "Address", 63 0, v0x774c6d4a0_0;  alias, 1 drivers
v0x774c6d860_0 .net "Clock", 0 0, v0x774c99180_0;  alias, 1 drivers
v0x774c6d900_0 .net "MemoryRead", 0 0, v0x774c6f8e0_0;  alias, 1 drivers
v0x774c6d9a0_0 .net "MemoryWrite", 0 0, v0x774c6f980_0;  alias, 1 drivers
v0x774c6da40_0 .var "ReadData", 63 0;
v0x774c6dae0_0 .net "WriteData", 63 0, L_0x775038e60;  alias, 1 drivers
v0x774c6db80 .array "memBank", 0 1023, 7 0;
E_0x774c64e00 .event posedge, v0x774c6d860_0;
S_0x103714520 .scope task, "initset" "initset" 5 15, 5 15 0, S_0x103717620;
 .timescale -9 -12;
v0x774c6d680_0 .var "addr", 63 0;
v0x774c6d720_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x774c6d680_0;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x774c6d680_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x774c6d680_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x774c6d680_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x774c6d680_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x774c6d680_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x774c6d680_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %load/vec4 v0x774c6d720_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x774c6d680_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x774c6db80, 4, 0;
    %end;
S_0x775044000 .scope module, "NextPClogic" "NextPClogic" 3 91, 6 1 0, S_0x103715850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x774c5f480 .functor AND 1, v0x774c6f7a0_0, L_0x10371d920, C4<1>, C4<1>;
L_0x774c5f4f0 .functor OR 1, v0x774c6fca0_0, L_0x774c5f480, C4<0>, C4<0>;
v0x774c6dc20_0 .net "ALUZero", 0 0, L_0x10371d920;  alias, 1 drivers
v0x774c6dcc0_0 .net "Branch", 0 0, v0x774c6f7a0_0;  alias, 1 drivers
v0x774c6dd60_0 .net "CurrentPC", 63 0, v0x774c98460_0;  alias, 1 drivers
v0x774c6de00_0 .net "NextPC", 63 0, L_0x775038b40;  alias, 1 drivers
v0x774c6dea0_0 .net "SignExtImm64", 63 0, v0x774c6f480_0;  alias, 1 drivers
v0x774c6df40_0 .net "Uncondbranch", 0 0, v0x774c6fca0_0;  alias, 1 drivers
v0x774c6dfe0_0 .net *"_ivl_0", 0 0, L_0x774c5f480;  1 drivers
v0x774c6e080_0 .net *"_ivl_10", 63 0, L_0x775038a00;  1 drivers
L_0x774878058 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x774c6e120_0 .net/2u *"_ivl_12", 63 0, L_0x774878058;  1 drivers
v0x774c6e1c0_0 .net *"_ivl_14", 63 0, L_0x775038aa0;  1 drivers
v0x774c6e260_0 .net *"_ivl_2", 0 0, L_0x774c5f4f0;  1 drivers
v0x774c6e300_0 .net *"_ivl_4", 63 0, L_0x775038960;  1 drivers
v0x774c6e3a0_0 .net *"_ivl_6", 61 0, L_0x7750388c0;  1 drivers
L_0x774878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x774c6e440_0 .net *"_ivl_8", 1 0, L_0x774878010;  1 drivers
L_0x7750388c0 .part v0x774c6f480_0, 0, 62;
L_0x775038960 .concat [ 2 62 0 0], L_0x774878010, L_0x7750388c0;
L_0x775038a00 .arith/sum 64, v0x774c98460_0, L_0x775038960;
L_0x775038aa0 .arith/sum 64, v0x774c98460_0, L_0x774878058;
L_0x775038b40 .functor MUXZ 64, L_0x775038aa0, L_0x775038a00, L_0x774c5f4f0, C4<>;
S_0x775044180 .scope module, "RegisterFile" "RegisterFile" 3 111, 7 1 0, S_0x103715850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x774c6e4e0_0 .net "BusA", 63 0, L_0x775038d20;  alias, 1 drivers
v0x774c6e580_0 .net "BusB", 63 0, L_0x775038e60;  alias, 1 drivers
v0x774c6e620_0 .net "BusW", 63 0, L_0x775038be0;  alias, 1 drivers
v0x774c6e6c0_0 .net "Clk", 0 0, v0x774c99180_0;  alias, 1 drivers
v0x774c6e760_0 .net "RA", 4 0, L_0x775038320;  alias, 1 drivers
v0x774c6e800_0 .net "RB", 4 0, L_0x775038500;  alias, 1 drivers
v0x774c6e8a0_0 .net "RW", 4 0, L_0x775038280;  alias, 1 drivers
v0x774c6e940_0 .net "RegWr", 0 0, v0x774c6fb60_0;  alias, 1 drivers
L_0x7748780a0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x774c6e9e0_0 .net/2u *"_ivl_0", 4 0, L_0x7748780a0;  1 drivers
L_0x774878130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x774c6ea80_0 .net *"_ivl_11", 1 0, L_0x774878130;  1 drivers
L_0x774878178 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x774c6eb20_0 .net/2u *"_ivl_14", 4 0, L_0x774878178;  1 drivers
v0x774c6ebc0_0 .net *"_ivl_16", 0 0, L_0x10371bc90;  1 drivers
L_0x7748781c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x774c6ec60_0 .net/2u *"_ivl_18", 63 0, L_0x7748781c0;  1 drivers
v0x774c6ed00_0 .net *"_ivl_2", 0 0, L_0x10371cee0;  1 drivers
v0x774c6eda0_0 .net *"_ivl_20", 63 0, L_0x77503c3c0;  1 drivers
v0x774c6ee40_0 .net *"_ivl_22", 6 0, L_0x775038dc0;  1 drivers
L_0x774878208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x774c6eee0_0 .net *"_ivl_25", 1 0, L_0x774878208;  1 drivers
L_0x7748780e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x774c6ef80_0 .net/2u *"_ivl_4", 63 0, L_0x7748780e8;  1 drivers
v0x774c6f020_0 .net *"_ivl_6", 63 0, L_0x77503c320;  1 drivers
v0x774c6f0c0_0 .net *"_ivl_8", 6 0, L_0x775038c80;  1 drivers
v0x774c6f160 .array "registers", 0 31, 63 0;
E_0x774c64e80 .event negedge, v0x774c6d860_0;
L_0x10371cee0 .cmp/eq 5, L_0x775038320, L_0x7748780a0;
L_0x77503c320 .array/port v0x774c6f160, L_0x775038c80;
L_0x775038c80 .concat [ 5 2 0 0], L_0x775038320, L_0x774878130;
L_0x775038d20 .delay 64 (2000,2000,2000) L_0x775038d20/d;
L_0x775038d20/d .functor MUXZ 64, L_0x77503c320, L_0x7748780e8, L_0x10371cee0, C4<>;
L_0x10371bc90 .cmp/eq 5, L_0x775038500, L_0x774878178;
L_0x77503c3c0 .array/port v0x774c6f160, L_0x775038dc0;
L_0x775038dc0 .concat [ 5 2 0 0], L_0x775038500, L_0x774878208;
L_0x775038e60 .delay 64 (2000,2000,2000) L_0x775038e60/d;
L_0x775038e60/d .functor MUXZ 64, L_0x77503c3c0, L_0x7748781c0, L_0x10371bc90, C4<>;
S_0x775044300 .scope module, "SignExtender" "SignExtender" 3 85, 8 1 0, S_0x103715850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "imm64";
    .port_info 1 /INPUT 26 "instr";
    .port_info 2 /INPUT 3 "ctrl";
L_0x775011420 .functor BUFZ 26, L_0x775038820, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x774c6f200_0 .net "ctrl", 2 0, v0x774c6fc00_0;  alias, 1 drivers
v0x774c6f2a0_0 .net "imm12", 11 0, L_0x775038640;  1 drivers
v0x774c6f340_0 .net "imm19", 18 0, L_0x775038780;  1 drivers
v0x774c6f3e0_0 .net "imm26", 25 0, L_0x775011420;  1 drivers
v0x774c6f480_0 .var "imm64", 63 0;
v0x774c6f520_0 .net "imm9", 8 0, L_0x7750386e0;  1 drivers
v0x774c6f5c0_0 .net "instr", 25 0, L_0x775038820;  1 drivers
E_0x774c64f00/0 .event anyedge, v0x774c6f200_0, v0x774c6f2a0_0, v0x774c6f520_0, v0x774c6f3e0_0;
E_0x774c64f00/1 .event anyedge, v0x774c6f340_0, v0x774c6f5c0_0;
E_0x774c64f00 .event/or E_0x774c64f00/0, E_0x774c64f00/1;
L_0x775038640 .part L_0x775038820, 10, 12;
L_0x7750386e0 .part L_0x775038820, 12, 9;
L_0x775038780 .part L_0x775038820, 5, 19;
S_0x775044480 .scope module, "control" "control" 3 66, 9 17 0, S_0x103715850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x774c6f660_0 .var "aluop", 3 0;
v0x774c6f700_0 .var "alusrc", 0 0;
v0x774c6f7a0_0 .var "branch", 0 0;
v0x774c6f840_0 .var "mem2reg", 0 0;
v0x774c6f8e0_0 .var "memread", 0 0;
v0x774c6f980_0 .var "memwrite", 0 0;
v0x774c6fa20_0 .net "opcode", 10 0, L_0x7750385a0;  alias, 1 drivers
v0x774c6fac0_0 .var "reg2loc", 0 0;
v0x774c6fb60_0 .var "regwrite", 0 0;
v0x774c6fc00_0 .var "signop", 2 0;
v0x774c6fca0_0 .var "uncond_branch", 0 0;
E_0x774c64f80 .event anyedge, v0x774c6fa20_0;
S_0x775044600 .scope module, "imem" "InstructionMemory" 3 61, 10 8 0, S_0x103715850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x774c51980 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x774c519c0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x774c6fd40_0 .net "Address", 63 0, v0x774c98460_0;  alias, 1 drivers
v0x774c6fde0_0 .var "Data", 31 0;
E_0x774c64fc0 .event anyedge, v0x774c6dd60_0;
    .scope S_0x775044600;
T_3 ;
    %wait E_0x774c64fc0;
    %load/vec4 v0x774c6fd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506634, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 2852782377, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3534968714, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 2852782377, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 3533430282, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2852782377, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x774c6fde0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x775044480;
T_4 ;
    %wait E_0x774c64f80;
    %load/vec4 v0x774c6fa20_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774c6f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x774c6fca0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x774c6f660_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x774c6fc00_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x775044300;
T_5 ;
    %wait E_0x774c64f00;
    %load/vec4 v0x774c6f200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x774c6f2a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x774c6f520_0;
    %parti/s 1, 8, 5;
    %replicate 55;
    %load/vec4 v0x774c6f520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x774c6f3e0_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x774c6f3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x774c6f340_0;
    %parti/s 1, 18, 6;
    %replicate 45;
    %load/vec4 v0x774c6f340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x774c6f5c0_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x774c6f5c0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x774c6f5c0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x774c6f5c0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x774c6f5c0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x774c6f480_0, 0, 64;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x103717620;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c6d680_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x774c6d720_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x103714520;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x774c6d680_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x774c6d720_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x103714520;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x774c6d680_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x774c6d720_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x103714520;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x774c6d680_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x774c6d720_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x103714520;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x774c6d680_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c6d720_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x103714520;
    %join;
    %end;
    .thread T_6;
    .scope S_0x103717620;
T_7 ;
    %wait E_0x774c64e00;
    %load/vec4 v0x774c6d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x774c6d7c0_0;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x774c6db80, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x774c6da40_0, 4, 5;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x103717620;
T_8 ;
    %wait E_0x774c64e00;
    %load/vec4 v0x774c6d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x774c6d7c0_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x774c6d7c0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x774c6d7c0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x774c6d7c0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x774c6d7c0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x774c6d7c0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x774c6d7c0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
    %load/vec4 v0x774c6dae0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x774c6d7c0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6db80, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x775044180;
T_9 ;
    %wait E_0x774c64e80;
    %load/vec4 v0x774c6e940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x774c6e8a0_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x774c6e620_0;
    %load/vec4 v0x774c6e8a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x774c6f160, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1037174a0;
T_10 ;
    %wait E_0x774c64d80;
    %load/vec4 v0x774c6d2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c6d4a0_0, 0, 64;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x774c6d360_0;
    %load/vec4 v0x774c6d400_0;
    %and;
    %store/vec4 v0x774c6d4a0_0, 0, 64;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x774c6d360_0;
    %load/vec4 v0x774c6d400_0;
    %or;
    %store/vec4 v0x774c6d4a0_0, 0, 64;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x774c6d360_0;
    %load/vec4 v0x774c6d400_0;
    %add;
    %store/vec4 v0x774c6d4a0_0, 0, 64;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x774c6d360_0;
    %load/vec4 v0x774c6d400_0;
    %sub;
    %store/vec4 v0x774c6d4a0_0, 0, 64;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x774c6d400_0;
    %store/vec4 v0x774c6d4a0_0, 0, 64;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x103715850;
T_11 ;
    %wait E_0x774c64e80;
    %load/vec4 v0x774c98d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x774c988c0_0;
    %assign/vec4 v0x774c98460_0, 3000;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x774c98fa0_0;
    %assign/vec4 v0x774c98460_0, 3000;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x103716550;
T_12 ;
    %vpi_call 2 10 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x103716550;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774c992c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c994a0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x774c99400_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x774c99540_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774c992c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x774c994a0_0, 0, 64;
    %wait E_0x774c64e00;
    %wait E_0x774c64e80;
    %wait E_0x774c64e00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x774c992c0_0, 0, 1;
T_13.0 ;
    %load/vec4 v0x774c99360_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_13.1, 5;
    %wait E_0x774c64e00;
    %wait E_0x774c64e80;
    %vpi_call 2 84 "$display", "CurrentPC:%h", v0x774c99360_0 {0 0 0};
    %jmp T_13.0;
T_13.1 ;
    %load/vec4 v0x774c99220_0;
    %store/vec4 v0x774c6d040_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x774c6d0e0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x774c6d220_0, 0, 257;
    %load/vec4 v0x774c99400_0;
    %store/vec4 v0x774c6d180_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x1037156d0;
    %join;
    %load/vec4 v0x774c6d180_0;
    %store/vec4 v0x774c99400_0, 0, 8;
T_13.2 ;
    %load/vec4 v0x774c99360_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_13.3, 5;
    %wait E_0x774c64e00;
    %wait E_0x774c64e80;
    %vpi_call 2 94 "$display", "CurrentPC:%h", v0x774c99360_0 {0 0 0};
    %jmp T_13.2;
T_13.3 ;
    %load/vec4 v0x774c99220_0;
    %store/vec4 v0x774c6d040_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x774c6d0e0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 50;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 3269083234, 0, 32;
    %concati/vec4 2178786769, 0, 33;
    %concati/vec4 2692822333, 0, 32;
    %concati/vec4 5722, 0, 14;
    %store/vec4 v0x774c6d220_0, 0, 257;
    %load/vec4 v0x774c99400_0;
    %store/vec4 v0x774c6d180_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x1037156d0;
    %join;
    %load/vec4 v0x774c6d180_0;
    %store/vec4 v0x774c99400_0, 0, 8;
    %load/vec4 v0x774c99400_0;
    %store/vec4 v0x774c6cfa0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x774c6cf00_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x1037166d0;
    %join;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x103716550;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x774c99180_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x103716550;
T_15 ;
    %delay 60000, 0;
    %load/vec4 v0x774c99180_0;
    %inv;
    %store/vec4 v0x774c99180_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x774c99180_0;
    %inv;
    %store/vec4 v0x774c99180_0, 0, 1;
    %load/vec4 v0x774c99540_0;
    %addi 1, 0, 16;
    %store/vec4 v0x774c99540_0, 0, 16;
    %jmp T_15;
    .thread T_15;
    .scope S_0x103716550;
T_16 ;
    %wait E_0x774c64d00;
    %load/vec4 v0x774c99540_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 119 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./SingleCycleProcTest.v";
    "./SingleCycleProc.v";
    "./ALU.v";
    "./DataMemory.v";
    "./NextPClogic.v";
    "./RegisterFile.v";
    "./SignExtender.v";
    "./SingleCycleControl.v";
    "./InstructionMemory.v";
