// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pool2_pool2_Pipeline_L5_L6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        p_reload,
        mux_case_26189_reload,
        mux_case_24182_reload,
        mux_case_22175_reload,
        mux_case_20168_reload,
        mux_case_18161_reload,
        mux_case_16154_reload,
        mux_case_14147_reload,
        mux_case_12140_reload,
        mux_case_10133_reload,
        mux_case_8126_reload,
        mux_case_6119_reload,
        mux_case_4112_reload,
        mux_case_2105_reload,
        mux_case_2598_reload,
        mux_case_2391_reload,
        mux_case_2184_reload,
        mux_case_1977_reload,
        mux_case_1770_reload,
        mux_case_1563_reload,
        mux_case_1356_reload,
        mux_case_1149_reload,
        mux_case_942_reload,
        mux_case_735_reload,
        mux_case_528_reload,
        mux_case_321_reload,
        mux_case_114_reload,
        empty_13,
        empty_14,
        empty,
        sext_ln51,
        phi_mul,
        inp_img,
        line_buffer_2D_1_out,
        line_buffer_2D_1_out_ap_vld,
        mux_case_26_out_i,
        mux_case_26_out_o,
        mux_case_26_out_o_ap_vld,
        mux_case_24_out_i,
        mux_case_24_out_o,
        mux_case_24_out_o_ap_vld,
        mux_case_22_out_i,
        mux_case_22_out_o,
        mux_case_22_out_o_ap_vld,
        mux_case_20_out_i,
        mux_case_20_out_o,
        mux_case_20_out_o_ap_vld,
        mux_case_18_out_i,
        mux_case_18_out_o,
        mux_case_18_out_o_ap_vld,
        mux_case_16_out_i,
        mux_case_16_out_o,
        mux_case_16_out_o_ap_vld,
        mux_case_14_out_i,
        mux_case_14_out_o,
        mux_case_14_out_o_ap_vld,
        mux_case_12_out_i,
        mux_case_12_out_o,
        mux_case_12_out_o_ap_vld,
        mux_case_10_out_i,
        mux_case_10_out_o,
        mux_case_10_out_o_ap_vld,
        mux_case_8_out_i,
        mux_case_8_out_o,
        mux_case_8_out_o_ap_vld,
        mux_case_6_out_i,
        mux_case_6_out_o,
        mux_case_6_out_o_ap_vld,
        mux_case_4_out_i,
        mux_case_4_out_o,
        mux_case_4_out_o_ap_vld,
        line_buffer_2D_3_out,
        line_buffer_2D_3_out_ap_vld,
        mux_case_25_out_i,
        mux_case_25_out_o,
        mux_case_25_out_o_ap_vld,
        mux_case_23_out_i,
        mux_case_23_out_o,
        mux_case_23_out_o_ap_vld,
        mux_case_21_out_i,
        mux_case_21_out_o,
        mux_case_21_out_o_ap_vld,
        mux_case_19_out_i,
        mux_case_19_out_o,
        mux_case_19_out_o_ap_vld,
        mux_case_17_out_i,
        mux_case_17_out_o,
        mux_case_17_out_o_ap_vld,
        mux_case_15_out_i,
        mux_case_15_out_o,
        mux_case_15_out_o_ap_vld,
        mux_case_13_out_i,
        mux_case_13_out_o,
        mux_case_13_out_o_ap_vld,
        mux_case_11_out_i,
        mux_case_11_out_o,
        mux_case_11_out_o_ap_vld,
        mux_case_9_out_i,
        mux_case_9_out_o,
        mux_case_9_out_o_ap_vld,
        mux_case_7_out_i,
        mux_case_7_out_o,
        mux_case_7_out_o_ap_vld,
        mux_case_5_out_i,
        mux_case_5_out_o,
        mux_case_5_out_o_ap_vld,
        mux_case_3_out_i,
        mux_case_3_out_o,
        mux_case_3_out_o_ap_vld,
        line_buffer_2D_2_out,
        line_buffer_2D_2_out_ap_vld,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [31:0] m_axi_gmem_0_WDATA;
output  [3:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [31:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [31:0] p_reload;
input  [31:0] mux_case_26189_reload;
input  [31:0] mux_case_24182_reload;
input  [31:0] mux_case_22175_reload;
input  [31:0] mux_case_20168_reload;
input  [31:0] mux_case_18161_reload;
input  [31:0] mux_case_16154_reload;
input  [31:0] mux_case_14147_reload;
input  [31:0] mux_case_12140_reload;
input  [31:0] mux_case_10133_reload;
input  [31:0] mux_case_8126_reload;
input  [31:0] mux_case_6119_reload;
input  [31:0] mux_case_4112_reload;
input  [31:0] mux_case_2105_reload;
input  [31:0] mux_case_2598_reload;
input  [31:0] mux_case_2391_reload;
input  [31:0] mux_case_2184_reload;
input  [31:0] mux_case_1977_reload;
input  [31:0] mux_case_1770_reload;
input  [31:0] mux_case_1563_reload;
input  [31:0] mux_case_1356_reload;
input  [31:0] mux_case_1149_reload;
input  [31:0] mux_case_942_reload;
input  [31:0] mux_case_735_reload;
input  [31:0] mux_case_528_reload;
input  [31:0] mux_case_321_reload;
input  [31:0] mux_case_114_reload;
input  [31:0] empty_13;
input  [31:0] empty_14;
input  [31:0] empty;
input  [61:0] sext_ln51;
input  [17:0] phi_mul;
input  [63:0] inp_img;
output  [31:0] line_buffer_2D_1_out;
output   line_buffer_2D_1_out_ap_vld;
input  [31:0] mux_case_26_out_i;
output  [31:0] mux_case_26_out_o;
output   mux_case_26_out_o_ap_vld;
input  [31:0] mux_case_24_out_i;
output  [31:0] mux_case_24_out_o;
output   mux_case_24_out_o_ap_vld;
input  [31:0] mux_case_22_out_i;
output  [31:0] mux_case_22_out_o;
output   mux_case_22_out_o_ap_vld;
input  [31:0] mux_case_20_out_i;
output  [31:0] mux_case_20_out_o;
output   mux_case_20_out_o_ap_vld;
input  [31:0] mux_case_18_out_i;
output  [31:0] mux_case_18_out_o;
output   mux_case_18_out_o_ap_vld;
input  [31:0] mux_case_16_out_i;
output  [31:0] mux_case_16_out_o;
output   mux_case_16_out_o_ap_vld;
input  [31:0] mux_case_14_out_i;
output  [31:0] mux_case_14_out_o;
output   mux_case_14_out_o_ap_vld;
input  [31:0] mux_case_12_out_i;
output  [31:0] mux_case_12_out_o;
output   mux_case_12_out_o_ap_vld;
input  [31:0] mux_case_10_out_i;
output  [31:0] mux_case_10_out_o;
output   mux_case_10_out_o_ap_vld;
input  [31:0] mux_case_8_out_i;
output  [31:0] mux_case_8_out_o;
output   mux_case_8_out_o_ap_vld;
input  [31:0] mux_case_6_out_i;
output  [31:0] mux_case_6_out_o;
output   mux_case_6_out_o_ap_vld;
input  [31:0] mux_case_4_out_i;
output  [31:0] mux_case_4_out_o;
output   mux_case_4_out_o_ap_vld;
output  [31:0] line_buffer_2D_3_out;
output   line_buffer_2D_3_out_ap_vld;
input  [31:0] mux_case_25_out_i;
output  [31:0] mux_case_25_out_o;
output   mux_case_25_out_o_ap_vld;
input  [31:0] mux_case_23_out_i;
output  [31:0] mux_case_23_out_o;
output   mux_case_23_out_o_ap_vld;
input  [31:0] mux_case_21_out_i;
output  [31:0] mux_case_21_out_o;
output   mux_case_21_out_o_ap_vld;
input  [31:0] mux_case_19_out_i;
output  [31:0] mux_case_19_out_o;
output   mux_case_19_out_o_ap_vld;
input  [31:0] mux_case_17_out_i;
output  [31:0] mux_case_17_out_o;
output   mux_case_17_out_o_ap_vld;
input  [31:0] mux_case_15_out_i;
output  [31:0] mux_case_15_out_o;
output   mux_case_15_out_o_ap_vld;
input  [31:0] mux_case_13_out_i;
output  [31:0] mux_case_13_out_o;
output   mux_case_13_out_o_ap_vld;
input  [31:0] mux_case_11_out_i;
output  [31:0] mux_case_11_out_o;
output   mux_case_11_out_o_ap_vld;
input  [31:0] mux_case_9_out_i;
output  [31:0] mux_case_9_out_o;
output   mux_case_9_out_o_ap_vld;
input  [31:0] mux_case_7_out_i;
output  [31:0] mux_case_7_out_o;
output   mux_case_7_out_o_ap_vld;
input  [31:0] mux_case_5_out_i;
output  [31:0] mux_case_5_out_o;
output   mux_case_5_out_o_ap_vld;
input  [31:0] mux_case_3_out_i;
output  [31:0] mux_case_3_out_o;
output   mux_case_3_out_o_ap_vld;
output  [31:0] line_buffer_2D_2_out;
output   line_buffer_2D_2_out_ap_vld;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] p_out1;
output   p_out1_ap_vld;
output  [31:0] p_out2;
output   p_out2_ap_vld;

reg ap_idle;
reg m_axi_gmem_0_WVALID;
reg m_axi_gmem_0_ARVALID;
reg[63:0] m_axi_gmem_0_ARADDR;
reg[31:0] m_axi_gmem_0_ARLEN;
reg m_axi_gmem_0_RREADY;
reg line_buffer_2D_1_out_ap_vld;
reg[31:0] mux_case_26_out_o;
reg mux_case_26_out_o_ap_vld;
reg[31:0] mux_case_24_out_o;
reg mux_case_24_out_o_ap_vld;
reg[31:0] mux_case_22_out_o;
reg mux_case_22_out_o_ap_vld;
reg[31:0] mux_case_20_out_o;
reg mux_case_20_out_o_ap_vld;
reg[31:0] mux_case_18_out_o;
reg mux_case_18_out_o_ap_vld;
reg[31:0] mux_case_16_out_o;
reg mux_case_16_out_o_ap_vld;
reg[31:0] mux_case_14_out_o;
reg mux_case_14_out_o_ap_vld;
reg[31:0] mux_case_12_out_o;
reg mux_case_12_out_o_ap_vld;
reg[31:0] mux_case_10_out_o;
reg mux_case_10_out_o_ap_vld;
reg[31:0] mux_case_8_out_o;
reg mux_case_8_out_o_ap_vld;
reg[31:0] mux_case_6_out_o;
reg mux_case_6_out_o_ap_vld;
reg[31:0] mux_case_4_out_o;
reg mux_case_4_out_o_ap_vld;
reg line_buffer_2D_3_out_ap_vld;
reg[31:0] mux_case_25_out_o;
reg mux_case_25_out_o_ap_vld;
reg[31:0] mux_case_23_out_o;
reg mux_case_23_out_o_ap_vld;
reg[31:0] mux_case_21_out_o;
reg mux_case_21_out_o_ap_vld;
reg[31:0] mux_case_19_out_o;
reg mux_case_19_out_o_ap_vld;
reg[31:0] mux_case_17_out_o;
reg mux_case_17_out_o_ap_vld;
reg[31:0] mux_case_15_out_o;
reg mux_case_15_out_o_ap_vld;
reg[31:0] mux_case_13_out_o;
reg mux_case_13_out_o_ap_vld;
reg[31:0] mux_case_11_out_o;
reg mux_case_11_out_o_ap_vld;
reg[31:0] mux_case_9_out_o;
reg mux_case_9_out_o_ap_vld;
reg[31:0] mux_case_7_out_o;
reg mux_case_7_out_o_ap_vld;
reg[31:0] mux_case_5_out_o;
reg mux_case_5_out_o_ap_vld;
reg[31:0] mux_case_3_out_o;
reg mux_case_3_out_o_ap_vld;
reg line_buffer_2D_2_out_ap_vld;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
reg   [0:0] icmp_ln68_reg_2844;
reg   [0:0] icmp_ln68_reg_2844_pp0_iter1_reg;
reg   [0:0] icmp_ln76_reg_2871;
reg   [0:0] icmp_ln76_reg_2871_pp0_iter1_reg;
reg    ap_predicate_op234_read_state12;
reg    ap_block_state12_pp0_stage5_iter1_grp9;
reg    ap_block_pp0_stage5_subdone_grp9_done_reg;
reg    ap_block_pp0_stage5_subdone_grp9;
reg    ap_block_pp0_stage5_subdone;
reg    ap_predicate_op236_read_state12;
reg    ap_block_state12_pp0_stage5_iter1_grp10;
reg    ap_block_pp0_stage5_subdone_grp10_done_reg;
reg    ap_block_pp0_stage5_subdone_grp10;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp15;
reg    ap_block_pp0_stage1_subdone_grp15_done_reg;
reg    ap_block_pp0_stage1_subdone_grp15;
reg    ap_block_pp0_stage1_subdone;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage1_grp2;
reg    ap_block_pp0_stage1_subdone_grp2_done_reg;
reg    ap_block_pp0_stage1_subdone_grp2;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp6;
reg    ap_block_pp0_stage3_subdone_grp6_done_reg;
reg    ap_block_pp0_stage3_subdone_grp6;
reg    ap_block_pp0_stage3_subdone;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp8;
reg    ap_block_pp0_stage4_subdone_grp8_done_reg;
reg    ap_block_pp0_stage4_subdone_grp8;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_grp10;
wire    ap_block_pp0_stage4_grp4;
reg    ap_block_pp0_stage4_subdone_grp4_done_reg;
reg    ap_block_pp0_stage4_subdone_grp4;
wire    ap_block_pp0_stage0_grp11;
wire    ap_block_pp0_stage1_grp13;
reg   [0:0] icmp_ln68_reg_2844_pp0_iter2_reg;
reg   [0:0] icmp_ln76_reg_2871_pp0_iter2_reg;
reg    ap_block_pp0_stage1_subdone_grp13_done_reg;
reg    ap_block_pp0_stage1_subdone_grp13;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp14;
wire    ap_block_pp0_stage1_grp1;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
wire    ap_block_pp0_stage3_grp5;
reg    ap_block_pp0_stage3_subdone_grp5_done_reg;
reg    ap_block_pp0_stage3_subdone_grp5;
wire    ap_block_pp0_stage4_grp7;
reg    ap_block_pp0_stage4_subdone_grp7_done_reg;
reg    ap_block_pp0_stage4_subdone_grp7;
wire    ap_block_pp0_stage3_grp3;
reg    ap_block_pp0_stage3_subdone_grp3_done_reg;
reg    ap_block_pp0_stage3_subdone_grp3;
wire    ap_block_pp0_stage5_grp9;
reg   [31:0] tmp_reg_550;
reg   [31:0] tmp_16_reg_582;
reg   [31:0] tmp_16_reg_582_pp0_iter3_reg;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg   [31:0] tmp_14_reg_614;
reg   [31:0] tmp_14_reg_614_pp0_iter3_reg;
reg   [31:0] tmp_12_reg_646;
reg   [31:0] tmp_10_reg_678;
reg   [31:0] tmp_8_reg_710;
reg   [31:0] tmp_6_reg_742;
reg   [31:0] tmp_2_reg_774;
reg   [31:0] tmp_4_reg_806;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_predicate_op238_read_state13;
reg    ap_predicate_op239_read_state13;
reg    ap_block_state13_pp0_stage0_iter2_grp11;
reg    ap_block_pp0_stage0_11001_grp11;
wire   [0:0] icmp_ln68_fu_1057_p2;
reg   [0:0] icmp_ln68_reg_2844_pp0_iter3_reg;
wire   [4:0] select_ln71_1_fu_1092_p3;
reg   [4:0] select_ln71_1_reg_2848;
reg   [4:0] select_ln71_1_reg_2848_pp0_iter1_reg;
reg   [4:0] select_ln71_1_reg_2848_pp0_iter2_reg;
wire   [9:0] empty_27_fu_1118_p2;
reg   [9:0] empty_27_reg_2854;
reg   [63:0] gmem_addr_1_reg_2860;
wire   [17:0] zext_ln76_fu_1202_p1;
reg   [17:0] zext_ln76_reg_2866;
wire   [0:0] icmp_ln76_fu_1230_p2;
reg   [63:0] gmem_addr_3_reg_2875;
reg   [63:0] gmem_addr_4_reg_2884;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
reg   [63:0] gmem_addr_2_reg_2890;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg   [31:0] gmem_addr_3_read_reg_2896;
reg    ap_predicate_op226_read_state10;
reg    ap_block_state10_pp0_stage3_iter1_grp5;
reg    ap_block_pp0_stage3_11001_grp5;
reg   [31:0] gmem_addr_1_read_reg_2901;
reg    ap_predicate_op228_read_state10;
reg    ap_block_state10_pp0_stage3_iter1_grp6;
reg    ap_block_pp0_stage3_11001_grp6;
reg   [31:0] gmem_addr_3_read_1_reg_2906;
reg    ap_predicate_op230_read_state11;
reg    ap_block_state11_pp0_stage4_iter1_grp7;
reg    ap_block_pp0_stage4_11001_grp7;
reg   [31:0] gmem_addr_1_read_1_reg_2911;
reg    ap_predicate_op232_read_state11;
reg    ap_block_state11_pp0_stage4_iter1_grp8;
reg    ap_block_pp0_stage4_11001_grp8;
wire   [31:0] line_buffer_2D_21_fu_1521_p1;
reg   [31:0] line_buffer_2D_21_reg_2916;
reg    ap_block_pp0_stage5_11001_grp9;
reg   [31:0] gmem_addr_1_read_2_reg_2944;
reg    ap_block_pp0_stage5_11001_grp10;
reg   [31:0] gmem_addr_4_read_1_reg_2949;
reg   [31:0] gmem_addr_2_read_reg_2954;
reg   [31:0] gmem_addr_2_read_1_reg_2959;
reg    ap_predicate_op240_read_state14;
reg    ap_block_state14_pp0_stage1_iter2_grp13;
reg    ap_block_pp0_stage1_11001_grp13;
reg   [31:0] p_load86_reg_2964;
reg   [31:0] p_load85_reg_2981;
reg   [31:0] p_load_reg_2998;
wire   [31:0] line_buffer_2D_18_fu_1630_p27;
wire   [31:0] line_buffer_2D_19_fu_1685_p1;
wire   [31:0] line_buffer_2D_20_fu_1688_p1;
wire   [31:0] line_buffer_2D_22_fu_1691_p1;
wire   [31:0] line_buffer_2D_10_fu_1694_p27;
reg   [31:0] gmem_addr_2_read_2_reg_3095;
reg    ap_predicate_op309_read_state15;
reg    ap_block_state15_pp0_stage2_iter2_grp14;
reg    ap_block_pp0_stage2_11001_grp14;
reg   [31:0] line_buffer_2D_4_reg_3100;
reg   [31:0] line_buffer_2D_5_reg_3106;
reg   [31:0] line_buffer_2D_3_reg_3112;
wire   [31:0] line_buffer_2D_6_fu_1891_p1;
wire   [31:0] line_buffer_2D_7_fu_1894_p1;
wire   [31:0] line_buffer_2D_8_fu_1897_p1;
wire   [31:0] line_buffer_2D_9_fu_1900_p1;
wire   [31:0] line_buffer_2D_16_fu_1903_p1;
wire   [31:0] line_buffer_2D_17_fu_1906_p1;
wire   [31:0] tmp_48_fu_1966_p3;
reg   [31:0] tmp_48_reg_3147;
wire   [31:0] tmp_49_fu_2068_p3;
reg   [31:0] tmp_49_reg_3154;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire   [31:0] tmp_50_fu_2164_p3;
reg   [31:0] tmp_50_reg_3161;
wire   [31:0] tmp_51_fu_2255_p3;
reg   [31:0] tmp_51_reg_3168;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire   [31:0] tmp_52_fu_2346_p3;
reg   [31:0] tmp_52_reg_3175;
wire   [31:0] tmp_53_fu_2437_p3;
reg   [31:0] tmp_53_reg_3182;
wire   [31:0] tmp_54_fu_2528_p3;
reg   [31:0] tmp_54_reg_3189;
wire   [31:0] tmp_55_fu_2619_p3;
reg   [31:0] tmp_55_reg_3196;
wire   [31:0] tmp_56_fu_2710_p3;
reg   [31:0] tmp_56_reg_3203;
reg    ap_predicate_op204_readreq_state4;
reg    ap_block_state4_io_grp3;
reg    ap_condition_exit_pp0_iter2_stage3;
reg    ap_predicate_op180_readreq_state2;
reg    ap_block_state2_io_grp1;
reg    ap_predicate_op181_readreq_state2;
reg    ap_block_state2_io_grp2;
reg   [31:0] ap_phi_mux_tmp_phi_fu_553_p26;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_reg_550;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_reg_550;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_reg_550;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_pred891_state15;
reg    ap_predicate_pred900_state15;
reg    ap_predicate_pred906_state15;
reg    ap_predicate_pred912_state15;
reg    ap_predicate_pred918_state15;
reg    ap_predicate_pred924_state15;
reg    ap_predicate_pred930_state15;
reg    ap_predicate_pred936_state15;
reg    ap_predicate_pred942_state15;
reg    ap_predicate_pred948_state15;
reg    ap_predicate_pred954_state15;
reg    ap_predicate_pred960_state15;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_16_reg_582;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_16_reg_582;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_16_reg_582;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_14_reg_614;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_14_reg_614;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_14_reg_614;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_12_reg_646;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_12_reg_646;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_12_reg_646;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_10_reg_678;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_10_reg_678;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_10_reg_678;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_8_reg_710;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_8_reg_710;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_8_reg_710;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_6_reg_742;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_6_reg_742;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_6_reg_742;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_2_reg_774;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_2_reg_774;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_2_reg_774;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_4_reg_806;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_4_reg_806;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_4_reg_806;
wire  signed [63:0] p_cast8_cast_fu_1184_p1;
wire  signed [63:0] sext_ln126_fu_1318_p1;
wire  signed [63:0] sext_ln126_1_fu_1460_p1;
wire    ap_block_pp0_stage2_grp0;
wire  signed [63:0] p_cast9_cast_fu_1511_p1;
wire    ap_block_pp0_stage3_grp0;
reg    ap_block_pp0_stage1_11001_grp1;
reg    ap_block_pp0_stage1_11001_grp2;
reg    ap_block_pp0_stage3_11001_grp3;
reg    ap_predicate_op209_readreq_state5;
reg    ap_block_state5_io_grp4;
reg    ap_block_pp0_stage4_11001_grp4;
reg    ap_block_pp0_stage1_11001_grp15;
wire    ap_block_pp0_stage1_01001_grp15;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage5_11001;
reg    ap_condition_exit_pp0_iter3_stage1;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
wire    ap_block_pp0_stage1_grp0;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_grp0;
reg   [4:0] col_fu_256;
wire   [4:0] add_ln71_fu_1382_p2;
reg   [4:0] ap_sig_allocacmp_col_load;
reg   [3:0] indvar370_fu_260;
wire   [3:0] add_ln71_1_fu_1388_p2;
reg   [3:0] ap_sig_allocacmp_indvar370_load;
reg   [3:0] indvar_fu_264;
wire   [3:0] select_ln68_fu_1106_p3;
reg   [3:0] ap_sig_allocacmp_indvar_load;
reg   [7:0] indvar_flatten_fu_268;
wire   [7:0] add_ln68_fu_1063_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [31:0] line_buffer_2D_fu_272;
reg   [31:0] line_buffer_2D_2_fu_276;
reg   [31:0] line_buffer_2D_1_fu_280;
reg   [31:0] empty_22_fu_284;
reg   [31:0] empty_23_fu_288;
reg   [31:0] empty_24_fu_292;
reg   [31:0] grp_fu_838_p0;
reg   [31:0] grp_fu_838_p1;
wire    ap_block_pp0_stage4_grp0;
wire    ap_block_pp0_stage5_grp0;
reg   [31:0] grp_fu_849_p0;
reg   [31:0] grp_fu_849_p1;
wire   [0:0] icmp_ln71_fu_1078_p2;
wire   [3:0] add_ln68_1_fu_1100_p2;
wire   [3:0] empty_27_fu_1118_p0;
wire   [6:0] empty_27_fu_1118_p1;
wire   [9:0] tmp2_fu_1124_p2;
wire   [17:0] tmp2_cast_fu_1130_p1;
wire   [17:0] empty_30_fu_1134_p2;
wire   [19:0] tmp_3_fu_1140_p3;
wire   [63:0] p_cast12_fu_1148_p1;
wire   [9:0] tmp4_fu_1158_p2;
wire   [17:0] tmp4_cast_fu_1164_p1;
wire   [63:0] empty_31_fu_1152_p2;
wire   [61:0] p_cast8_fu_1174_p4;
wire   [3:0] select_ln71_fu_1084_p3;
wire   [4:0] shl_ln_fu_1194_p3;
wire   [17:0] empty_33_fu_1168_p2;
wire   [17:0] add_ln76_2_fu_1206_p2;
wire   [19:0] shl_ln76_2_fu_1212_p3;
wire   [63:0] zext_ln76_2_fu_1220_p1;
wire   [63:0] add_ln76_3_fu_1224_p2;
wire   [61:0] trunc_ln2_fu_1308_p4;
wire   [9:0] tmp3_fu_1414_p2;
wire   [17:0] tmp3_cast_fu_1419_p1;
wire   [17:0] empty_32_fu_1423_p2;
wire   [17:0] add_ln76_fu_1428_p2;
wire   [19:0] shl_ln76_1_fu_1433_p3;
wire   [63:0] zext_ln76_1_fu_1441_p1;
wire   [63:0] add_ln76_1_fu_1445_p2;
wire   [61:0] trunc_ln126_1_fu_1450_p4;
wire   [9:0] tmp1_fu_1470_p2;
wire   [17:0] tmp1_cast_fu_1475_p1;
wire   [17:0] empty_28_fu_1479_p2;
wire   [19:0] tmp_1_fu_1484_p3;
wire   [63:0] p_cast11_fu_1492_p1;
wire   [63:0] empty_29_fu_1496_p2;
wire   [61:0] p_cast9_fu_1501_p4;
wire   [31:0] line_buffer_2D_18_fu_1630_p25;
wire   [31:0] line_buffer_2D_10_fu_1694_p25;
wire   [31:0] bitcast_ln156_fu_1924_p1;
wire   [7:0] tmp_s_fu_1928_p4;
wire   [22:0] trunc_ln156_fu_1938_p1;
wire   [0:0] icmp_ln156_1_fu_1948_p2;
wire   [0:0] icmp_ln156_fu_1942_p2;
wire   [0:0] or_ln156_fu_1954_p2;
wire   [0:0] grp_fu_838_p2;
wire   [0:0] and_ln156_fu_1960_p2;
wire   [31:0] bitcast_ln156_1_fu_1985_p1;
wire   [31:0] bitcast_ln156_2_fu_2003_p1;
wire   [7:0] tmp_9_fu_1989_p4;
wire   [22:0] trunc_ln156_1_fu_1999_p1;
wire   [0:0] icmp_ln156_3_fu_2026_p2;
wire   [0:0] icmp_ln156_2_fu_2020_p2;
wire   [7:0] tmp_7_fu_2006_p4;
wire   [22:0] trunc_ln156_2_fu_2016_p1;
wire   [0:0] icmp_ln156_5_fu_2044_p2;
wire   [0:0] icmp_ln156_4_fu_2038_p2;
wire   [0:0] or_ln156_1_fu_2032_p2;
wire   [0:0] or_ln156_2_fu_2050_p2;
wire   [0:0] and_ln156_1_fu_2056_p2;
wire   [0:0] and_ln156_2_fu_2062_p2;
wire   [31:0] bitcast_ln156_3_fu_2081_p1;
wire   [31:0] bitcast_ln156_4_fu_2099_p1;
wire   [7:0] tmp_13_fu_2085_p4;
wire   [22:0] trunc_ln156_3_fu_2095_p1;
wire   [0:0] icmp_ln156_7_fu_2122_p2;
wire   [0:0] icmp_ln156_6_fu_2116_p2;
wire   [7:0] tmp_15_fu_2102_p4;
wire   [22:0] trunc_ln156_4_fu_2112_p1;
wire   [0:0] icmp_ln156_9_fu_2140_p2;
wire   [0:0] icmp_ln156_8_fu_2134_p2;
wire   [0:0] or_ln156_3_fu_2128_p2;
wire   [0:0] or_ln156_4_fu_2146_p2;
wire   [0:0] and_ln156_3_fu_2152_p2;
wire   [0:0] and_ln156_4_fu_2158_p2;
wire   [31:0] bitcast_ln156_5_fu_2172_p1;
wire   [31:0] bitcast_ln156_6_fu_2190_p1;
wire   [7:0] tmp_18_fu_2176_p4;
wire   [22:0] trunc_ln156_5_fu_2186_p1;
wire   [0:0] icmp_ln156_11_fu_2213_p2;
wire   [0:0] icmp_ln156_10_fu_2207_p2;
wire   [7:0] tmp_19_fu_2193_p4;
wire   [22:0] trunc_ln156_6_fu_2203_p1;
wire   [0:0] icmp_ln156_13_fu_2231_p2;
wire   [0:0] icmp_ln156_12_fu_2225_p2;
wire   [0:0] or_ln156_5_fu_2219_p2;
wire   [0:0] or_ln156_6_fu_2237_p2;
wire   [0:0] and_ln156_5_fu_2243_p2;
wire   [0:0] and_ln156_6_fu_2249_p2;
wire   [31:0] bitcast_ln156_7_fu_2263_p1;
wire   [31:0] bitcast_ln156_8_fu_2281_p1;
wire   [7:0] tmp_21_fu_2267_p4;
wire   [22:0] trunc_ln156_7_fu_2277_p1;
wire   [0:0] icmp_ln156_15_fu_2304_p2;
wire   [0:0] icmp_ln156_14_fu_2298_p2;
wire   [7:0] tmp_22_fu_2284_p4;
wire   [22:0] trunc_ln156_8_fu_2294_p1;
wire   [0:0] icmp_ln156_17_fu_2322_p2;
wire   [0:0] icmp_ln156_16_fu_2316_p2;
wire   [0:0] or_ln156_7_fu_2310_p2;
wire   [0:0] or_ln156_8_fu_2328_p2;
wire   [0:0] and_ln156_7_fu_2334_p2;
wire   [0:0] and_ln156_8_fu_2340_p2;
wire   [31:0] bitcast_ln156_9_fu_2354_p1;
wire   [31:0] bitcast_ln156_10_fu_2372_p1;
wire   [7:0] tmp_24_fu_2358_p4;
wire   [22:0] trunc_ln156_9_fu_2368_p1;
wire   [0:0] icmp_ln156_19_fu_2395_p2;
wire   [0:0] icmp_ln156_18_fu_2389_p2;
wire   [7:0] tmp_25_fu_2375_p4;
wire   [22:0] trunc_ln156_10_fu_2385_p1;
wire   [0:0] icmp_ln156_21_fu_2413_p2;
wire   [0:0] icmp_ln156_20_fu_2407_p2;
wire   [0:0] or_ln156_9_fu_2401_p2;
wire   [0:0] or_ln156_10_fu_2419_p2;
wire   [0:0] and_ln156_9_fu_2425_p2;
wire   [0:0] and_ln156_10_fu_2431_p2;
wire   [31:0] bitcast_ln156_11_fu_2445_p1;
wire   [31:0] bitcast_ln156_12_fu_2463_p1;
wire   [7:0] tmp_27_fu_2449_p4;
wire   [22:0] trunc_ln156_11_fu_2459_p1;
wire   [0:0] icmp_ln156_23_fu_2486_p2;
wire   [0:0] icmp_ln156_22_fu_2480_p2;
wire   [7:0] tmp_28_fu_2466_p4;
wire   [22:0] trunc_ln156_12_fu_2476_p1;
wire   [0:0] icmp_ln156_25_fu_2504_p2;
wire   [0:0] icmp_ln156_24_fu_2498_p2;
wire   [0:0] or_ln156_11_fu_2492_p2;
wire   [0:0] or_ln156_12_fu_2510_p2;
wire   [0:0] and_ln156_11_fu_2516_p2;
wire   [0:0] grp_fu_849_p2;
wire   [0:0] and_ln156_12_fu_2522_p2;
wire   [31:0] bitcast_ln156_13_fu_2536_p1;
wire   [31:0] bitcast_ln156_14_fu_2554_p1;
wire   [7:0] tmp_30_fu_2540_p4;
wire   [22:0] trunc_ln156_13_fu_2550_p1;
wire   [0:0] icmp_ln156_27_fu_2577_p2;
wire   [0:0] icmp_ln156_26_fu_2571_p2;
wire   [7:0] tmp_31_fu_2557_p4;
wire   [22:0] trunc_ln156_14_fu_2567_p1;
wire   [0:0] icmp_ln156_29_fu_2595_p2;
wire   [0:0] icmp_ln156_28_fu_2589_p2;
wire   [0:0] or_ln156_13_fu_2583_p2;
wire   [0:0] or_ln156_14_fu_2601_p2;
wire   [0:0] and_ln156_13_fu_2607_p2;
wire   [0:0] and_ln156_14_fu_2613_p2;
wire   [31:0] bitcast_ln156_15_fu_2627_p1;
wire   [31:0] bitcast_ln156_16_fu_2645_p1;
wire   [7:0] tmp_33_fu_2631_p4;
wire   [22:0] trunc_ln156_15_fu_2641_p1;
wire   [0:0] icmp_ln156_31_fu_2668_p2;
wire   [0:0] icmp_ln156_30_fu_2662_p2;
wire   [7:0] tmp_34_fu_2648_p4;
wire   [22:0] trunc_ln156_16_fu_2658_p1;
wire   [0:0] icmp_ln156_33_fu_2686_p2;
wire   [0:0] icmp_ln156_32_fu_2680_p2;
wire   [0:0] or_ln156_15_fu_2674_p2;
wire   [0:0] or_ln156_16_fu_2692_p2;
wire   [0:0] and_ln156_15_fu_2698_p2;
wire   [0:0] and_ln156_16_fu_2704_p2;
reg    grp_fu_838_ce;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_00001_grp0;
wire    ap_block_pp0_stage4_00001_grp0;
wire    ap_block_pp0_stage5_00001_grp0;
wire    ap_block_pp0_stage0_00001_grp0;
wire    ap_block_pp0_stage1_00001_grp0;
wire    ap_block_pp0_stage2_00001_grp0;
reg    grp_fu_849_ce;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage4_11001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [9:0] empty_27_fu_1118_p00;
reg    ap_condition_2399;
reg    ap_condition_2404;
reg    ap_condition_2409;
reg    ap_condition_2414;
reg    ap_condition_744;
wire   [4:0] line_buffer_2D_18_fu_1630_p1;
wire   [4:0] line_buffer_2D_18_fu_1630_p3;
wire   [4:0] line_buffer_2D_18_fu_1630_p5;
wire   [4:0] line_buffer_2D_18_fu_1630_p7;
wire   [4:0] line_buffer_2D_18_fu_1630_p9;
wire   [4:0] line_buffer_2D_18_fu_1630_p11;
wire  signed [4:0] line_buffer_2D_18_fu_1630_p13;
wire  signed [4:0] line_buffer_2D_18_fu_1630_p15;
wire  signed [4:0] line_buffer_2D_18_fu_1630_p17;
wire  signed [4:0] line_buffer_2D_18_fu_1630_p19;
wire  signed [4:0] line_buffer_2D_18_fu_1630_p21;
wire  signed [4:0] line_buffer_2D_18_fu_1630_p23;
wire   [4:0] line_buffer_2D_10_fu_1694_p1;
wire   [4:0] line_buffer_2D_10_fu_1694_p3;
wire   [4:0] line_buffer_2D_10_fu_1694_p5;
wire   [4:0] line_buffer_2D_10_fu_1694_p7;
wire   [4:0] line_buffer_2D_10_fu_1694_p9;
wire   [4:0] line_buffer_2D_10_fu_1694_p11;
wire  signed [4:0] line_buffer_2D_10_fu_1694_p13;
wire  signed [4:0] line_buffer_2D_10_fu_1694_p15;
wire  signed [4:0] line_buffer_2D_10_fu_1694_p17;
wire  signed [4:0] line_buffer_2D_10_fu_1694_p19;
wire  signed [4:0] line_buffer_2D_10_fu_1694_p21;
wire  signed [4:0] line_buffer_2D_10_fu_1694_p23;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp10_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 col_fu_256 = 5'd0;
#0 indvar370_fu_260 = 4'd0;
#0 indvar_fu_264 = 4'd0;
#0 indvar_flatten_fu_268 = 8'd0;
#0 line_buffer_2D_fu_272 = 32'd0;
#0 line_buffer_2D_2_fu_276 = 32'd0;
#0 line_buffer_2D_1_fu_280 = 32'd0;
#0 empty_22_fu_284 = 32'd0;
#0 empty_23_fu_288 = 32'd0;
#0 empty_24_fu_292 = 32'd0;
#0 ap_done_reg = 1'b0;
end

pool2_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_838_p0),
    .din1(grp_fu_838_p1),
    .ce(grp_fu_838_ce),
    .opcode(5'd2),
    .dout(grp_fu_838_p2)
);

pool2_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_849_p0),
    .din1(grp_fu_849_p1),
    .ce(grp_fu_849_ce),
    .opcode(5'd2),
    .dout(grp_fu_849_p2)
);

pool2_mul_4ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_4ns_7ns_10_1_1_U59(
    .din0(empty_27_fu_1118_p0),
    .din1(empty_27_fu_1118_p1),
    .dout(empty_27_fu_1118_p2)
);

(* dissolve_hierarchy = "yes" *) pool2_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U60(
    .din0(mux_case_3_out_i),
    .din1(mux_case_5_out_i),
    .din2(mux_case_7_out_i),
    .din3(mux_case_9_out_i),
    .din4(mux_case_11_out_i),
    .din5(mux_case_13_out_i),
    .din6(mux_case_15_out_i),
    .din7(mux_case_17_out_i),
    .din8(mux_case_19_out_i),
    .din9(mux_case_21_out_i),
    .din10(mux_case_23_out_i),
    .din11(mux_case_25_out_i),
    .def(line_buffer_2D_18_fu_1630_p25),
    .sel(select_ln71_1_reg_2848_pp0_iter2_reg),
    .dout(line_buffer_2D_18_fu_1630_p27)
);

(* dissolve_hierarchy = "yes" *) pool2_sparsemux_25_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'hC ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'hE ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h10 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h12 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h14 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h16 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'h18 ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'h1A ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_25_5_32_1_1_U61(
    .din0(mux_case_4_out_i),
    .din1(mux_case_6_out_i),
    .din2(mux_case_8_out_i),
    .din3(mux_case_10_out_i),
    .din4(mux_case_12_out_i),
    .din5(mux_case_14_out_i),
    .din6(mux_case_16_out_i),
    .din7(mux_case_18_out_i),
    .din8(mux_case_20_out_i),
    .din9(mux_case_22_out_i),
    .din10(mux_case_24_out_i),
    .din11(mux_case_26_out_i),
    .def(line_buffer_2D_10_fu_1694_p25),
    .sel(select_ln71_1_reg_2848_pp0_iter2_reg),
    .dout(line_buffer_2D_10_fu_1694_p27)
);

pool2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp13)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp15)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp2)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp3)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp5)) begin
                ap_block_pp0_stage3_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp6)) begin
                ap_block_pp0_stage3_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp4)) begin
                ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp7)) begin
                ap_block_pp0_stage4_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp8)) begin
                ap_block_pp0_stage4_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp10)) begin
                ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp9)) begin
                ap_block_pp0_stage5_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage3)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_10_reg_678 <= line_buffer_2D_8_fu_1897_p1;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_10_reg_678 <= line_buffer_2D_20_fu_1688_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_10_reg_678 <= ap_phi_reg_pp0_iter1_tmp_10_reg_678;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_12_reg_646 <= line_buffer_2D_9_fu_1900_p1;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_12_reg_646 <= empty_24_fu_292;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_12_reg_646 <= ap_phi_reg_pp0_iter1_tmp_12_reg_646;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_14_reg_614 <= line_buffer_2D_16_fu_1903_p1;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_14_reg_614 <= line_buffer_2D_21_reg_2916;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_14_reg_614 <= ap_phi_reg_pp0_iter1_tmp_14_reg_614;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_16_reg_582 <= line_buffer_2D_17_fu_1906_p1;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_16_reg_582 <= line_buffer_2D_22_fu_1691_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_16_reg_582 <= ap_phi_reg_pp0_iter1_tmp_16_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_2_reg_774 <= line_buffer_2D_fu_272;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_2_reg_774 <= line_buffer_2D_18_fu_1630_p27;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_2_reg_774 <= ap_phi_reg_pp0_iter1_tmp_2_reg_774;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_4_reg_806 <= line_buffer_2D_2_fu_276;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_4_reg_806 <= line_buffer_2D_10_fu_1694_p27;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_4_reg_806 <= ap_phi_reg_pp0_iter1_tmp_4_reg_806;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_6_reg_742 <= line_buffer_2D_6_fu_1891_p1;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_6_reg_742 <= empty_23_fu_288;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_6_reg_742 <= ap_phi_reg_pp0_iter1_tmp_6_reg_742;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_8_reg_710 <= line_buffer_2D_7_fu_1894_p1;
    end else if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_8_reg_710 <= line_buffer_2D_19_fu_1685_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_8_reg_710 <= ap_phi_reg_pp0_iter1_tmp_8_reg_710;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) 
    | ((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_reg_550 <= empty_22_fu_284;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_reg_550 <= ap_phi_reg_pp0_iter1_tmp_reg_550;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_1057_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_fu_256 <= add_ln71_fu_1382_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_fu_256 <= 5'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        empty_22_fu_284 <= empty;
    end else if (((icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        empty_22_fu_284 <= ap_phi_reg_pp0_iter2_tmp_4_reg_806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        empty_23_fu_288 <= empty_14;
    end else if (((icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        empty_23_fu_288 <= ap_phi_reg_pp0_iter2_tmp_10_reg_678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        empty_24_fu_292 <= empty_13;
    end else if (((icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        empty_24_fu_292 <= ap_phi_reg_pp0_iter2_tmp_16_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_1057_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar370_fu_260 <= add_ln71_1_fu_1388_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar370_fu_260 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_1057_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_268 <= add_ln68_fu_1063_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_268 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_1057_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_fu_264 <= select_ln68_fu_1106_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_fu_264 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        line_buffer_2D_1_fu_280 <= p_reload;
    end else if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_1_fu_280 <= line_buffer_2D_9_fu_1900_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        line_buffer_2D_2_fu_276 <= mux_case_2105_reload;
    end else if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_2_fu_276 <= line_buffer_2D_17_fu_1906_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        line_buffer_2D_fu_272 <= mux_case_114_reload;
    end else if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_fu_272 <= line_buffer_2D_16_fu_1903_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_744)) begin
        if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0))) begin
            tmp_reg_550 <= line_buffer_2D_1_fu_280;
        end else if ((1'b1 == 1'b1)) begin
            tmp_reg_550 <= ap_phi_reg_pp0_iter2_tmp_reg_550;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_tmp_10_reg_678 <= ap_phi_reg_pp0_iter0_tmp_10_reg_678;
        ap_phi_reg_pp0_iter1_tmp_12_reg_646 <= ap_phi_reg_pp0_iter0_tmp_12_reg_646;
        ap_phi_reg_pp0_iter1_tmp_14_reg_614 <= ap_phi_reg_pp0_iter0_tmp_14_reg_614;
        ap_phi_reg_pp0_iter1_tmp_16_reg_582 <= ap_phi_reg_pp0_iter0_tmp_16_reg_582;
        ap_phi_reg_pp0_iter1_tmp_2_reg_774 <= ap_phi_reg_pp0_iter0_tmp_2_reg_774;
        ap_phi_reg_pp0_iter1_tmp_4_reg_806 <= ap_phi_reg_pp0_iter0_tmp_4_reg_806;
        ap_phi_reg_pp0_iter1_tmp_6_reg_742 <= ap_phi_reg_pp0_iter0_tmp_6_reg_742;
        ap_phi_reg_pp0_iter1_tmp_8_reg_710 <= ap_phi_reg_pp0_iter0_tmp_8_reg_710;
        ap_phi_reg_pp0_iter1_tmp_reg_550 <= ap_phi_reg_pp0_iter0_tmp_reg_550;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_predicate_pred891_state15 <= (~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd22) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd20) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd18) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd16) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd14) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd12) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd10) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd8) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd6) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd4) & ~(select_ln71_1_reg_2848_pp0_iter2_reg == 5'd24) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred900_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd24) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred906_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd20) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred912_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd18) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred918_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd16) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred924_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd14) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred930_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd12) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred936_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd10) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred942_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd8) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred948_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd6) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred954_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd4) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
        ap_predicate_pred960_state15 <= ((select_ln71_1_reg_2848_pp0_iter2_reg == 5'd22) & (icmp_ln76_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        empty_27_reg_2854 <= empty_27_fu_1118_p2;
        gmem_addr_1_reg_2860 <= p_cast8_cast_fu_1184_p1;
        gmem_addr_3_reg_2875 <= sext_ln126_fu_1318_p1;
        icmp_ln68_reg_2844 <= icmp_ln68_fu_1057_p2;
        icmp_ln68_reg_2844_pp0_iter1_reg <= icmp_ln68_reg_2844;
        icmp_ln68_reg_2844_pp0_iter2_reg <= icmp_ln68_reg_2844_pp0_iter1_reg;
        icmp_ln68_reg_2844_pp0_iter3_reg <= icmp_ln68_reg_2844_pp0_iter2_reg;
        icmp_ln76_reg_2871 <= icmp_ln76_fu_1230_p2;
        icmp_ln76_reg_2871_pp0_iter1_reg <= icmp_ln76_reg_2871;
        icmp_ln76_reg_2871_pp0_iter2_reg <= icmp_ln76_reg_2871_pp0_iter1_reg;
        select_ln71_1_reg_2848 <= select_ln71_1_fu_1092_p3;
        select_ln71_1_reg_2848_pp0_iter1_reg <= select_ln71_1_reg_2848;
        select_ln71_1_reg_2848_pp0_iter2_reg <= select_ln71_1_reg_2848_pp0_iter1_reg;
        zext_ln76_reg_2866[4 : 1] <= zext_ln76_fu_1202_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg))) begin
        gmem_addr_1_read_1_reg_2911 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg))) begin
        gmem_addr_1_read_2_reg_2944 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg))) begin
        gmem_addr_1_read_reg_2901 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg))) begin
        gmem_addr_2_read_1_reg_2959 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp14))) begin
        gmem_addr_2_read_2_reg_3095 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        gmem_addr_2_read_reg_2954 <= m_axi_gmem_0_RDATA;
        gmem_addr_4_read_1_reg_2949 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        gmem_addr_2_reg_2890 <= p_cast9_cast_fu_1511_p1;
        tmp_53_reg_3182 <= tmp_53_fu_2437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg))) begin
        gmem_addr_3_read_1_reg_2906 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg))) begin
        gmem_addr_3_read_reg_2896 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        gmem_addr_4_reg_2884 <= sext_ln126_1_fu_1460_p1;
        tmp_52_reg_3175 <= tmp_52_fu_2346_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg))) begin
        line_buffer_2D_21_reg_2916 <= line_buffer_2D_21_fu_1521_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_3_reg_3112 <= line_buffer_2D_1_fu_280;
        line_buffer_2D_4_reg_3100 <= line_buffer_2D_fu_272;
        line_buffer_2D_5_reg_3106 <= line_buffer_2D_2_fu_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        p_load85_reg_2981 <= empty_23_fu_288;
        p_load86_reg_2964 <= empty_22_fu_284;
        p_load_reg_2998 <= empty_24_fu_292;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        tmp_10_reg_678 <= ap_phi_reg_pp0_iter2_tmp_10_reg_678;
        tmp_12_reg_646 <= ap_phi_reg_pp0_iter2_tmp_12_reg_646;
        tmp_14_reg_614 <= ap_phi_reg_pp0_iter2_tmp_14_reg_614;
        tmp_16_reg_582 <= ap_phi_reg_pp0_iter2_tmp_16_reg_582;
        tmp_2_reg_774 <= ap_phi_reg_pp0_iter2_tmp_2_reg_774;
        tmp_6_reg_742 <= ap_phi_reg_pp0_iter2_tmp_6_reg_742;
        tmp_8_reg_710 <= ap_phi_reg_pp0_iter2_tmp_8_reg_710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        tmp_14_reg_614_pp0_iter3_reg <= tmp_14_reg_614;
        tmp_16_reg_582_pp0_iter3_reg <= tmp_16_reg_582;
        tmp_48_reg_3147 <= tmp_48_fu_1966_p3;
        tmp_54_reg_3189 <= tmp_54_fu_2528_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        tmp_49_reg_3154 <= tmp_49_fu_2068_p3;
        tmp_55_reg_3196 <= tmp_55_fu_2619_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        tmp_4_reg_806 <= ap_phi_reg_pp0_iter2_tmp_4_reg_806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        tmp_50_reg_3161 <= tmp_50_fu_2164_p3;
        tmp_56_reg_3203 <= tmp_56_fu_2710_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        tmp_51_reg_3168 <= tmp_51_fu_2255_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (icmp_ln68_reg_2844 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_condition_exit_pp0_iter2_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter3_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0))) begin
        ap_phi_mux_tmp_phi_fu_553_p26 = line_buffer_2D_1_fu_280;
    end else begin
        ap_phi_mux_tmp_phi_fu_553_p26 = ap_phi_reg_pp0_iter2_tmp_reg_550;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp11))) begin
        ap_sig_allocacmp_col_load = 5'd2;
    end else begin
        ap_sig_allocacmp_col_load = col_fu_256;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp11))) begin
        ap_sig_allocacmp_indvar370_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar370_load = indvar370_fu_260;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp11))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_268;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp11))) begin
        ap_sig_allocacmp_indvar_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_load = indvar_fu_264;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage4_grp4) & (icmp_ln76_reg_2871 == 1'd1) & (icmp_ln68_reg_2844 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_grp3) & (icmp_ln76_reg_2871 == 1'd0) & (icmp_ln68_reg_2844 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_grp1) & (icmp_ln76_reg_2871 == 1'd0) & (icmp_ln68_reg_2844 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2) & (icmp_ln76_reg_2871 == 1'd1) & (icmp_ln68_reg_2844 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_0_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp14)) | ((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage1_grp13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg) & (ap_predicate_op234_read_state12 
    == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op236_read_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage5_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage4_grp7) & (icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage4_grp8) & (icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage3_grp5) & (icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) 
    & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage3_grp6) & (icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_0_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_grp15))) begin
        gmem_blk_n_W = m_axi_gmem_0_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_838_ce = 1'b1;
    end else begin
        grp_fu_838_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_838_p0 = tmp_10_reg_678;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_838_p0 = tmp_8_reg_710;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_838_p0 = tmp_6_reg_742;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_838_p0 = ap_phi_reg_pp0_iter2_tmp_4_reg_806;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_838_p0 = ap_phi_reg_pp0_iter2_tmp_2_reg_774;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_838_p0 = ap_phi_mux_tmp_phi_fu_553_p26;
    end else begin
        grp_fu_838_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_838_p1 = tmp_52_fu_2346_p3;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_838_p1 = tmp_51_fu_2255_p3;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_838_p1 = tmp_50_fu_2164_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_838_p1 = tmp_49_fu_2068_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_838_p1 = tmp_48_fu_1966_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_838_p1 = 32'd0;
    end else begin
        grp_fu_838_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_849_ce = 1'b1;
    end else begin
        grp_fu_849_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
            grp_fu_849_p0 = tmp_16_reg_582_pp0_iter3_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
            grp_fu_849_p0 = tmp_14_reg_614;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
            grp_fu_849_p0 = tmp_12_reg_646;
        end else begin
            grp_fu_849_p0 = 'bx;
        end
    end else begin
        grp_fu_849_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
            grp_fu_849_p1 = tmp_55_fu_2619_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
            grp_fu_849_p1 = tmp_54_fu_2528_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
            grp_fu_849_p1 = tmp_53_fu_2437_p3;
        end else begin
            grp_fu_849_p1 = 'bx;
        end
    end else begin
        grp_fu_849_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        line_buffer_2D_1_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        line_buffer_2D_2_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        line_buffer_2D_3_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if ((1'b1 == ap_condition_2414)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_2_reg_2890;
        end else if ((1'b1 == ap_condition_2409)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_4_reg_2884;
        end else if ((1'b1 == ap_condition_2404)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_1_reg_2860;
        end else if ((1'b1 == ap_condition_2399)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_3_reg_2875;
        end else begin
            m_axi_gmem_0_ARADDR = 'bx;
        end
    end else begin
        m_axi_gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op181_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (ap_predicate_op209_readreq_state5 == 1'b1)))) begin
        m_axi_gmem_0_ARLEN = 64'd3;
    end else if ((((ap_predicate_op180_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp1)) | ((ap_predicate_op204_readreq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3)))) begin
        m_axi_gmem_0_ARLEN = 64'd2;
    end else begin
        m_axi_gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op181_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp2)) | ((ap_predicate_op180_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp1)) | ((ap_predicate_op204_readreq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (ap_predicate_op209_readreq_state5 == 1'b1)))) begin
        m_axi_gmem_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op309_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp14)) | ((ap_predicate_op240_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_predicate_op232_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg)) | ((ap_predicate_op230_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg)) | ((ap_predicate_op228_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg)) | ((ap_predicate_op226_read_state10 
    == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg)) | ((ap_predicate_op239_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11)) | ((ap_predicate_op238_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg) & (ap_predicate_op234_read_state12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op236_read_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)))) begin
        m_axi_gmem_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp15))) begin
        m_axi_gmem_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_10_out_o = mux_case_10133_reload;
    end else if (((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_10_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_10_out_o = mux_case_10_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_10_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_10_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_11_out_o = mux_case_1149_reload;
    end else if (((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_11_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_11_out_o = mux_case_11_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_11_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_11_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_12_out_o = mux_case_12140_reload;
    end else if (((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_12_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_12_out_o = mux_case_12_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred930_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_12_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_12_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_13_out_o = mux_case_1356_reload;
    end else if (((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_13_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_13_out_o = mux_case_13_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_13_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_13_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_14_out_o = mux_case_14147_reload;
    end else if (((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_14_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_14_out_o = mux_case_14_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred924_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_14_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_14_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_15_out_o = mux_case_1563_reload;
    end else if (((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_15_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_15_out_o = mux_case_15_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_15_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_15_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_16_out_o = mux_case_16154_reload;
    end else if (((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_16_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_16_out_o = mux_case_16_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred918_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_16_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_16_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_17_out_o = mux_case_1770_reload;
    end else if (((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_17_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_17_out_o = mux_case_17_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_17_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_17_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_18_out_o = mux_case_18161_reload;
    end else if (((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_18_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_18_out_o = mux_case_18_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred912_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_18_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_18_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_19_out_o = mux_case_1977_reload;
    end else if (((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_19_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_19_out_o = mux_case_19_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_19_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_19_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_20_out_o = mux_case_20168_reload;
    end else if (((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_20_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_20_out_o = mux_case_20_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred906_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_20_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_20_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_21_out_o = mux_case_2184_reload;
    end else if (((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_21_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_21_out_o = mux_case_21_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_21_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_21_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_22_out_o = mux_case_22175_reload;
    end else if (((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_22_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_22_out_o = mux_case_22_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred960_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_22_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_22_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_23_out_o = mux_case_2391_reload;
    end else if (((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_23_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_23_out_o = mux_case_23_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_23_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_23_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_24_out_o = mux_case_24182_reload;
    end else if (((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_24_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_24_out_o = mux_case_24_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred900_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_24_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_24_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_25_out_o = mux_case_2598_reload;
    end else if (((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_25_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_25_out_o = mux_case_25_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_25_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_25_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_26_out_o = mux_case_26189_reload;
    end else if (((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_26_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_26_out_o = mux_case_26_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred891_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_26_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_26_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_3_out_o = mux_case_321_reload;
    end else if (((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_3_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_3_out_o = mux_case_3_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_3_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_3_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_4_out_o = mux_case_4112_reload;
    end else if (((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_4_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_4_out_o = mux_case_4_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred954_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_4_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_4_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_5_out_o = mux_case_528_reload;
    end else if (((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_5_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_5_out_o = mux_case_5_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_5_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_5_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_6_out_o = mux_case_6119_reload;
    end else if (((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_6_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_6_out_o = mux_case_6_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred948_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_6_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_6_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_7_out_o = mux_case_735_reload;
    end else if (((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_7_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_7_out_o = mux_case_7_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_7_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_7_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_8_out_o = mux_case_8126_reload;
    end else if (((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_8_out_o = line_buffer_2D_22_fu_1691_p1;
    end else begin
        mux_case_8_out_o = mux_case_8_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred942_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_8_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_8_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        mux_case_9_out_o = mux_case_942_reload;
    end else if (((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_9_out_o = line_buffer_2D_21_reg_2916;
    end else begin
        mux_case_9_out_o = mux_case_9_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred936_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        mux_case_9_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_9_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2844_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln68_1_fu_1100_p2 = (ap_sig_allocacmp_indvar_load + 4'd1);

assign add_ln68_fu_1063_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln71_1_fu_1388_p2 = (select_ln71_fu_1084_p3 + 4'd1);

assign add_ln71_fu_1382_p2 = (select_ln71_1_fu_1092_p3 + 5'd2);

assign add_ln76_1_fu_1445_p2 = (zext_ln76_1_fu_1441_p1 + inp_img);

assign add_ln76_2_fu_1206_p2 = (empty_33_fu_1168_p2 + zext_ln76_fu_1202_p1);

assign add_ln76_3_fu_1224_p2 = (zext_ln76_2_fu_1220_p1 + inp_img);

assign add_ln76_fu_1428_p2 = (empty_32_fu_1423_p2 + zext_ln76_reg_2866);

assign and_ln156_10_fu_2431_p2 = (grp_fu_838_p2 & and_ln156_9_fu_2425_p2);

assign and_ln156_11_fu_2516_p2 = (or_ln156_12_fu_2510_p2 & or_ln156_11_fu_2492_p2);

assign and_ln156_12_fu_2522_p2 = (grp_fu_849_p2 & and_ln156_11_fu_2516_p2);

assign and_ln156_13_fu_2607_p2 = (or_ln156_14_fu_2601_p2 & or_ln156_13_fu_2583_p2);

assign and_ln156_14_fu_2613_p2 = (grp_fu_849_p2 & and_ln156_13_fu_2607_p2);

assign and_ln156_15_fu_2698_p2 = (or_ln156_16_fu_2692_p2 & or_ln156_15_fu_2674_p2);

assign and_ln156_16_fu_2704_p2 = (grp_fu_849_p2 & and_ln156_15_fu_2698_p2);

assign and_ln156_1_fu_2056_p2 = (or_ln156_2_fu_2050_p2 & or_ln156_1_fu_2032_p2);

assign and_ln156_2_fu_2062_p2 = (grp_fu_838_p2 & and_ln156_1_fu_2056_p2);

assign and_ln156_3_fu_2152_p2 = (or_ln156_4_fu_2146_p2 & or_ln156_3_fu_2128_p2);

assign and_ln156_4_fu_2158_p2 = (grp_fu_838_p2 & and_ln156_3_fu_2152_p2);

assign and_ln156_5_fu_2243_p2 = (or_ln156_6_fu_2237_p2 & or_ln156_5_fu_2219_p2);

assign and_ln156_6_fu_2249_p2 = (grp_fu_838_p2 & and_ln156_5_fu_2243_p2);

assign and_ln156_7_fu_2334_p2 = (or_ln156_8_fu_2328_p2 & or_ln156_7_fu_2310_p2);

assign and_ln156_8_fu_2340_p2 = (grp_fu_838_p2 & and_ln156_7_fu_2334_p2);

assign and_ln156_9_fu_2425_p2 = (or_ln156_9_fu_2401_p2 & or_ln156_10_fu_2419_p2);

assign and_ln156_fu_1960_p2 = (or_ln156_fu_1954_p2 & grp_fu_838_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter2_grp11));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp11 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter2_grp11));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter2_grp11));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state2_io_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)) | ((1'b1 == ap_block_state2_io_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp13 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp15 = ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((1'b1 == ap_block_state2_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state2_io_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)) | ((1'b1 == ap_block_state2_io_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp13 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp15 = ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp2 = ((1'b1 == ap_block_state2_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg));
end

assign ap_block_pp0_stage2_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter2_grp14));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp14 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter2_grp14));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter2_grp14));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg)) | ((1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg)))));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp3 = ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg)) | ((1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg)))));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp3 = ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage4_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg)) | ((1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg)))) | ((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp4 = ((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg)) | ((1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg)))) | ((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp4 = ((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage5_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg))));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp10 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg))));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp10 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_grp5 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op226_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_grp6 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op228_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage4_iter1_grp7 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op230_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage4_iter1_grp8 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op232_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage5_iter1_grp10 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op236_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage5_iter1_grp9 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op234_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter2_grp11 = (((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op239_read_state13 == 1'b1)) | ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op238_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage1_iter2_grp13 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op240_read_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state15_pp0_stage2_iter2_grp14 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op309_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state2_io_grp1 = ((ap_predicate_op180_readreq_state2 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_io_grp2 = ((ap_predicate_op181_readreq_state2 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_io_grp3 = ((ap_predicate_op204_readreq_state4 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_io_grp4 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op209_readreq_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_2399 = ((ap_predicate_op180_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp1));
end

always @ (*) begin
    ap_condition_2404 = ((ap_predicate_op181_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp2));
end

always @ (*) begin
    ap_condition_2409 = ((ap_predicate_op204_readreq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3));
end

always @ (*) begin
    ap_condition_2414 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (ap_predicate_op209_readreq_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_744 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_phi_reg_pp0_iter0_tmp_10_reg_678 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_12_reg_646 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_14_reg_614 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_16_reg_582 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_2_reg_774 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_4_reg_806 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_6_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_8_reg_710 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_reg_550 = 'bx;

always @ (*) begin
    ap_predicate_op180_readreq_state2 = ((icmp_ln76_reg_2871 == 1'd0) & (icmp_ln68_reg_2844 == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_readreq_state2 = ((icmp_ln76_reg_2871 == 1'd1) & (icmp_ln68_reg_2844 == 1'd0));
end

always @ (*) begin
    ap_predicate_op204_readreq_state4 = ((icmp_ln76_reg_2871 == 1'd0) & (icmp_ln68_reg_2844 == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_readreq_state5 = ((icmp_ln76_reg_2871 == 1'd1) & (icmp_ln68_reg_2844 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_read_state10 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_read_state10 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_read_state11 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op232_read_state11 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_read_state12 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op236_read_state12 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op238_read_state13 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op239_read_state13 = ((icmp_ln76_reg_2871_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op240_read_state14 = ((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op309_read_state15 = ((icmp_ln76_reg_2871_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2844_pp0_iter2_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign bitcast_ln156_10_fu_2372_p1 = tmp_52_reg_3175;

assign bitcast_ln156_11_fu_2445_p1 = tmp_12_reg_646;

assign bitcast_ln156_12_fu_2463_p1 = tmp_53_reg_3182;

assign bitcast_ln156_13_fu_2536_p1 = tmp_14_reg_614_pp0_iter3_reg;

assign bitcast_ln156_14_fu_2554_p1 = tmp_54_reg_3189;

assign bitcast_ln156_15_fu_2627_p1 = tmp_16_reg_582_pp0_iter3_reg;

assign bitcast_ln156_16_fu_2645_p1 = tmp_55_reg_3196;

assign bitcast_ln156_1_fu_1985_p1 = tmp_2_reg_774;

assign bitcast_ln156_2_fu_2003_p1 = tmp_48_reg_3147;

assign bitcast_ln156_3_fu_2081_p1 = tmp_4_reg_806;

assign bitcast_ln156_4_fu_2099_p1 = tmp_49_reg_3154;

assign bitcast_ln156_5_fu_2172_p1 = tmp_6_reg_742;

assign bitcast_ln156_6_fu_2190_p1 = tmp_50_reg_3161;

assign bitcast_ln156_7_fu_2263_p1 = tmp_8_reg_710;

assign bitcast_ln156_8_fu_2281_p1 = tmp_51_reg_3168;

assign bitcast_ln156_9_fu_2354_p1 = tmp_10_reg_678;

assign bitcast_ln156_fu_1924_p1 = tmp_reg_550;

assign empty_27_fu_1118_p0 = empty_27_fu_1118_p00;

assign empty_27_fu_1118_p00 = select_ln68_fu_1106_p3;

assign empty_27_fu_1118_p1 = 10'd54;

assign empty_28_fu_1479_p2 = (tmp1_cast_fu_1475_p1 + phi_mul);

assign empty_29_fu_1496_p2 = (p_cast11_fu_1492_p1 + inp_img);

assign empty_30_fu_1134_p2 = (tmp2_cast_fu_1130_p1 + phi_mul);

assign empty_31_fu_1152_p2 = (p_cast12_fu_1148_p1 + inp_img);

assign empty_32_fu_1423_p2 = (tmp3_cast_fu_1419_p1 + phi_mul);

assign empty_33_fu_1168_p2 = (tmp4_cast_fu_1164_p1 + phi_mul);

assign icmp_ln156_10_fu_2207_p2 = ((tmp_18_fu_2176_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_11_fu_2213_p2 = ((trunc_ln156_5_fu_2186_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_12_fu_2225_p2 = ((tmp_19_fu_2193_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_13_fu_2231_p2 = ((trunc_ln156_6_fu_2203_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_14_fu_2298_p2 = ((tmp_21_fu_2267_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_15_fu_2304_p2 = ((trunc_ln156_7_fu_2277_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_16_fu_2316_p2 = ((tmp_22_fu_2284_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_17_fu_2322_p2 = ((trunc_ln156_8_fu_2294_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_18_fu_2389_p2 = ((tmp_24_fu_2358_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_19_fu_2395_p2 = ((trunc_ln156_9_fu_2368_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_1_fu_1948_p2 = ((trunc_ln156_fu_1938_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_20_fu_2407_p2 = ((tmp_25_fu_2375_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_21_fu_2413_p2 = ((trunc_ln156_10_fu_2385_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_22_fu_2480_p2 = ((tmp_27_fu_2449_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_23_fu_2486_p2 = ((trunc_ln156_11_fu_2459_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_24_fu_2498_p2 = ((tmp_28_fu_2466_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_25_fu_2504_p2 = ((trunc_ln156_12_fu_2476_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_26_fu_2571_p2 = ((tmp_30_fu_2540_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_27_fu_2577_p2 = ((trunc_ln156_13_fu_2550_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_28_fu_2589_p2 = ((tmp_31_fu_2557_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_29_fu_2595_p2 = ((trunc_ln156_14_fu_2567_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_2_fu_2020_p2 = ((tmp_9_fu_1989_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_30_fu_2662_p2 = ((tmp_33_fu_2631_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_31_fu_2668_p2 = ((trunc_ln156_15_fu_2641_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_32_fu_2680_p2 = ((tmp_34_fu_2648_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_33_fu_2686_p2 = ((trunc_ln156_16_fu_2658_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_3_fu_2026_p2 = ((trunc_ln156_1_fu_1999_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_4_fu_2038_p2 = ((tmp_7_fu_2006_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_5_fu_2044_p2 = ((trunc_ln156_2_fu_2016_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_6_fu_2116_p2 = ((tmp_13_fu_2085_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_7_fu_2122_p2 = ((trunc_ln156_3_fu_2095_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_8_fu_2134_p2 = ((tmp_15_fu_2102_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_9_fu_2140_p2 = ((trunc_ln156_4_fu_2112_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_1942_p2 = ((tmp_s_fu_1928_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_1057_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1078_p2 = ((ap_sig_allocacmp_indvar370_load == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1230_p2 = ((select_ln71_1_fu_1092_p3 == 5'd2) ? 1'b1 : 1'b0);

assign line_buffer_2D_10_fu_1694_p25 = 'bx;

assign line_buffer_2D_16_fu_1903_p1 = gmem_addr_2_read_1_reg_2959;

assign line_buffer_2D_17_fu_1906_p1 = gmem_addr_2_read_2_reg_3095;

assign line_buffer_2D_18_fu_1630_p25 = 'bx;

assign line_buffer_2D_19_fu_1685_p1 = gmem_addr_3_read_reg_2896;

assign line_buffer_2D_1_out = line_buffer_2D_3_reg_3112;

assign line_buffer_2D_20_fu_1688_p1 = gmem_addr_3_read_1_reg_2906;

assign line_buffer_2D_21_fu_1521_p1 = m_axi_gmem_0_RDATA;

assign line_buffer_2D_22_fu_1691_p1 = gmem_addr_4_read_1_reg_2949;

assign line_buffer_2D_2_out = line_buffer_2D_4_reg_3100;

assign line_buffer_2D_3_out = line_buffer_2D_5_reg_3106;

assign line_buffer_2D_6_fu_1891_p1 = gmem_addr_1_read_reg_2901;

assign line_buffer_2D_7_fu_1894_p1 = gmem_addr_1_read_1_reg_2911;

assign line_buffer_2D_8_fu_1897_p1 = gmem_addr_1_read_2_reg_2944;

assign line_buffer_2D_9_fu_1900_p1 = gmem_addr_2_read_reg_2954;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_AWADDR = 64'd0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 32'd0;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_AWVALID = 1'b0;

assign m_axi_gmem_0_BREADY = 1'b0;

assign m_axi_gmem_0_WDATA = tmp_56_reg_3203;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 4'd15;

assign m_axi_gmem_0_WUSER = 1'd0;

assign or_ln156_10_fu_2419_p2 = (icmp_ln156_21_fu_2413_p2 | icmp_ln156_20_fu_2407_p2);

assign or_ln156_11_fu_2492_p2 = (icmp_ln156_23_fu_2486_p2 | icmp_ln156_22_fu_2480_p2);

assign or_ln156_12_fu_2510_p2 = (icmp_ln156_25_fu_2504_p2 | icmp_ln156_24_fu_2498_p2);

assign or_ln156_13_fu_2583_p2 = (icmp_ln156_27_fu_2577_p2 | icmp_ln156_26_fu_2571_p2);

assign or_ln156_14_fu_2601_p2 = (icmp_ln156_29_fu_2595_p2 | icmp_ln156_28_fu_2589_p2);

assign or_ln156_15_fu_2674_p2 = (icmp_ln156_31_fu_2668_p2 | icmp_ln156_30_fu_2662_p2);

assign or_ln156_16_fu_2692_p2 = (icmp_ln156_33_fu_2686_p2 | icmp_ln156_32_fu_2680_p2);

assign or_ln156_1_fu_2032_p2 = (icmp_ln156_3_fu_2026_p2 | icmp_ln156_2_fu_2020_p2);

assign or_ln156_2_fu_2050_p2 = (icmp_ln156_5_fu_2044_p2 | icmp_ln156_4_fu_2038_p2);

assign or_ln156_3_fu_2128_p2 = (icmp_ln156_7_fu_2122_p2 | icmp_ln156_6_fu_2116_p2);

assign or_ln156_4_fu_2146_p2 = (icmp_ln156_9_fu_2140_p2 | icmp_ln156_8_fu_2134_p2);

assign or_ln156_5_fu_2219_p2 = (icmp_ln156_11_fu_2213_p2 | icmp_ln156_10_fu_2207_p2);

assign or_ln156_6_fu_2237_p2 = (icmp_ln156_13_fu_2231_p2 | icmp_ln156_12_fu_2225_p2);

assign or_ln156_7_fu_2310_p2 = (icmp_ln156_15_fu_2304_p2 | icmp_ln156_14_fu_2298_p2);

assign or_ln156_8_fu_2328_p2 = (icmp_ln156_17_fu_2322_p2 | icmp_ln156_16_fu_2316_p2);

assign or_ln156_9_fu_2401_p2 = (icmp_ln156_19_fu_2395_p2 | icmp_ln156_18_fu_2389_p2);

assign or_ln156_fu_1954_p2 = (icmp_ln156_fu_1942_p2 | icmp_ln156_1_fu_1948_p2);

assign p_cast11_fu_1492_p1 = tmp_1_fu_1484_p3;

assign p_cast12_fu_1148_p1 = tmp_3_fu_1140_p3;

assign p_cast8_cast_fu_1184_p1 = $signed(p_cast8_fu_1174_p4);

assign p_cast8_fu_1174_p4 = {{empty_31_fu_1152_p2[63:2]}};

assign p_cast9_cast_fu_1511_p1 = $signed(p_cast9_fu_1501_p4);

assign p_cast9_fu_1501_p4 = {{empty_29_fu_1496_p2[63:2]}};

assign p_out = p_load_reg_2998;

assign p_out1 = p_load85_reg_2981;

assign p_out2 = p_load86_reg_2964;

assign select_ln68_fu_1106_p3 = ((icmp_ln71_fu_1078_p2[0:0] == 1'b1) ? add_ln68_1_fu_1100_p2 : ap_sig_allocacmp_indvar_load);

assign select_ln71_1_fu_1092_p3 = ((icmp_ln71_fu_1078_p2[0:0] == 1'b1) ? 5'd2 : ap_sig_allocacmp_col_load);

assign select_ln71_fu_1084_p3 = ((icmp_ln71_fu_1078_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_indvar370_load);

assign sext_ln126_1_fu_1460_p1 = $signed(trunc_ln126_1_fu_1450_p4);

assign sext_ln126_fu_1318_p1 = $signed(trunc_ln2_fu_1308_p4);

assign shl_ln76_1_fu_1433_p3 = {{add_ln76_fu_1428_p2}, {2'd0}};

assign shl_ln76_2_fu_1212_p3 = {{add_ln76_2_fu_1206_p2}, {2'd0}};

assign shl_ln_fu_1194_p3 = {{select_ln71_fu_1084_p3}, {1'd0}};

assign tmp1_cast_fu_1475_p1 = tmp1_fu_1470_p2;

assign tmp1_fu_1470_p2 = (empty_27_reg_2854 + 10'd54);

assign tmp2_cast_fu_1130_p1 = tmp2_fu_1124_p2;

assign tmp2_fu_1124_p2 = (empty_27_fu_1118_p2 + 10'd27);

assign tmp3_cast_fu_1419_p1 = tmp3_fu_1414_p2;

assign tmp3_fu_1414_p2 = (empty_27_reg_2854 + 10'd55);

assign tmp4_cast_fu_1164_p1 = tmp4_fu_1158_p2;

assign tmp4_fu_1158_p2 = (empty_27_fu_1118_p2 + 10'd28);

assign tmp_13_fu_2085_p4 = {{bitcast_ln156_3_fu_2081_p1[30:23]}};

assign tmp_15_fu_2102_p4 = {{bitcast_ln156_4_fu_2099_p1[30:23]}};

assign tmp_18_fu_2176_p4 = {{bitcast_ln156_5_fu_2172_p1[30:23]}};

assign tmp_19_fu_2193_p4 = {{bitcast_ln156_6_fu_2190_p1[30:23]}};

assign tmp_1_fu_1484_p3 = {{empty_28_fu_1479_p2}, {2'd0}};

assign tmp_21_fu_2267_p4 = {{bitcast_ln156_7_fu_2263_p1[30:23]}};

assign tmp_22_fu_2284_p4 = {{bitcast_ln156_8_fu_2281_p1[30:23]}};

assign tmp_24_fu_2358_p4 = {{bitcast_ln156_9_fu_2354_p1[30:23]}};

assign tmp_25_fu_2375_p4 = {{bitcast_ln156_10_fu_2372_p1[30:23]}};

assign tmp_27_fu_2449_p4 = {{bitcast_ln156_11_fu_2445_p1[30:23]}};

assign tmp_28_fu_2466_p4 = {{bitcast_ln156_12_fu_2463_p1[30:23]}};

assign tmp_30_fu_2540_p4 = {{bitcast_ln156_13_fu_2536_p1[30:23]}};

assign tmp_31_fu_2557_p4 = {{bitcast_ln156_14_fu_2554_p1[30:23]}};

assign tmp_33_fu_2631_p4 = {{bitcast_ln156_15_fu_2627_p1[30:23]}};

assign tmp_34_fu_2648_p4 = {{bitcast_ln156_16_fu_2645_p1[30:23]}};

assign tmp_3_fu_1140_p3 = {{empty_30_fu_1134_p2}, {2'd0}};

assign tmp_48_fu_1966_p3 = ((and_ln156_fu_1960_p2[0:0] == 1'b1) ? tmp_reg_550 : 32'd0);

assign tmp_49_fu_2068_p3 = ((and_ln156_2_fu_2062_p2[0:0] == 1'b1) ? tmp_2_reg_774 : tmp_48_reg_3147);

assign tmp_50_fu_2164_p3 = ((and_ln156_4_fu_2158_p2[0:0] == 1'b1) ? tmp_4_reg_806 : tmp_49_reg_3154);

assign tmp_51_fu_2255_p3 = ((and_ln156_6_fu_2249_p2[0:0] == 1'b1) ? tmp_6_reg_742 : tmp_50_reg_3161);

assign tmp_52_fu_2346_p3 = ((and_ln156_8_fu_2340_p2[0:0] == 1'b1) ? tmp_8_reg_710 : tmp_51_reg_3168);

assign tmp_53_fu_2437_p3 = ((and_ln156_10_fu_2431_p2[0:0] == 1'b1) ? tmp_10_reg_678 : tmp_52_reg_3175);

assign tmp_54_fu_2528_p3 = ((and_ln156_12_fu_2522_p2[0:0] == 1'b1) ? tmp_12_reg_646 : tmp_53_reg_3182);

assign tmp_55_fu_2619_p3 = ((and_ln156_14_fu_2613_p2[0:0] == 1'b1) ? tmp_14_reg_614_pp0_iter3_reg : tmp_54_reg_3189);

assign tmp_56_fu_2710_p3 = ((and_ln156_16_fu_2704_p2[0:0] == 1'b1) ? tmp_16_reg_582_pp0_iter3_reg : tmp_55_reg_3196);

assign tmp_7_fu_2006_p4 = {{bitcast_ln156_2_fu_2003_p1[30:23]}};

assign tmp_9_fu_1989_p4 = {{bitcast_ln156_1_fu_1985_p1[30:23]}};

assign tmp_s_fu_1928_p4 = {{bitcast_ln156_fu_1924_p1[30:23]}};

assign trunc_ln126_1_fu_1450_p4 = {{add_ln76_1_fu_1445_p2[63:2]}};

assign trunc_ln156_10_fu_2385_p1 = bitcast_ln156_10_fu_2372_p1[22:0];

assign trunc_ln156_11_fu_2459_p1 = bitcast_ln156_11_fu_2445_p1[22:0];

assign trunc_ln156_12_fu_2476_p1 = bitcast_ln156_12_fu_2463_p1[22:0];

assign trunc_ln156_13_fu_2550_p1 = bitcast_ln156_13_fu_2536_p1[22:0];

assign trunc_ln156_14_fu_2567_p1 = bitcast_ln156_14_fu_2554_p1[22:0];

assign trunc_ln156_15_fu_2641_p1 = bitcast_ln156_15_fu_2627_p1[22:0];

assign trunc_ln156_16_fu_2658_p1 = bitcast_ln156_16_fu_2645_p1[22:0];

assign trunc_ln156_1_fu_1999_p1 = bitcast_ln156_1_fu_1985_p1[22:0];

assign trunc_ln156_2_fu_2016_p1 = bitcast_ln156_2_fu_2003_p1[22:0];

assign trunc_ln156_3_fu_2095_p1 = bitcast_ln156_3_fu_2081_p1[22:0];

assign trunc_ln156_4_fu_2112_p1 = bitcast_ln156_4_fu_2099_p1[22:0];

assign trunc_ln156_5_fu_2186_p1 = bitcast_ln156_5_fu_2172_p1[22:0];

assign trunc_ln156_6_fu_2203_p1 = bitcast_ln156_6_fu_2190_p1[22:0];

assign trunc_ln156_7_fu_2277_p1 = bitcast_ln156_7_fu_2263_p1[22:0];

assign trunc_ln156_8_fu_2294_p1 = bitcast_ln156_8_fu_2281_p1[22:0];

assign trunc_ln156_9_fu_2368_p1 = bitcast_ln156_9_fu_2354_p1[22:0];

assign trunc_ln156_fu_1938_p1 = bitcast_ln156_fu_1924_p1[22:0];

assign trunc_ln2_fu_1308_p4 = {{add_ln76_3_fu_1224_p2[63:2]}};

assign zext_ln76_1_fu_1441_p1 = shl_ln76_1_fu_1433_p3;

assign zext_ln76_2_fu_1220_p1 = shl_ln76_2_fu_1212_p3;

assign zext_ln76_fu_1202_p1 = shl_ln_fu_1194_p3;

always @ (posedge ap_clk) begin
    zext_ln76_reg_2866[0] <= 1'b0;
    zext_ln76_reg_2866[17:5] <= 13'b0000000000000;
end

endmodule //pool2_pool2_Pipeline_L5_L6
