INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Aplicatii/Vitis/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling seg_7_driver.cpp_pre.cpp.tb.cpp
   Compiling apatb_seg_7_driver.cpp
   Compiling seg_7_driver-tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_seg_7_driver_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  1(0b1110)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  0(0b1101)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  2(0b0111)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  1(0b1110)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  0(0b1101)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  2(0b0111)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  1(0b1110)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  Test Passed!

D:\CN2\7_segmente\seg_7_driver\solution1\sim\verilog>set PATH= 

D:\CN2\7_segmente\seg_7_driver\solution1\sim\verilog>call D:/Aplicatii/Vitis/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_seg_7_driver_top glbl -Oenable_linking_all_libraries  -prj seg_7_driver.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s seg_7_driver  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Aplicatii/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_seg_7_driver_top glbl -Oenable_linking_all_libraries -prj seg_7_driver.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s seg_7_driver 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_seg_7_driver_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_7_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver_seg_7_code_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_7_driver_seg_7_code_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.seg_7_driver_seg_7_code_V_ROM_AU...
Compiling module xil_defaultlib.seg_7_driver
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_seg_7_driver_top
Compiling module work.glbl
Built simulation snapshot seg_7_driver

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/seg_7_driver/xsim_script.tcl
# xsim {seg_7_driver} -autoloadwcfg -tclbatch {seg_7_driver.tcl}
Time resolution is 1 ps
source seg_7_driver.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "180000"
// RTL Simulation : 1 / 100 [100.00%] @ "260000"
// RTL Simulation : 2 / 100 [100.00%] @ "300000"
// RTL Simulation : 3 / 100 [100.00%] @ "340000"
// RTL Simulation : 4 / 100 [100.00%] @ "380000"
// RTL Simulation : 5 / 100 [100.00%] @ "420000"
// RTL Simulation : 6 / 100 [100.00%] @ "460000"
// RTL Simulation : 7 / 100 [100.00%] @ "500000"
// RTL Simulation : 8 / 100 [100.00%] @ "540000"
// RTL Simulation : 9 / 100 [100.00%] @ "580000"
// RTL Simulation : 10 / 100 [100.00%] @ "620000"
// RTL Simulation : 11 / 100 [100.00%] @ "660000"
// RTL Simulation : 12 / 100 [100.00%] @ "700000"
// RTL Simulation : 13 / 100 [100.00%] @ "740000"
// RTL Simulation : 14 / 100 [100.00%] @ "780000"
// RTL Simulation : 15 / 100 [100.00%] @ "820000"
// RTL Simulation : 16 / 100 [100.00%] @ "860000"
// RTL Simulation : 17 / 100 [100.00%] @ "900000"
// RTL Simulation : 18 / 100 [100.00%] @ "940000"
// RTL Simulation : 19 / 100 [100.00%] @ "980000"
// RTL Simulation : 20 / 100 [100.00%] @ "1020000"
// RTL Simulation : 21 / 100 [100.00%] @ "1060000"
// RTL Simulation : 22 / 100 [100.00%] @ "1100000"
// RTL Simulation : 23 / 100 [100.00%] @ "1140000"
// RTL Simulation : 24 / 100 [100.00%] @ "1180000"
// RTL Simulation : 25 / 100 [100.00%] @ "1220000"
// RTL Simulation : 26 / 100 [100.00%] @ "1260000"
// RTL Simulation : 27 / 100 [100.00%] @ "1300000"
// RTL Simulation : 28 / 100 [100.00%] @ "1340000"
// RTL Simulation : 29 / 100 [100.00%] @ "1380000"
// RTL Simulation : 30 / 100 [100.00%] @ "1420000"
// RTL Simulation : 31 / 100 [100.00%] @ "1460000"
// RTL Simulation : 32 / 100 [100.00%] @ "1500000"
// RTL Simulation : 33 / 100 [100.00%] @ "1540000"
// RTL Simulation : 34 / 100 [100.00%] @ "1580000"
// RTL Simulation : 35 / 100 [100.00%] @ "1620000"
// RTL Simulation : 36 / 100 [100.00%] @ "1660000"
// RTL Simulation : 37 / 100 [100.00%] @ "1700000"
// RTL Simulation : 38 / 100 [100.00%] @ "1740000"
// RTL Simulation : 39 / 100 [100.00%] @ "1780000"
// RTL Simulation : 40 / 100 [100.00%] @ "1820000"
// RTL Simulation : 41 / 100 [100.00%] @ "1860000"
// RTL Simulation : 42 / 100 [100.00%] @ "1900000"
// RTL Simulation : 43 / 100 [100.00%] @ "1940000"
// RTL Simulation : 44 / 100 [100.00%] @ "1980000"
// RTL Simulation : 45 / 100 [100.00%] @ "2020000"
// RTL Simulation : 46 / 100 [100.00%] @ "2060000"
// RTL Simulation : 47 / 100 [100.00%] @ "2100000"
// RTL Simulation : 48 / 100 [100.00%] @ "2140000"
// RTL Simulation : 49 / 100 [100.00%] @ "2180000"
// RTL Simulation : 50 / 100 [100.00%] @ "2220000"
// RTL Simulation : 51 / 100 [100.00%] @ "2260000"
// RTL Simulation : 52 / 100 [100.00%] @ "2300000"
// RTL Simulation : 53 / 100 [100.00%] @ "2340000"
// RTL Simulation : 54 / 100 [100.00%] @ "2380000"
// RTL Simulation : 55 / 100 [100.00%] @ "2420000"
// RTL Simulation : 56 / 100 [100.00%] @ "2460000"
// RTL Simulation : 57 / 100 [100.00%] @ "2500000"
// RTL Simulation : 58 / 100 [100.00%] @ "2540000"
// RTL Simulation : 59 / 100 [100.00%] @ "2580000"
// RTL Simulation : 60 / 100 [100.00%] @ "2620000"
// RTL Simulation : 61 / 100 [100.00%] @ "2660000"
// RTL Simulation : 62 / 100 [100.00%] @ "2700000"
// RTL Simulation : 63 / 100 [100.00%] @ "2740000"
// RTL Simulation : 64 / 100 [100.00%] @ "2780000"
// RTL Simulation : 65 / 100 [100.00%] @ "2820000"
// RTL Simulation : 66 / 100 [100.00%] @ "2860000"
// RTL Simulation : 67 / 100 [100.00%] @ "2900000"
// RTL Simulation : 68 / 100 [100.00%] @ "2940000"
// RTL Simulation : 69 / 100 [100.00%] @ "2980000"
// RTL Simulation : 70 / 100 [100.00%] @ "3020000"
// RTL Simulation : 71 / 100 [100.00%] @ "3060000"
// RTL Simulation : 72 / 100 [100.00%] @ "3100000"
// RTL Simulation : 73 / 100 [100.00%] @ "3140000"
// RTL Simulation : 74 / 100 [100.00%] @ "3180000"
// RTL Simulation : 75 / 100 [100.00%] @ "3220000"
// RTL Simulation : 76 / 100 [100.00%] @ "3260000"
// RTL Simulation : 77 / 100 [100.00%] @ "3300000"
// RTL Simulation : 78 / 100 [100.00%] @ "3340000"
// RTL Simulation : 79 / 100 [100.00%] @ "3380000"
// RTL Simulation : 80 / 100 [100.00%] @ "3420000"
// RTL Simulation : 81 / 100 [100.00%] @ "3460000"
// RTL Simulation : 82 / 100 [100.00%] @ "3500000"
// RTL Simulation : 83 / 100 [100.00%] @ "3540000"
// RTL Simulation : 84 / 100 [100.00%] @ "3580000"
// RTL Simulation : 85 / 100 [100.00%] @ "3620000"
// RTL Simulation : 86 / 100 [100.00%] @ "3660000"
// RTL Simulation : 87 / 100 [100.00%] @ "3700000"
// RTL Simulation : 88 / 100 [100.00%] @ "3740000"
// RTL Simulation : 89 / 100 [100.00%] @ "3780000"
// RTL Simulation : 90 / 100 [100.00%] @ "3820000"
// RTL Simulation : 91 / 100 [100.00%] @ "3860000"
// RTL Simulation : 92 / 100 [100.00%] @ "3900000"
// RTL Simulation : 93 / 100 [100.00%] @ "3940000"
// RTL Simulation : 94 / 100 [100.00%] @ "3980000"
// RTL Simulation : 95 / 100 [100.00%] @ "4020000"
// RTL Simulation : 96 / 100 [100.00%] @ "4060000"
// RTL Simulation : 97 / 100 [100.00%] @ "4100000"
// RTL Simulation : 98 / 100 [100.00%] @ "4140000"
// RTL Simulation : 99 / 100 [100.00%] @ "4180000"
// RTL Simulation : 100 / 100 [100.00%] @ "4220000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4460 ns : File "D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver.autotb.v" Line 419
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan 15 13:37:32 2023...
2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  1(0b1110)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  0(0b1101)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  2(0b0111)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  1(0b1110)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  0(0b1101)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b1011)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  0(0b0111)  2(0b0111)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  2(0b1110)  1(0b1110)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  1(0b1101)  Test Passed!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
