

================================================================
== Vivado HLS Report for 'conv2d_3x3_1chan_rev'
================================================================
* Date:           Mon Dec  2 23:35:53 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  795|  796|  784|  784| loop rewind(delay=1 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |  795|  795|        13|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      9|       -|       -|
|Expression       |        -|      -|       0|     263|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     129|
|Register         |        2|      -|    1869|     514|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      9|    1869|     906|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |CNN_mac_muladd_18cud_U187  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U188  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U189  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U190  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U191  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U192  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U193  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mac_muladd_18cud_U194  |CNN_mac_muladd_18cud  | i0 * i1 + i2 |
    |CNN_mul_mul_18s_1bkb_U186  |CNN_mul_mul_18s_1bkb  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_844_p2           |     +    |      0|  0|  17|           1|          10|
    |p_Val2_18_8_fu_1091_p2  |     +    |      0|  0|  63|          56|          56|
    |x_5_8_fu_1151_p2        |     +    |      0|  0|  39|          32|           1|
    |y_5_8_fu_1139_p2        |     +    |      0|  0|  39|          32|           1|
    |ap_condition_450        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_54         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_614        |    and   |      0|  0|   2|           1|           1|
    |tmp_95_8_fu_1145_p2     |   icmp   |      0|  0|  18|          32|           5|
    |tmp_fu_850_p2           |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |p_8_fu_1165_p3          |  select  |      0|  0|  32|           1|           1|
    |p_x_1_8_fu_1157_p3      |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 263|         170|         121|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  13|          3|    1|          3|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12                    |   9|          2|    1|          2|
    |ap_phi_mux_bias_V222_rewind_phi_fu_781_p6   |   9|          2|   48|         96|
    |ap_phi_mux_do_init_phi_fu_751_p6            |  13|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_767_p6                  |  13|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791  |   9|          2|   48|         96|
    |bias_V222_phi_reg_791                       |   9|          2|   48|         96|
    |i_reg_763                                   |   9|          2|   10|         20|
    |rewind_ap_ready_reg                         |   9|          2|    1|          2|
    |x_reg_817                                   |   9|          2|   32|         64|
    |y_reg_803                                   |   9|          2|   32|         64|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 129|         29|  234|        480|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791  |  48|   0|   48|          0|
    |bias_V222_phi_reg_791                       |  48|   0|   48|          0|
    |bias_V222_rewind_reg_777                    |  48|   0|   48|          0|
    |do_init_reg_747                             |   1|   0|    1|          0|
    |i_6_reg_1348                                |  10|   0|   10|          0|
    |i_reg_763                                   |  10|   0|   10|          0|
    |in_image_0_0_V_loa_reg_1357                 |  18|   0|   18|          0|
    |in_image_0_1_V_loa_reg_1362                 |  18|   0|   18|          0|
    |in_image_0_1_V_loa_reg_1362_pp0_iter2_reg   |  18|   0|   18|          0|
    |in_image_0_2_V_loa_reg_1367                 |  18|   0|   18|          0|
    |in_image_1_0_V_loa_reg_1372                 |  18|   0|   18|          0|
    |in_image_1_1_V_loa_reg_1377                 |  18|   0|   18|          0|
    |in_image_1_2_V_loa_reg_1382                 |  18|   0|   18|          0|
    |in_image_2_0_V_loa_reg_1387                 |  18|   0|   18|          0|
    |in_image_2_1_V_loa_reg_1392                 |  18|   0|   18|          0|
    |in_image_2_2_V_loa_reg_1397                 |  18|   0|   18|          0|
    |kernel_0_V_read_reg_1258                    |  18|   0|   18|          0|
    |kernel_0_V_read_reg_1258_pp0_iter1_reg      |  18|   0|   18|          0|
    |kernel_1_V_read_reg_1268                    |  18|   0|   18|          0|
    |kernel_2_V_read_reg_1278                    |  18|   0|   18|          0|
    |kernel_3_V_read_reg_1288                    |  18|   0|   18|          0|
    |kernel_4_V_read_reg_1298                    |  18|   0|   18|          0|
    |kernel_5_V_read_reg_1308                    |  18|   0|   18|          0|
    |kernel_6_V_read_reg_1318                    |  18|   0|   18|          0|
    |kernel_7_V_read_reg_1328                    |  18|   0|   18|          0|
    |kernel_8_V_read_reg_1338                    |  18|   0|   18|          0|
    |p_Val2_s_reg_1412                           |  35|   0|   35|          0|
    |rewind_ap_ready_reg                         |   1|   0|    1|          0|
    |tmp_10_reg_1452                             |  25|   0|   25|          0|
    |tmp_11_reg_1467                             |  25|   0|   25|          0|
    |tmp_12_reg_1482                             |  25|   0|   25|          0|
    |tmp_13_reg_1497                             |  25|   0|   25|          0|
    |tmp_14_reg_1512                             |  25|   0|   25|          0|
    |tmp_15_reg_1527                             |  25|   0|   25|          0|
    |tmp_16_reg_1532                             |  25|   0|   25|          0|
    |tmp_9_reg_1437                              |  25|   0|   25|          0|
    |tmp_reg_1353                                |   1|   0|    1|          0|
    |x_reg_817                                   |  32|   0|   32|          0|
    |y_reg_803                                   |  32|   0|   32|          0|
    |bias_V222_phi_reg_791                       |   4|   2|   48|          0|
    |in_image_0_2_V_loa_reg_1367                 |  64|  32|   18|          0|
    |in_image_1_0_V_loa_reg_1372                 |  64|  32|   18|          0|
    |in_image_1_1_V_loa_reg_1377                 |  64|  32|   18|          0|
    |in_image_1_2_V_loa_reg_1382                 |  64|  32|   18|          0|
    |in_image_2_0_V_loa_reg_1387                 |  64|  32|   18|          0|
    |in_image_2_1_V_loa_reg_1392                 |  64|  32|   18|          0|
    |in_image_2_2_V_loa_reg_1397                 |  64|  32|   18|          0|
    |kernel_1_V_read_reg_1268                    |  64|  32|   18|          0|
    |kernel_2_V_read_reg_1278                    |  64|  32|   18|          0|
    |kernel_3_V_read_reg_1288                    |  64|  32|   18|          0|
    |kernel_4_V_read_reg_1298                    |  64|  32|   18|          0|
    |kernel_5_V_read_reg_1308                    |  64|  32|   18|          0|
    |kernel_6_V_read_reg_1318                    |  64|  32|   18|          0|
    |kernel_7_V_read_reg_1328                    |  64|  32|   18|          0|
    |kernel_8_V_read_reg_1338                    |  64|  32|   18|          0|
    |tmp_reg_1353                                |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1869| 514| 1160|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|in_image_0_0_V_address0  | out |   10|  ap_memory |    in_image_0_0_V    |     array    |
|in_image_0_0_V_ce0       | out |    1|  ap_memory |    in_image_0_0_V    |     array    |
|in_image_0_0_V_q0        |  in |   18|  ap_memory |    in_image_0_0_V    |     array    |
|in_image_0_1_V_address0  | out |   10|  ap_memory |    in_image_0_1_V    |     array    |
|in_image_0_1_V_ce0       | out |    1|  ap_memory |    in_image_0_1_V    |     array    |
|in_image_0_1_V_q0        |  in |   18|  ap_memory |    in_image_0_1_V    |     array    |
|in_image_0_2_V_address0  | out |   10|  ap_memory |    in_image_0_2_V    |     array    |
|in_image_0_2_V_ce0       | out |    1|  ap_memory |    in_image_0_2_V    |     array    |
|in_image_0_2_V_q0        |  in |   18|  ap_memory |    in_image_0_2_V    |     array    |
|in_image_1_0_V_address0  | out |   10|  ap_memory |    in_image_1_0_V    |     array    |
|in_image_1_0_V_ce0       | out |    1|  ap_memory |    in_image_1_0_V    |     array    |
|in_image_1_0_V_q0        |  in |   18|  ap_memory |    in_image_1_0_V    |     array    |
|in_image_1_1_V_address0  | out |   10|  ap_memory |    in_image_1_1_V    |     array    |
|in_image_1_1_V_ce0       | out |    1|  ap_memory |    in_image_1_1_V    |     array    |
|in_image_1_1_V_q0        |  in |   18|  ap_memory |    in_image_1_1_V    |     array    |
|in_image_1_2_V_address0  | out |   10|  ap_memory |    in_image_1_2_V    |     array    |
|in_image_1_2_V_ce0       | out |    1|  ap_memory |    in_image_1_2_V    |     array    |
|in_image_1_2_V_q0        |  in |   18|  ap_memory |    in_image_1_2_V    |     array    |
|in_image_2_0_V_address0  | out |   10|  ap_memory |    in_image_2_0_V    |     array    |
|in_image_2_0_V_ce0       | out |    1|  ap_memory |    in_image_2_0_V    |     array    |
|in_image_2_0_V_q0        |  in |   18|  ap_memory |    in_image_2_0_V    |     array    |
|in_image_2_1_V_address0  | out |   10|  ap_memory |    in_image_2_1_V    |     array    |
|in_image_2_1_V_ce0       | out |    1|  ap_memory |    in_image_2_1_V    |     array    |
|in_image_2_1_V_q0        |  in |   18|  ap_memory |    in_image_2_1_V    |     array    |
|in_image_2_2_V_address0  | out |   10|  ap_memory |    in_image_2_2_V    |     array    |
|in_image_2_2_V_ce0       | out |    1|  ap_memory |    in_image_2_2_V    |     array    |
|in_image_2_2_V_q0        |  in |   18|  ap_memory |    in_image_2_2_V    |     array    |
|kernel_0_V               |  in |   18|   ap_none  |      kernel_0_V      |    pointer   |
|kernel_1_V               |  in |   18|   ap_none  |      kernel_1_V      |    pointer   |
|kernel_2_V               |  in |   18|   ap_none  |      kernel_2_V      |    pointer   |
|kernel_3_V               |  in |   18|   ap_none  |      kernel_3_V      |    pointer   |
|kernel_4_V               |  in |   18|   ap_none  |      kernel_4_V      |    pointer   |
|kernel_5_V               |  in |   18|   ap_none  |      kernel_5_V      |    pointer   |
|kernel_6_V               |  in |   18|   ap_none  |      kernel_6_V      |    pointer   |
|kernel_7_V               |  in |   18|   ap_none  |      kernel_7_V      |    pointer   |
|kernel_8_V               |  in |   18|   ap_none  |      kernel_8_V      |    pointer   |
|bias_V                   |  in |   48|   ap_none  |        bias_V        |    scalar    |
|out_image_0_V_address0   | out |    5|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_ce0        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_we0        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_d0         | out |   25|  ap_memory |     out_image_0_V    |     array    |
|out_image_1_V_address0   | out |    5|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_ce0        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_we0        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_d0         | out |   25|  ap_memory |     out_image_1_V    |     array    |
|out_image_2_V_address0   | out |    5|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_ce0        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_we0        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_d0         | out |   25|  ap_memory |     out_image_2_V    |     array    |
|out_image_3_V_address0   | out |    5|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_ce0        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_we0        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_d0         | out |   25|  ap_memory |     out_image_3_V    |     array    |
|out_image_4_V_address0   | out |    5|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_ce0        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_we0        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_d0         | out |   25|  ap_memory |     out_image_4_V    |     array    |
|out_image_5_V_address0   | out |    5|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_ce0        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_we0        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_d0         | out |   25|  ap_memory |     out_image_5_V    |     array    |
|out_image_6_V_address0   | out |    5|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_ce0        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_we0        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_d0         | out |   25|  ap_memory |     out_image_6_V    |     array    |
|out_image_7_V_address0   | out |    5|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_ce0        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_we0        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_d0         | out |   25|  ap_memory |     out_image_7_V    |     array    |
|out_image_8_V_address0   | out |    5|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_ce0        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_we0        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_d0         | out |   25|  ap_memory |     out_image_8_V    |     array    |
|out_image_9_V_address0   | out |    5|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_ce0        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_we0        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_d0         | out |   25|  ap_memory |     out_image_9_V    |     array    |
|out_image_10_V_address0  | out |    5|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_ce0       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_we0       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_d0        | out |   25|  ap_memory |    out_image_10_V    |     array    |
|out_image_11_V_address0  | out |    5|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_ce0       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_we0       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_d0        | out |   25|  ap_memory |    out_image_11_V    |     array    |
|out_image_12_V_address0  | out |    5|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_ce0       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_we0       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_d0        | out |   25|  ap_memory |    out_image_12_V    |     array    |
|out_image_13_V_address0  | out |    5|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_ce0       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_we0       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_d0        | out |   25|  ap_memory |    out_image_13_V    |     array    |
|out_image_14_V_address0  | out |    5|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_ce0       | out |    1|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_we0       | out |    1|  ap_memory |    out_image_14_V    |     array    |
|out_image_14_V_d0        | out |   25|  ap_memory |    out_image_14_V    |     array    |
|out_image_15_V_address0  | out |    5|  ap_memory |    out_image_15_V    |     array    |
|out_image_15_V_ce0       | out |    1|  ap_memory |    out_image_15_V    |     array    |
|out_image_15_V_we0       | out |    1|  ap_memory |    out_image_15_V    |     array    |
|out_image_15_V_d0        | out |   25|  ap_memory |    out_image_15_V    |     array    |
|out_image_16_V_address0  | out |    5|  ap_memory |    out_image_16_V    |     array    |
|out_image_16_V_ce0       | out |    1|  ap_memory |    out_image_16_V    |     array    |
|out_image_16_V_we0       | out |    1|  ap_memory |    out_image_16_V    |     array    |
|out_image_16_V_d0        | out |   25|  ap_memory |    out_image_16_V    |     array    |
|out_image_17_V_address0  | out |    5|  ap_memory |    out_image_17_V    |     array    |
|out_image_17_V_ce0       | out |    1|  ap_memory |    out_image_17_V    |     array    |
|out_image_17_V_we0       | out |    1|  ap_memory |    out_image_17_V    |     array    |
|out_image_17_V_d0        | out |   25|  ap_memory |    out_image_17_V    |     array    |
|out_image_18_V_address0  | out |    5|  ap_memory |    out_image_18_V    |     array    |
|out_image_18_V_ce0       | out |    1|  ap_memory |    out_image_18_V    |     array    |
|out_image_18_V_we0       | out |    1|  ap_memory |    out_image_18_V    |     array    |
|out_image_18_V_d0        | out |   25|  ap_memory |    out_image_18_V    |     array    |
|out_image_19_V_address0  | out |    5|  ap_memory |    out_image_19_V    |     array    |
|out_image_19_V_ce0       | out |    1|  ap_memory |    out_image_19_V    |     array    |
|out_image_19_V_we0       | out |    1|  ap_memory |    out_image_19_V    |     array    |
|out_image_19_V_d0        | out |   25|  ap_memory |    out_image_19_V    |     array    |
|out_image_20_V_address0  | out |    5|  ap_memory |    out_image_20_V    |     array    |
|out_image_20_V_ce0       | out |    1|  ap_memory |    out_image_20_V    |     array    |
|out_image_20_V_we0       | out |    1|  ap_memory |    out_image_20_V    |     array    |
|out_image_20_V_d0        | out |   25|  ap_memory |    out_image_20_V    |     array    |
|out_image_21_V_address0  | out |    5|  ap_memory |    out_image_21_V    |     array    |
|out_image_21_V_ce0       | out |    1|  ap_memory |    out_image_21_V    |     array    |
|out_image_21_V_we0       | out |    1|  ap_memory |    out_image_21_V    |     array    |
|out_image_21_V_d0        | out |   25|  ap_memory |    out_image_21_V    |     array    |
|out_image_22_V_address0  | out |    5|  ap_memory |    out_image_22_V    |     array    |
|out_image_22_V_ce0       | out |    1|  ap_memory |    out_image_22_V    |     array    |
|out_image_22_V_we0       | out |    1|  ap_memory |    out_image_22_V    |     array    |
|out_image_22_V_d0        | out |   25|  ap_memory |    out_image_22_V    |     array    |
|out_image_23_V_address0  | out |    5|  ap_memory |    out_image_23_V    |     array    |
|out_image_23_V_ce0       | out |    1|  ap_memory |    out_image_23_V    |     array    |
|out_image_23_V_we0       | out |    1|  ap_memory |    out_image_23_V    |     array    |
|out_image_23_V_d0        | out |   25|  ap_memory |    out_image_23_V    |     array    |
|out_image_24_V_address0  | out |    5|  ap_memory |    out_image_24_V    |     array    |
|out_image_24_V_ce0       | out |    1|  ap_memory |    out_image_24_V    |     array    |
|out_image_24_V_we0       | out |    1|  ap_memory |    out_image_24_V    |     array    |
|out_image_24_V_d0        | out |   25|  ap_memory |    out_image_24_V    |     array    |
|out_image_25_V_address0  | out |    5|  ap_memory |    out_image_25_V    |     array    |
|out_image_25_V_ce0       | out |    1|  ap_memory |    out_image_25_V    |     array    |
|out_image_25_V_we0       | out |    1|  ap_memory |    out_image_25_V    |     array    |
|out_image_25_V_d0        | out |   25|  ap_memory |    out_image_25_V    |     array    |
|out_image_26_V_address0  | out |    5|  ap_memory |    out_image_26_V    |     array    |
|out_image_26_V_ce0       | out |    1|  ap_memory |    out_image_26_V    |     array    |
|out_image_26_V_we0       | out |    1|  ap_memory |    out_image_26_V    |     array    |
|out_image_26_V_d0        | out |   25|  ap_memory |    out_image_26_V    |     array    |
|out_image_27_V_address0  | out |    5|  ap_memory |    out_image_27_V    |     array    |
|out_image_27_V_ce0       | out |    1|  ap_memory |    out_image_27_V    |     array    |
|out_image_27_V_we0       | out |    1|  ap_memory |    out_image_27_V    |     array    |
|out_image_27_V_d0        | out |   25|  ap_memory |    out_image_27_V    |     array    |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "br label %rewind_header" [../src/CNN_final.cpp:162]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %._crit_edge.0191 ], [ true, %1 ]"   --->   Operation 16 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_6, %._crit_edge.0191 ], [ 0, %1 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bias_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %bias_V)"   --->   Operation 18 'read' 'bias_V_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 19 'speclooptripcount' 'empty_23' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "br label %._crit_edge.0" [../src/CNN_final.cpp:162]   --->   Operation 20 'br' <Predicate = (do_init)> <Delay = 0.87>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [../src/CNN_final.cpp:169]   --->   Operation 21 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_0_V)" [../src/CNN_final.cpp:169]   --->   Operation 22 'read' 'kernel_0_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_image_0_0_V_add = getelementptr [784 x i18]* %in_image_0_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 23 'getelementptr' 'in_image_0_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.26ns)   --->   "%in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 24 'load' 'in_image_0_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_1_V)" [../src/CNN_final.cpp:169]   --->   Operation 25 'read' 'kernel_1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_image_0_1_V_add = getelementptr [784 x i18]* %in_image_0_1_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 26 'getelementptr' 'in_image_0_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.26ns)   --->   "%in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 27 'load' 'in_image_0_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_2_V)" [../src/CNN_final.cpp:169]   --->   Operation 28 'read' 'kernel_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_image_0_2_V_add = getelementptr [784 x i18]* %in_image_0_2_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 29 'getelementptr' 'in_image_0_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 30 'load' 'in_image_0_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_3_V)" [../src/CNN_final.cpp:169]   --->   Operation 31 'read' 'kernel_3_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_image_1_0_V_add = getelementptr [784 x i18]* %in_image_1_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 32 'getelementptr' 'in_image_1_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.26ns)   --->   "%in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 33 'load' 'in_image_1_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_4_V)" [../src/CNN_final.cpp:169]   --->   Operation 34 'read' 'kernel_4_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_image_1_1_V_add = getelementptr [784 x i18]* %in_image_1_1_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 35 'getelementptr' 'in_image_1_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 36 'load' 'in_image_1_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_5_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_5_V)" [../src/CNN_final.cpp:169]   --->   Operation 37 'read' 'kernel_5_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%in_image_1_2_V_add = getelementptr [784 x i18]* %in_image_1_2_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 38 'getelementptr' 'in_image_1_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.26ns)   --->   "%in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 39 'load' 'in_image_1_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_6_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_6_V)" [../src/CNN_final.cpp:169]   --->   Operation 40 'read' 'kernel_6_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%in_image_2_0_V_add = getelementptr [784 x i18]* %in_image_2_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 41 'getelementptr' 'in_image_2_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_2_0_V_loa = load i18* %in_image_2_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 42 'load' 'in_image_2_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_7_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_7_V)" [../src/CNN_final.cpp:169]   --->   Operation 43 'read' 'kernel_7_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%in_image_2_1_V_add = getelementptr [784 x i18]* %in_image_2_1_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 44 'getelementptr' 'in_image_2_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.26ns)   --->   "%in_image_2_1_V_loa = load i18* %in_image_2_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 45 'load' 'in_image_2_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_8_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_8_V)" [../src/CNN_final.cpp:169]   --->   Operation 46 'read' 'kernel_8_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%in_image_2_2_V_add = getelementptr [784 x i18]* %in_image_2_2_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 47 'getelementptr' 'in_image_2_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.26ns)   --->   "%in_image_2_2_V_loa = load i18* %in_image_2_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 48 'load' 'in_image_2_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "%i_6 = add i10 1, %i" [../src/CNN_final.cpp:162]   --->   Operation 49 'add' 'i_6' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.03ns)   --->   "%tmp = icmp eq i10 %i, -241" [../src/CNN_final.cpp:162]   --->   Operation 50 'icmp' 'tmp' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %rewind_header" [../src/CNN_final.cpp:162]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %rewind_header" [../src/CNN_final.cpp:184]   --->   Operation 52 'br' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bias_V222_rewind = phi i48 [ undef, %0 ], [ %bias_V222_phi, %._crit_edge.0191 ], [ undef, %1 ]"   --->   Operation 53 'phi' 'bias_V222_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.87ns)   --->   "br i1 %do_init, label %rewind_init, label %._crit_edge.0"   --->   Operation 54 'br' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bias_V222_phi = phi i48 [ %bias_V_read, %rewind_init ], [ %bias_V222_rewind, %rewind_header ]"   --->   Operation 55 'phi' 'bias_V222_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.26ns)   --->   "%in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 56 'load' 'in_image_0_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 57 [1/2] (2.26ns)   --->   "%in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 57 'load' 'in_image_0_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 58 [1/2] (2.26ns)   --->   "%in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 58 'load' 'in_image_0_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 59 [1/2] (2.26ns)   --->   "%in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 59 'load' 'in_image_1_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 60 [1/2] (2.26ns)   --->   "%in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 60 'load' 'in_image_1_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 61 [1/2] (2.26ns)   --->   "%in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 61 'load' 'in_image_1_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 62 [1/2] (2.26ns)   --->   "%in_image_2_0_V_loa = load i18* %in_image_2_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 62 'load' 'in_image_2_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 63 [1/2] (2.26ns)   --->   "%in_image_2_1_V_loa = load i18* %in_image_2_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 63 'load' 'in_image_2_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 64 [1/2] (2.26ns)   --->   "%in_image_2_2_V_loa = load i18* %in_image_2_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 64 'load' 'in_image_2_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %kernel_0_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 65 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i18 %in_image_0_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 66 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (4.95ns)   --->   "%p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast" [../src/CNN_final.cpp:169]   --->   Operation 67 'mul' 'p_Val2_s' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast" [../src/CNN_final.cpp:169]   --->   Operation 68 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %kernel_1_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 69 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i18 %in_image_0_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 70 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.04ns)   --->   "%p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1" [../src/CNN_final.cpp:169]   --->   Operation 71 'mul' 'p_Val2_14_1' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.04>
ST_6 : Operation 72 [1/2] (0.00ns)   --->   "%p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1" [../src/CNN_final.cpp:169]   --->   Operation 72 'mul' 'p_Val2_14_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_s, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 73 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_84_1 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_8, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 74 'bitconcatenate' 'tmp_84_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.70ns)   --->   "%p_Val2_15_1 = add i35 %p_Val2_14_1, %tmp_84_1" [../src/CNN_final.cpp:169]   --->   Operation 75 'add' 'p_Val2_15_1' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i18 %kernel_2_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 76 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i18 %in_image_0_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 77 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.04ns)   --->   "%p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2" [../src/CNN_final.cpp:169]   --->   Operation 78 'mul' 'p_Val2_14_2' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_1, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 79 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 80 [1/2] (0.00ns)   --->   "%p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2" [../src/CNN_final.cpp:169]   --->   Operation 80 'mul' 'p_Val2_14_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_84_2 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_9, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 81 'bitconcatenate' 'tmp_84_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (2.70ns)   --->   "%p_Val2_15_2 = add i35 %p_Val2_14_2, %tmp_84_2" [../src/CNN_final.cpp:169]   --->   Operation 82 'add' 'p_Val2_15_2' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i18 %kernel_3_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 83 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i18 %in_image_1_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 84 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (3.04ns)   --->   "%p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3" [../src/CNN_final.cpp:169]   --->   Operation 85 'mul' 'p_Val2_14_3' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_10 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_2, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 86 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.04>
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3" [../src/CNN_final.cpp:169]   --->   Operation 87 'mul' 'p_Val2_14_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_84_3 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_10, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 88 'bitconcatenate' 'tmp_84_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.70ns)   --->   "%p_Val2_15_3 = add i35 %p_Val2_14_3, %tmp_84_3" [../src/CNN_final.cpp:169]   --->   Operation 89 'add' 'p_Val2_15_3' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i18 %kernel_4_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 90 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i18 %in_image_1_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 91 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (3.04ns)   --->   "%p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4" [../src/CNN_final.cpp:169]   --->   Operation 92 'mul' 'p_Val2_14_4' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_3, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 93 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.04>
ST_9 : Operation 94 [1/2] (0.00ns)   --->   "%p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4" [../src/CNN_final.cpp:169]   --->   Operation 94 'mul' 'p_Val2_14_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_84_4 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_11, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 95 'bitconcatenate' 'tmp_84_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (2.70ns)   --->   "%p_Val2_15_4 = add i35 %p_Val2_14_4, %tmp_84_4" [../src/CNN_final.cpp:169]   --->   Operation 96 'add' 'p_Val2_15_4' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i18 %kernel_5_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 97 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i18 %in_image_1_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 98 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (3.04ns)   --->   "%p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5" [../src/CNN_final.cpp:169]   --->   Operation 99 'mul' 'p_Val2_14_5' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_12 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_4, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 100 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.04>
ST_10 : Operation 101 [1/2] (0.00ns)   --->   "%p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5" [../src/CNN_final.cpp:169]   --->   Operation 101 'mul' 'p_Val2_14_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_84_5 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_12, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 102 'bitconcatenate' 'tmp_84_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.70ns)   --->   "%p_Val2_15_5 = add i35 %p_Val2_14_5, %tmp_84_5" [../src/CNN_final.cpp:169]   --->   Operation 103 'add' 'p_Val2_15_5' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i18 %kernel_6_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 104 'sext' 'OP1_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i18 %in_image_2_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 105 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (3.04ns)   --->   "%p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6" [../src/CNN_final.cpp:169]   --->   Operation 106 'mul' 'p_Val2_14_6' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_5, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 107 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.04>
ST_11 : Operation 108 [1/2] (0.00ns)   --->   "%p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6" [../src/CNN_final.cpp:169]   --->   Operation 108 'mul' 'p_Val2_14_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_84_6 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_13, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 109 'bitconcatenate' 'tmp_84_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.70ns)   --->   "%p_Val2_15_6 = add i35 %p_Val2_14_6, %tmp_84_6" [../src/CNN_final.cpp:169]   --->   Operation 110 'add' 'p_Val2_15_6' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i18 %kernel_7_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 111 'sext' 'OP1_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i18 %in_image_2_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 112 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.04ns)   --->   "%p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7" [../src/CNN_final.cpp:169]   --->   Operation 113 'mul' 'p_Val2_14_7' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_14 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_6, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 114 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.04>
ST_12 : Operation 115 [1/2] (0.00ns)   --->   "%p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7" [../src/CNN_final.cpp:169]   --->   Operation 115 'mul' 'p_Val2_14_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_84_7 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_14, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 116 'bitconcatenate' 'tmp_84_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.70ns)   --->   "%p_Val2_15_7 = add i35 %p_Val2_14_7, %tmp_84_7" [../src/CNN_final.cpp:169]   --->   Operation 117 'add' 'p_Val2_15_7' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i18 %kernel_8_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 118 'sext' 'OP1_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i18 %in_image_2_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 119 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.04ns)   --->   "%p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8" [../src/CNN_final.cpp:169]   --->   Operation 120 'mul' 'p_Val2_14_8' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_7, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 121 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.70>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8" [../src/CNN_final.cpp:169]   --->   Operation 122 'mul' 'p_Val2_14_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_84_8 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_15, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 123 'bitconcatenate' 'tmp_84_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (2.70ns)   --->   "%p_Val2_15_8 = add i35 %p_Val2_14_8, %tmp_84_8" [../src/CNN_final.cpp:169]   --->   Operation 124 'add' 'p_Val2_15_8' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_16 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_8, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 125 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %0 ], [ %p_8, %._crit_edge.0191 ], [ 0, %1 ]" [../src/CNN_final.cpp:175]   --->   Operation 126 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %0 ], [ %p_x_1_8, %._crit_edge.0191 ], [ 0, %1 ]" [../src/CNN_final.cpp:175]   --->   Operation 127 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str838) nounwind" [../src/CNN_final.cpp:163]   --->   Operation 128 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str838)" [../src/CNN_final.cpp:163]   --->   Operation 129 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:164]   --->   Operation 130 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_88_8 = zext i32 %y to i64" [../src/CNN_final.cpp:173]   --->   Operation 131 'zext' 'tmp_88_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_91_8 = call i56 @_ssdm_op_BitConcatenate.i56.i25.i31(i25 %tmp_16, i31 0)" [../src/CNN_final.cpp:173]   --->   Operation 132 'bitconcatenate' 'tmp_91_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_92_8_cast = sext i48 %bias_V222_phi to i56" [../src/CNN_final.cpp:173]   --->   Operation 133 'sext' 'tmp_92_8_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.68ns)   --->   "%p_Val2_18_8 = add i56 %tmp_92_8_cast, %tmp_91_8" [../src/CNN_final.cpp:173]   --->   Operation 134 'add' 'p_Val2_18_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_94_8 = call i25 @_ssdm_op_PartSelect.i25.i56.i32.i32(i56 %p_Val2_18_8, i32 31, i32 55)" [../src/CNN_final.cpp:173]   --->   Operation 135 'partselect' 'tmp_94_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %x to i5" [../src/CNN_final.cpp:175]   --->   Operation 136 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [28 x i25]* %out_image_0_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 137 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [28 x i25]* %out_image_1_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 138 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [28 x i25]* %out_image_2_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 139 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [28 x i25]* %out_image_3_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 140 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [28 x i25]* %out_image_4_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 141 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [28 x i25]* %out_image_5_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 142 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [28 x i25]* %out_image_6_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 143 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [28 x i25]* %out_image_7_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 144 'getelementptr' 'out_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [28 x i25]* %out_image_8_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 145 'getelementptr' 'out_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [28 x i25]* %out_image_9_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 146 'getelementptr' 'out_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [28 x i25]* %out_image_10_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 147 'getelementptr' 'out_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [28 x i25]* %out_image_11_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 148 'getelementptr' 'out_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [28 x i25]* %out_image_12_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 149 'getelementptr' 'out_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [28 x i25]* %out_image_13_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 150 'getelementptr' 'out_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%out_image_14_V_addr = getelementptr [28 x i25]* %out_image_14_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 151 'getelementptr' 'out_image_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%out_image_15_V_addr = getelementptr [28 x i25]* %out_image_15_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 152 'getelementptr' 'out_image_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%out_image_16_V_addr = getelementptr [28 x i25]* %out_image_16_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 153 'getelementptr' 'out_image_16_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%out_image_17_V_addr = getelementptr [28 x i25]* %out_image_17_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 154 'getelementptr' 'out_image_17_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%out_image_18_V_addr = getelementptr [28 x i25]* %out_image_18_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 155 'getelementptr' 'out_image_18_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%out_image_19_V_addr = getelementptr [28 x i25]* %out_image_19_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 156 'getelementptr' 'out_image_19_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%out_image_20_V_addr = getelementptr [28 x i25]* %out_image_20_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 157 'getelementptr' 'out_image_20_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%out_image_21_V_addr = getelementptr [28 x i25]* %out_image_21_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 158 'getelementptr' 'out_image_21_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%out_image_22_V_addr = getelementptr [28 x i25]* %out_image_22_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 159 'getelementptr' 'out_image_22_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%out_image_23_V_addr = getelementptr [28 x i25]* %out_image_23_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 160 'getelementptr' 'out_image_23_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%out_image_24_V_addr = getelementptr [28 x i25]* %out_image_24_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 161 'getelementptr' 'out_image_24_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%out_image_25_V_addr = getelementptr [28 x i25]* %out_image_25_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 162 'getelementptr' 'out_image_25_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%out_image_26_V_addr = getelementptr [28 x i25]* %out_image_26_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 163 'getelementptr' 'out_image_26_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%out_image_27_V_addr = getelementptr [28 x i25]* %out_image_27_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 164 'getelementptr' 'out_image_27_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.90ns)   --->   "switch i5 %tmp_17, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [../src/CNN_final.cpp:173]   --->   Operation 165 'switch' <Predicate = true> <Delay = 0.90>
ST_14 : Operation 166 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_26_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 166 'store' <Predicate = (tmp_17 == 26)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 167 'br' <Predicate = (tmp_17 == 26)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_25_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 168 'store' <Predicate = (tmp_17 == 25)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 169 'br' <Predicate = (tmp_17 == 25)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_24_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 170 'store' <Predicate = (tmp_17 == 24)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 171 'br' <Predicate = (tmp_17 == 24)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_23_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 172 'store' <Predicate = (tmp_17 == 23)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 173 'br' <Predicate = (tmp_17 == 23)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_22_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 174 'store' <Predicate = (tmp_17 == 22)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 175 'br' <Predicate = (tmp_17 == 22)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_21_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 176 'store' <Predicate = (tmp_17 == 21)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 177 'br' <Predicate = (tmp_17 == 21)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_20_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 178 'store' <Predicate = (tmp_17 == 20)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 179 'br' <Predicate = (tmp_17 == 20)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_19_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 180 'store' <Predicate = (tmp_17 == 19)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 181 'br' <Predicate = (tmp_17 == 19)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_18_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 182 'store' <Predicate = (tmp_17 == 18)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 183 'br' <Predicate = (tmp_17 == 18)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_17_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 184 'store' <Predicate = (tmp_17 == 17)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 185 'br' <Predicate = (tmp_17 == 17)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_16_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 186 'store' <Predicate = (tmp_17 == 16)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 187 'br' <Predicate = (tmp_17 == 16)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_15_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 188 'store' <Predicate = (tmp_17 == 15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 189 'br' <Predicate = (tmp_17 == 15)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_14_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 190 'store' <Predicate = (tmp_17 == 14)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 191 'br' <Predicate = (tmp_17 == 14)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_13_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 192 'store' <Predicate = (tmp_17 == 13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 193 'br' <Predicate = (tmp_17 == 13)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_12_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 194 'store' <Predicate = (tmp_17 == 12)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 195 'br' <Predicate = (tmp_17 == 12)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_11_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 196 'store' <Predicate = (tmp_17 == 11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 197 'br' <Predicate = (tmp_17 == 11)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_10_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 198 'store' <Predicate = (tmp_17 == 10)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 199 'br' <Predicate = (tmp_17 == 10)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_9_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 200 'store' <Predicate = (tmp_17 == 9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 201 'br' <Predicate = (tmp_17 == 9)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_8_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 202 'store' <Predicate = (tmp_17 == 8)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 203 'br' <Predicate = (tmp_17 == 8)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_7_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 204 'store' <Predicate = (tmp_17 == 7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 205 'br' <Predicate = (tmp_17 == 7)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_6_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 206 'store' <Predicate = (tmp_17 == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 207 'br' <Predicate = (tmp_17 == 6)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_5_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 208 'store' <Predicate = (tmp_17 == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 209 'br' <Predicate = (tmp_17 == 5)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_4_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 210 'store' <Predicate = (tmp_17 == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 211 'br' <Predicate = (tmp_17 == 4)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 212 'store' <Predicate = (tmp_17 == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 213 'br' <Predicate = (tmp_17 == 3)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 214 'store' <Predicate = (tmp_17 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 215 'br' <Predicate = (tmp_17 == 2)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 216 'store' <Predicate = (tmp_17 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 217 'br' <Predicate = (tmp_17 == 1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 218 'store' <Predicate = (tmp_17 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 219 'br' <Predicate = (tmp_17 == 0)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_27_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 220 'store' <Predicate = (tmp_17 == 27) | (tmp_17 == 28) | (tmp_17 == 29) | (tmp_17 == 30) | (tmp_17 == 31)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 221 'br' <Predicate = (tmp_17 == 27) | (tmp_17 == 28) | (tmp_17 == 29) | (tmp_17 == 30) | (tmp_17 == 31)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.51ns)   --->   "%y_5_8 = add i32 %y, 1" [../src/CNN_final.cpp:174]   --->   Operation 222 'add' 'y_5_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (1.28ns)   --->   "%tmp_95_8 = icmp eq i32 %y_5_8, 28" [../src/CNN_final.cpp:175]   --->   Operation 223 'icmp' 'tmp_95_8' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.51ns)   --->   "%x_5_8 = add i32 %x, 1" [../src/CNN_final.cpp:178]   --->   Operation 224 'add' 'x_5_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.49ns)   --->   "%p_x_1_8 = select i1 %tmp_95_8, i32 %x_5_8, i32 %x" [../src/CNN_final.cpp:175]   --->   Operation 225 'select' 'p_x_1_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.49ns)   --->   "%p_8 = select i1 %tmp_95_8, i32 0, i32 %y_5_8" [../src/CNN_final.cpp:175]   --->   Operation 226 'select' 'p_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str838, i32 %tmp_22)" [../src/CNN_final.cpp:183]   --->   Operation 227 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 228 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/CNN_final.cpp:184]   --->   Operation 229 'return' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15         (br               ) [ 011111111111111]
do_init             (phi              ) [ 001111111111111]
i                   (phi              ) [ 001111111111111]
bias_V_read         (read             ) [ 001111111111111]
empty_23            (speclooptripcount) [ 000000000000000]
StgValue_20         (br               ) [ 001111111111111]
tmp_s               (zext             ) [ 000000000000000]
kernel_0_V_read     (read             ) [ 001110000000000]
in_image_0_0_V_add  (getelementptr    ) [ 001100000000000]
kernel_1_V_read     (read             ) [ 001111000000000]
in_image_0_1_V_add  (getelementptr    ) [ 001100000000000]
kernel_2_V_read     (read             ) [ 001111100000000]
in_image_0_2_V_add  (getelementptr    ) [ 001100000000000]
kernel_3_V_read     (read             ) [ 001111110000000]
in_image_1_0_V_add  (getelementptr    ) [ 001100000000000]
kernel_4_V_read     (read             ) [ 001111111000000]
in_image_1_1_V_add  (getelementptr    ) [ 001100000000000]
kernel_5_V_read     (read             ) [ 001111111100000]
in_image_1_2_V_add  (getelementptr    ) [ 001100000000000]
kernel_6_V_read     (read             ) [ 001111111110000]
in_image_2_0_V_add  (getelementptr    ) [ 001100000000000]
kernel_7_V_read     (read             ) [ 001111111111000]
in_image_2_1_V_add  (getelementptr    ) [ 001100000000000]
kernel_8_V_read     (read             ) [ 001111111111100]
in_image_2_2_V_add  (getelementptr    ) [ 001100000000000]
i_6                 (add              ) [ 011111111111111]
tmp                 (icmp             ) [ 001111111111111]
StgValue_51         (br               ) [ 011111111111111]
StgValue_52         (br               ) [ 011111111111111]
bias_V222_rewind    (phi              ) [ 001100000000000]
StgValue_54         (br               ) [ 000000000000000]
bias_V222_phi       (phi              ) [ 011111111111111]
in_image_0_0_V_loa  (load             ) [ 001010000000000]
in_image_0_1_V_loa  (load             ) [ 001011000000000]
in_image_0_2_V_loa  (load             ) [ 001011100000000]
in_image_1_0_V_loa  (load             ) [ 001011110000000]
in_image_1_1_V_loa  (load             ) [ 001011111000000]
in_image_1_2_V_loa  (load             ) [ 001011111100000]
in_image_2_0_V_loa  (load             ) [ 001011111110000]
in_image_2_1_V_loa  (load             ) [ 001011111111000]
in_image_2_2_V_loa  (load             ) [ 001011111111100]
OP1_V_cast          (sext             ) [ 001001000000000]
OP2_V_cast          (sext             ) [ 001001000000000]
p_Val2_s            (mul              ) [ 001000100000000]
OP1_V_1             (sext             ) [ 001000100000000]
OP2_V_1             (sext             ) [ 001000100000000]
p_Val2_14_1         (mul              ) [ 000000000000000]
tmp_8               (partselect       ) [ 000000000000000]
tmp_84_1            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_1         (add              ) [ 000000000000000]
OP1_V_2             (sext             ) [ 001000010000000]
OP2_V_2             (sext             ) [ 001000010000000]
tmp_9               (partselect       ) [ 001000010000000]
p_Val2_14_2         (mul              ) [ 000000000000000]
tmp_84_2            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_2         (add              ) [ 000000000000000]
OP1_V_3             (sext             ) [ 001000001000000]
OP2_V_3             (sext             ) [ 001000001000000]
tmp_10              (partselect       ) [ 001000001000000]
p_Val2_14_3         (mul              ) [ 000000000000000]
tmp_84_3            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_3         (add              ) [ 000000000000000]
OP1_V_4             (sext             ) [ 001000000100000]
OP2_V_4             (sext             ) [ 001000000100000]
tmp_11              (partselect       ) [ 001000000100000]
p_Val2_14_4         (mul              ) [ 000000000000000]
tmp_84_4            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_4         (add              ) [ 000000000000000]
OP1_V_5             (sext             ) [ 001000000010000]
OP2_V_5             (sext             ) [ 001000000010000]
tmp_12              (partselect       ) [ 001000000010000]
p_Val2_14_5         (mul              ) [ 000000000000000]
tmp_84_5            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_5         (add              ) [ 000000000000000]
OP1_V_6             (sext             ) [ 001000000001000]
OP2_V_6             (sext             ) [ 001000000001000]
tmp_13              (partselect       ) [ 001000000001000]
p_Val2_14_6         (mul              ) [ 000000000000000]
tmp_84_6            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_6         (add              ) [ 000000000000000]
OP1_V_7             (sext             ) [ 001000000000100]
OP2_V_7             (sext             ) [ 001000000000100]
tmp_14              (partselect       ) [ 001000000000100]
p_Val2_14_7         (mul              ) [ 000000000000000]
tmp_84_7            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_7         (add              ) [ 000000000000000]
OP1_V_8             (sext             ) [ 001000000000010]
OP2_V_8             (sext             ) [ 001000000000010]
tmp_15              (partselect       ) [ 001000000000010]
p_Val2_14_8         (mul              ) [ 000000000000000]
tmp_84_8            (bitconcatenate   ) [ 000000000000000]
p_Val2_15_8         (add              ) [ 000000000000000]
tmp_16              (partselect       ) [ 001000000000001]
y                   (phi              ) [ 001111111111111]
x                   (phi              ) [ 001111111111111]
StgValue_128        (specloopname     ) [ 000000000000000]
tmp_22              (specregionbegin  ) [ 000000000000000]
StgValue_130        (specpipeline     ) [ 000000000000000]
tmp_88_8            (zext             ) [ 000000000000000]
tmp_91_8            (bitconcatenate   ) [ 000000000000000]
tmp_92_8_cast       (sext             ) [ 000000000000000]
p_Val2_18_8         (add              ) [ 000000000000000]
tmp_94_8            (partselect       ) [ 000000000000000]
tmp_17              (trunc            ) [ 001111111111111]
out_image_0_V_addr  (getelementptr    ) [ 000000000000000]
out_image_1_V_addr  (getelementptr    ) [ 000000000000000]
out_image_2_V_addr  (getelementptr    ) [ 000000000000000]
out_image_3_V_addr  (getelementptr    ) [ 000000000000000]
out_image_4_V_addr  (getelementptr    ) [ 000000000000000]
out_image_5_V_addr  (getelementptr    ) [ 000000000000000]
out_image_6_V_addr  (getelementptr    ) [ 000000000000000]
out_image_7_V_addr  (getelementptr    ) [ 000000000000000]
out_image_8_V_addr  (getelementptr    ) [ 000000000000000]
out_image_9_V_addr  (getelementptr    ) [ 000000000000000]
out_image_10_V_addr (getelementptr    ) [ 000000000000000]
out_image_11_V_addr (getelementptr    ) [ 000000000000000]
out_image_12_V_addr (getelementptr    ) [ 000000000000000]
out_image_13_V_addr (getelementptr    ) [ 000000000000000]
out_image_14_V_addr (getelementptr    ) [ 000000000000000]
out_image_15_V_addr (getelementptr    ) [ 000000000000000]
out_image_16_V_addr (getelementptr    ) [ 000000000000000]
out_image_17_V_addr (getelementptr    ) [ 000000000000000]
out_image_18_V_addr (getelementptr    ) [ 000000000000000]
out_image_19_V_addr (getelementptr    ) [ 000000000000000]
out_image_20_V_addr (getelementptr    ) [ 000000000000000]
out_image_21_V_addr (getelementptr    ) [ 000000000000000]
out_image_22_V_addr (getelementptr    ) [ 000000000000000]
out_image_23_V_addr (getelementptr    ) [ 000000000000000]
out_image_24_V_addr (getelementptr    ) [ 000000000000000]
out_image_25_V_addr (getelementptr    ) [ 000000000000000]
out_image_26_V_addr (getelementptr    ) [ 000000000000000]
out_image_27_V_addr (getelementptr    ) [ 000000000000000]
StgValue_165        (switch           ) [ 000000000000000]
StgValue_166        (store            ) [ 000000000000000]
StgValue_167        (br               ) [ 000000000000000]
StgValue_168        (store            ) [ 000000000000000]
StgValue_169        (br               ) [ 000000000000000]
StgValue_170        (store            ) [ 000000000000000]
StgValue_171        (br               ) [ 000000000000000]
StgValue_172        (store            ) [ 000000000000000]
StgValue_173        (br               ) [ 000000000000000]
StgValue_174        (store            ) [ 000000000000000]
StgValue_175        (br               ) [ 000000000000000]
StgValue_176        (store            ) [ 000000000000000]
StgValue_177        (br               ) [ 000000000000000]
StgValue_178        (store            ) [ 000000000000000]
StgValue_179        (br               ) [ 000000000000000]
StgValue_180        (store            ) [ 000000000000000]
StgValue_181        (br               ) [ 000000000000000]
StgValue_182        (store            ) [ 000000000000000]
StgValue_183        (br               ) [ 000000000000000]
StgValue_184        (store            ) [ 000000000000000]
StgValue_185        (br               ) [ 000000000000000]
StgValue_186        (store            ) [ 000000000000000]
StgValue_187        (br               ) [ 000000000000000]
StgValue_188        (store            ) [ 000000000000000]
StgValue_189        (br               ) [ 000000000000000]
StgValue_190        (store            ) [ 000000000000000]
StgValue_191        (br               ) [ 000000000000000]
StgValue_192        (store            ) [ 000000000000000]
StgValue_193        (br               ) [ 000000000000000]
StgValue_194        (store            ) [ 000000000000000]
StgValue_195        (br               ) [ 000000000000000]
StgValue_196        (store            ) [ 000000000000000]
StgValue_197        (br               ) [ 000000000000000]
StgValue_198        (store            ) [ 000000000000000]
StgValue_199        (br               ) [ 000000000000000]
StgValue_200        (store            ) [ 000000000000000]
StgValue_201        (br               ) [ 000000000000000]
StgValue_202        (store            ) [ 000000000000000]
StgValue_203        (br               ) [ 000000000000000]
StgValue_204        (store            ) [ 000000000000000]
StgValue_205        (br               ) [ 000000000000000]
StgValue_206        (store            ) [ 000000000000000]
StgValue_207        (br               ) [ 000000000000000]
StgValue_208        (store            ) [ 000000000000000]
StgValue_209        (br               ) [ 000000000000000]
StgValue_210        (store            ) [ 000000000000000]
StgValue_211        (br               ) [ 000000000000000]
StgValue_212        (store            ) [ 000000000000000]
StgValue_213        (br               ) [ 000000000000000]
StgValue_214        (store            ) [ 000000000000000]
StgValue_215        (br               ) [ 000000000000000]
StgValue_216        (store            ) [ 000000000000000]
StgValue_217        (br               ) [ 000000000000000]
StgValue_218        (store            ) [ 000000000000000]
StgValue_219        (br               ) [ 000000000000000]
StgValue_220        (store            ) [ 000000000000000]
StgValue_221        (br               ) [ 000000000000000]
y_5_8               (add              ) [ 000000000000000]
tmp_95_8            (icmp             ) [ 000000000000000]
x_5_8               (add              ) [ 000000000000000]
p_x_1_8             (select           ) [ 011111111111111]
p_8                 (select           ) [ 011111111111111]
empty               (specregionend    ) [ 000000000000000]
empty_22            (speclooptripcount) [ 000000000000000]
StgValue_229        (return           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_image_0_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_image_0_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_image_1_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_image_1_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_image_1_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_image_2_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_2_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_image_2_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_2_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_image_2_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_2_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_3_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_4_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_5_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_6_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_7_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_8_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_image_0_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_image_1_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_image_2_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_image_3_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_image_4_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_image_5_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_image_6_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_image_7_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_image_8_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_image_9_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_image_10_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_image_11_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_image_12_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_image_13_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="out_image_14_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="out_image_15_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="out_image_16_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_16_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="out_image_17_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_17_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="out_image_18_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_18_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="out_image_19_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_19_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="out_image_20_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_20_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="out_image_21_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_21_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="out_image_22_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_22_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="out_image_23_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_23_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="out_image_24_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_24_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="out_image_25_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_25_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="out_image_26_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_26_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="out_image_27_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_27_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i25.i10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str838"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i25.i31"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="bias_V_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="48" slack="0"/>
<pin id="208" dir="0" index="1" bw="48" slack="0"/>
<pin id="209" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="kernel_0_V_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="18" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_V_read/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="kernel_1_V_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="18" slack="0"/>
<pin id="220" dir="0" index="1" bw="18" slack="0"/>
<pin id="221" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_V_read/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_2_V_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="0" index="1" bw="18" slack="0"/>
<pin id="227" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_V_read/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="kernel_3_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="18" slack="0"/>
<pin id="232" dir="0" index="1" bw="18" slack="0"/>
<pin id="233" dir="1" index="2" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_V_read/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="kernel_4_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="0"/>
<pin id="238" dir="0" index="1" bw="18" slack="0"/>
<pin id="239" dir="1" index="2" bw="18" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_V_read/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="kernel_5_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="18" slack="0"/>
<pin id="244" dir="0" index="1" bw="18" slack="0"/>
<pin id="245" dir="1" index="2" bw="18" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_V_read/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="kernel_6_V_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="18" slack="0"/>
<pin id="250" dir="0" index="1" bw="18" slack="0"/>
<pin id="251" dir="1" index="2" bw="18" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_V_read/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="kernel_7_V_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="0" index="1" bw="18" slack="0"/>
<pin id="257" dir="1" index="2" bw="18" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_V_read/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="kernel_8_V_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="0"/>
<pin id="263" dir="1" index="2" bw="18" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_V_read/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="in_image_0_0_V_add_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_0_V_add/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_0_0_V_loa/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="in_image_0_1_V_add_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_1_V_add/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_0_1_V_loa/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="in_image_0_2_V_add_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_2_V_add/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_0_2_V_loa/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="in_image_1_0_V_add_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="10" slack="0"/>
<pin id="309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_0_V_add/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_1_0_V_loa/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="in_image_1_1_V_add_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_1_V_add/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_1_1_V_loa/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="in_image_1_2_V_add_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_2_V_add/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="18" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_1_2_V_loa/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="in_image_2_0_V_add_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="10" slack="0"/>
<pin id="348" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_0_V_add/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="18" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_2_0_V_loa/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="in_image_2_1_V_add_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="18" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_1_V_add/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="18" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_2_1_V_loa/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="in_image_2_2_V_add_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="18" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_2_V_add/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="18" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_2_2_V_loa/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="out_image_0_V_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="25" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="out_image_1_V_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="25" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_1_V_addr/14 "/>
</bind>
</comp>

<comp id="397" class="1004" name="out_image_2_V_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="25" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="32" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_2_V_addr/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="out_image_3_V_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="25" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="32" slack="0"/>
<pin id="408" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr/14 "/>
</bind>
</comp>

<comp id="411" class="1004" name="out_image_4_V_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="25" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_4_V_addr/14 "/>
</bind>
</comp>

<comp id="418" class="1004" name="out_image_5_V_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="25" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_5_V_addr/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="out_image_6_V_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="25" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_6_V_addr/14 "/>
</bind>
</comp>

<comp id="432" class="1004" name="out_image_7_V_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="25" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_7_V_addr/14 "/>
</bind>
</comp>

<comp id="439" class="1004" name="out_image_8_V_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="25" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_8_V_addr/14 "/>
</bind>
</comp>

<comp id="446" class="1004" name="out_image_9_V_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="25" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_9_V_addr/14 "/>
</bind>
</comp>

<comp id="453" class="1004" name="out_image_10_V_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="25" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_10_V_addr/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="out_image_11_V_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="25" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_11_V_addr/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="out_image_12_V_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="25" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_12_V_addr/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="out_image_13_V_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="25" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_13_V_addr/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="out_image_14_V_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="25" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_14_V_addr/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="out_image_15_V_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="25" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_15_V_addr/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="out_image_16_V_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="25" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_16_V_addr/14 "/>
</bind>
</comp>

<comp id="502" class="1004" name="out_image_17_V_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="25" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_17_V_addr/14 "/>
</bind>
</comp>

<comp id="509" class="1004" name="out_image_18_V_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="25" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_18_V_addr/14 "/>
</bind>
</comp>

<comp id="516" class="1004" name="out_image_19_V_addr_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="25" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_19_V_addr/14 "/>
</bind>
</comp>

<comp id="523" class="1004" name="out_image_20_V_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="25" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_20_V_addr/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="out_image_21_V_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="25" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="0"/>
<pin id="534" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_21_V_addr/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="out_image_22_V_addr_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="25" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_22_V_addr/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="out_image_23_V_addr_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="25" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="32" slack="0"/>
<pin id="548" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_23_V_addr/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="out_image_24_V_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="25" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="32" slack="0"/>
<pin id="555" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_24_V_addr/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="out_image_25_V_addr_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="25" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="32" slack="0"/>
<pin id="562" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_25_V_addr/14 "/>
</bind>
</comp>

<comp id="565" class="1004" name="out_image_26_V_addr_gep_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="25" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_26_V_addr/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="out_image_27_V_addr_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="25" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_27_V_addr/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="StgValue_166_access_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="0" index="1" bw="25" slack="0"/>
<pin id="582" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="StgValue_168_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="25" slack="0"/>
<pin id="588" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="StgValue_170_access_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="25" slack="0"/>
<pin id="594" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="StgValue_172_access_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="0" index="1" bw="25" slack="0"/>
<pin id="600" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="StgValue_174_access_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="25" slack="0"/>
<pin id="606" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="StgValue_176_access_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="25" slack="0"/>
<pin id="612" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="StgValue_178_access_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="25" slack="0"/>
<pin id="618" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="StgValue_180_access_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="25" slack="0"/>
<pin id="624" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/14 "/>
</bind>
</comp>

<comp id="627" class="1004" name="StgValue_182_access_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="25" slack="0"/>
<pin id="630" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/14 "/>
</bind>
</comp>

<comp id="633" class="1004" name="StgValue_184_access_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="0" index="1" bw="25" slack="0"/>
<pin id="636" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/14 "/>
</bind>
</comp>

<comp id="639" class="1004" name="StgValue_186_access_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="25" slack="0"/>
<pin id="642" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_186/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="StgValue_188_access_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="25" slack="0"/>
<pin id="648" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="649" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_188/14 "/>
</bind>
</comp>

<comp id="651" class="1004" name="StgValue_190_access_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="0" index="1" bw="25" slack="0"/>
<pin id="654" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_190/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="StgValue_192_access_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="25" slack="0"/>
<pin id="660" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="661" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_192/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="StgValue_194_access_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="25" slack="0"/>
<pin id="666" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="667" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_194/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="StgValue_196_access_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="25" slack="0"/>
<pin id="672" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="StgValue_198_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="0" index="1" bw="25" slack="0"/>
<pin id="678" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/14 "/>
</bind>
</comp>

<comp id="681" class="1004" name="StgValue_200_access_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="0" index="1" bw="25" slack="0"/>
<pin id="684" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_200/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="StgValue_202_access_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="0" index="1" bw="25" slack="0"/>
<pin id="690" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="691" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_202/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="StgValue_204_access_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="0" index="1" bw="25" slack="0"/>
<pin id="696" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="697" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/14 "/>
</bind>
</comp>

<comp id="699" class="1004" name="StgValue_206_access_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="0" index="1" bw="25" slack="0"/>
<pin id="702" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="703" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="StgValue_208_access_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="0"/>
<pin id="707" dir="0" index="1" bw="25" slack="0"/>
<pin id="708" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="StgValue_210_access_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="25" slack="0"/>
<pin id="714" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="715" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="StgValue_212_access_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="0"/>
<pin id="719" dir="0" index="1" bw="25" slack="0"/>
<pin id="720" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/14 "/>
</bind>
</comp>

<comp id="723" class="1004" name="StgValue_214_access_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="0" index="1" bw="25" slack="0"/>
<pin id="726" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="727" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="StgValue_216_access_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="0" index="1" bw="25" slack="0"/>
<pin id="732" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="733" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="StgValue_218_access_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="25" slack="0"/>
<pin id="738" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="StgValue_220_access_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="25" slack="0"/>
<pin id="744" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_220/14 "/>
</bind>
</comp>

<comp id="747" class="1005" name="do_init_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="751" class="1004" name="do_init_phi_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="756" dir="0" index="4" bw="1" slack="0"/>
<pin id="757" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="758" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="763" class="1005" name="i_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="1"/>
<pin id="765" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="767" class="1004" name="i_phi_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="770" dir="0" index="2" bw="10" slack="0"/>
<pin id="771" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="772" dir="0" index="4" bw="1" slack="0"/>
<pin id="773" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="bias_V222_rewind_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="48" slack="1"/>
<pin id="779" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_V222_rewind (phireg) "/>
</bind>
</comp>

<comp id="781" class="1004" name="bias_V222_rewind_phi_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="2"/>
<pin id="783" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="784" dir="0" index="2" bw="48" slack="0"/>
<pin id="785" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="4" bw="1" slack="1"/>
<pin id="787" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="788" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_V222_rewind/3 "/>
</bind>
</comp>

<comp id="791" class="1005" name="bias_V222_phi_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="48" slack="0"/>
<pin id="793" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="bias_V222_phi (phireg) "/>
</bind>
</comp>

<comp id="795" class="1004" name="bias_V222_phi_phi_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="48" slack="1"/>
<pin id="797" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="798" dir="0" index="2" bw="48" slack="0"/>
<pin id="799" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="800" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_V222_phi/3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="y_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="12"/>
<pin id="805" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="807" class="1004" name="y_phi_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="13"/>
<pin id="809" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="810" dir="0" index="2" bw="32" slack="0"/>
<pin id="811" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="812" dir="0" index="4" bw="1" slack="12"/>
<pin id="813" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="814" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/14 "/>
</bind>
</comp>

<comp id="817" class="1005" name="x_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="12"/>
<pin id="819" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="821" class="1004" name="x_phi_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="13"/>
<pin id="823" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="824" dir="0" index="2" bw="32" slack="0"/>
<pin id="825" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="826" dir="0" index="4" bw="1" slack="12"/>
<pin id="827" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="828" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_s_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="i_6_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="10" slack="0"/>
<pin id="847" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="10" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="OP1_V_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="18" slack="2"/>
<pin id="858" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="OP2_V_cast_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="18" slack="1"/>
<pin id="861" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="OP1_V_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="18" slack="3"/>
<pin id="864" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="OP2_V_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="18" slack="2"/>
<pin id="867" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_8_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="25" slack="0"/>
<pin id="870" dir="0" index="1" bw="35" slack="1"/>
<pin id="871" dir="0" index="2" bw="5" slack="0"/>
<pin id="872" dir="0" index="3" bw="7" slack="0"/>
<pin id="873" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_84_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="35" slack="0"/>
<pin id="879" dir="0" index="1" bw="25" slack="0"/>
<pin id="880" dir="0" index="2" bw="1" slack="0"/>
<pin id="881" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_1/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="OP1_V_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="18" slack="4"/>
<pin id="887" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="OP2_V_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="3"/>
<pin id="890" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_9_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="25" slack="0"/>
<pin id="893" dir="0" index="1" bw="35" slack="0"/>
<pin id="894" dir="0" index="2" bw="5" slack="0"/>
<pin id="895" dir="0" index="3" bw="7" slack="0"/>
<pin id="896" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_84_2_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="35" slack="0"/>
<pin id="902" dir="0" index="1" bw="25" slack="1"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_2/7 "/>
</bind>
</comp>

<comp id="907" class="1004" name="OP1_V_3_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="18" slack="5"/>
<pin id="909" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/7 "/>
</bind>
</comp>

<comp id="910" class="1004" name="OP2_V_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="18" slack="4"/>
<pin id="912" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_10_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="25" slack="0"/>
<pin id="915" dir="0" index="1" bw="35" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="0" index="3" bw="7" slack="0"/>
<pin id="918" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_84_3_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="35" slack="0"/>
<pin id="924" dir="0" index="1" bw="25" slack="1"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_3/8 "/>
</bind>
</comp>

<comp id="929" class="1004" name="OP1_V_4_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="18" slack="6"/>
<pin id="931" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="OP2_V_4_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="18" slack="5"/>
<pin id="934" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_11_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="25" slack="0"/>
<pin id="937" dir="0" index="1" bw="35" slack="0"/>
<pin id="938" dir="0" index="2" bw="5" slack="0"/>
<pin id="939" dir="0" index="3" bw="7" slack="0"/>
<pin id="940" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_84_4_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="35" slack="0"/>
<pin id="946" dir="0" index="1" bw="25" slack="1"/>
<pin id="947" dir="0" index="2" bw="1" slack="0"/>
<pin id="948" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_4/9 "/>
</bind>
</comp>

<comp id="951" class="1004" name="OP1_V_5_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="18" slack="7"/>
<pin id="953" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_5/9 "/>
</bind>
</comp>

<comp id="954" class="1004" name="OP2_V_5_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="18" slack="6"/>
<pin id="956" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/9 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_12_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="25" slack="0"/>
<pin id="959" dir="0" index="1" bw="35" slack="0"/>
<pin id="960" dir="0" index="2" bw="5" slack="0"/>
<pin id="961" dir="0" index="3" bw="7" slack="0"/>
<pin id="962" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_84_5_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="35" slack="0"/>
<pin id="968" dir="0" index="1" bw="25" slack="1"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_5/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="OP1_V_6_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="18" slack="8"/>
<pin id="975" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_6/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="OP2_V_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="18" slack="7"/>
<pin id="978" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/10 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_13_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="25" slack="0"/>
<pin id="981" dir="0" index="1" bw="35" slack="0"/>
<pin id="982" dir="0" index="2" bw="5" slack="0"/>
<pin id="983" dir="0" index="3" bw="7" slack="0"/>
<pin id="984" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_84_6_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="35" slack="0"/>
<pin id="990" dir="0" index="1" bw="25" slack="1"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_6/11 "/>
</bind>
</comp>

<comp id="995" class="1004" name="OP1_V_7_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="18" slack="9"/>
<pin id="997" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_7/11 "/>
</bind>
</comp>

<comp id="998" class="1004" name="OP2_V_7_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="18" slack="8"/>
<pin id="1000" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_14_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="25" slack="0"/>
<pin id="1003" dir="0" index="1" bw="35" slack="0"/>
<pin id="1004" dir="0" index="2" bw="5" slack="0"/>
<pin id="1005" dir="0" index="3" bw="7" slack="0"/>
<pin id="1006" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_84_7_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="35" slack="0"/>
<pin id="1012" dir="0" index="1" bw="25" slack="1"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_7/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="OP1_V_8_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="18" slack="10"/>
<pin id="1019" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_8/12 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="OP2_V_8_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="18" slack="9"/>
<pin id="1022" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_8/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_15_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="25" slack="0"/>
<pin id="1025" dir="0" index="1" bw="35" slack="0"/>
<pin id="1026" dir="0" index="2" bw="5" slack="0"/>
<pin id="1027" dir="0" index="3" bw="7" slack="0"/>
<pin id="1028" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_84_8_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="35" slack="0"/>
<pin id="1034" dir="0" index="1" bw="25" slack="1"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_8/13 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_16_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="25" slack="0"/>
<pin id="1041" dir="0" index="1" bw="35" slack="0"/>
<pin id="1042" dir="0" index="2" bw="5" slack="0"/>
<pin id="1043" dir="0" index="3" bw="7" slack="0"/>
<pin id="1044" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_88_8_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_8/14 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_91_8_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="56" slack="0"/>
<pin id="1082" dir="0" index="1" bw="25" slack="1"/>
<pin id="1083" dir="0" index="2" bw="1" slack="0"/>
<pin id="1084" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_91_8/14 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_92_8_cast_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="48" slack="11"/>
<pin id="1089" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_92_8_cast/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="p_Val2_18_8_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="48" slack="0"/>
<pin id="1093" dir="0" index="1" bw="56" slack="0"/>
<pin id="1094" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_18_8/14 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_94_8_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="25" slack="0"/>
<pin id="1099" dir="0" index="1" bw="56" slack="0"/>
<pin id="1100" dir="0" index="2" bw="6" slack="0"/>
<pin id="1101" dir="0" index="3" bw="7" slack="0"/>
<pin id="1102" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94_8/14 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_17_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="y_5_8_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_5_8/14 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="tmp_95_8_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95_8/14 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="x_5_8_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5_8/14 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_x_1_8_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="0" index="2" bw="32" slack="0"/>
<pin id="1161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_x_1_8/14 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_8_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="0" index="2" bw="32" slack="0"/>
<pin id="1169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_8/14 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="StgValue_229_fu_1173">
<pin_list>
<pin id="1174" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_229/14 "/>
</bind>
</comp>

<comp id="1175" class="1007" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="18" slack="0"/>
<pin id="1177" dir="0" index="1" bw="18" slack="0"/>
<pin id="1178" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="1181" class="1007" name="grp_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="18" slack="0"/>
<pin id="1183" dir="0" index="1" bw="18" slack="0"/>
<pin id="1184" dir="0" index="2" bw="35" slack="0"/>
<pin id="1185" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_1/5 p_Val2_15_1/6 "/>
</bind>
</comp>

<comp id="1190" class="1007" name="grp_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="18" slack="0"/>
<pin id="1192" dir="0" index="1" bw="18" slack="0"/>
<pin id="1193" dir="0" index="2" bw="35" slack="0"/>
<pin id="1194" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_2/6 p_Val2_15_2/7 "/>
</bind>
</comp>

<comp id="1199" class="1007" name="grp_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="18" slack="0"/>
<pin id="1201" dir="0" index="1" bw="18" slack="0"/>
<pin id="1202" dir="0" index="2" bw="35" slack="0"/>
<pin id="1203" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_3/7 p_Val2_15_3/8 "/>
</bind>
</comp>

<comp id="1208" class="1007" name="grp_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="18" slack="0"/>
<pin id="1210" dir="0" index="1" bw="18" slack="0"/>
<pin id="1211" dir="0" index="2" bw="35" slack="0"/>
<pin id="1212" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_4/8 p_Val2_15_4/9 "/>
</bind>
</comp>

<comp id="1217" class="1007" name="grp_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="18" slack="0"/>
<pin id="1219" dir="0" index="1" bw="18" slack="0"/>
<pin id="1220" dir="0" index="2" bw="35" slack="0"/>
<pin id="1221" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_5/9 p_Val2_15_5/10 "/>
</bind>
</comp>

<comp id="1226" class="1007" name="grp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="18" slack="0"/>
<pin id="1228" dir="0" index="1" bw="18" slack="0"/>
<pin id="1229" dir="0" index="2" bw="35" slack="0"/>
<pin id="1230" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_6/10 p_Val2_15_6/11 "/>
</bind>
</comp>

<comp id="1235" class="1007" name="grp_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="18" slack="0"/>
<pin id="1237" dir="0" index="1" bw="18" slack="0"/>
<pin id="1238" dir="0" index="2" bw="35" slack="0"/>
<pin id="1239" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_7/11 p_Val2_15_7/12 "/>
</bind>
</comp>

<comp id="1244" class="1007" name="grp_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="18" slack="0"/>
<pin id="1246" dir="0" index="1" bw="18" slack="0"/>
<pin id="1247" dir="0" index="2" bw="35" slack="0"/>
<pin id="1248" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14_8/12 p_Val2_15_8/13 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="bias_V_read_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="48" slack="1"/>
<pin id="1255" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_read "/>
</bind>
</comp>

<comp id="1258" class="1005" name="kernel_0_V_read_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="18" slack="2"/>
<pin id="1260" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_V_read "/>
</bind>
</comp>

<comp id="1263" class="1005" name="in_image_0_0_V_add_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="10" slack="1"/>
<pin id="1265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_0_V_add "/>
</bind>
</comp>

<comp id="1268" class="1005" name="kernel_1_V_read_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="18" slack="3"/>
<pin id="1270" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="kernel_1_V_read "/>
</bind>
</comp>

<comp id="1273" class="1005" name="in_image_0_1_V_add_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="10" slack="1"/>
<pin id="1275" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_1_V_add "/>
</bind>
</comp>

<comp id="1278" class="1005" name="kernel_2_V_read_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="18" slack="4"/>
<pin id="1280" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="kernel_2_V_read "/>
</bind>
</comp>

<comp id="1283" class="1005" name="in_image_0_2_V_add_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="10" slack="1"/>
<pin id="1285" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_2_V_add "/>
</bind>
</comp>

<comp id="1288" class="1005" name="kernel_3_V_read_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="18" slack="5"/>
<pin id="1290" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="kernel_3_V_read "/>
</bind>
</comp>

<comp id="1293" class="1005" name="in_image_1_0_V_add_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="10" slack="1"/>
<pin id="1295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_0_V_add "/>
</bind>
</comp>

<comp id="1298" class="1005" name="kernel_4_V_read_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="18" slack="6"/>
<pin id="1300" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="kernel_4_V_read "/>
</bind>
</comp>

<comp id="1303" class="1005" name="in_image_1_1_V_add_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="10" slack="1"/>
<pin id="1305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_1_V_add "/>
</bind>
</comp>

<comp id="1308" class="1005" name="kernel_5_V_read_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="18" slack="7"/>
<pin id="1310" dir="1" index="1" bw="18" slack="7"/>
</pin_list>
<bind>
<opset="kernel_5_V_read "/>
</bind>
</comp>

<comp id="1313" class="1005" name="in_image_1_2_V_add_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="10" slack="1"/>
<pin id="1315" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_2_V_add "/>
</bind>
</comp>

<comp id="1318" class="1005" name="kernel_6_V_read_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="18" slack="8"/>
<pin id="1320" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opset="kernel_6_V_read "/>
</bind>
</comp>

<comp id="1323" class="1005" name="in_image_2_0_V_add_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="10" slack="1"/>
<pin id="1325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_0_V_add "/>
</bind>
</comp>

<comp id="1328" class="1005" name="kernel_7_V_read_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="18" slack="9"/>
<pin id="1330" dir="1" index="1" bw="18" slack="9"/>
</pin_list>
<bind>
<opset="kernel_7_V_read "/>
</bind>
</comp>

<comp id="1333" class="1005" name="in_image_2_1_V_add_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="10" slack="1"/>
<pin id="1335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_1_V_add "/>
</bind>
</comp>

<comp id="1338" class="1005" name="kernel_8_V_read_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="18" slack="10"/>
<pin id="1340" dir="1" index="1" bw="18" slack="10"/>
</pin_list>
<bind>
<opset="kernel_8_V_read "/>
</bind>
</comp>

<comp id="1343" class="1005" name="in_image_2_2_V_add_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="10" slack="1"/>
<pin id="1345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_2_V_add "/>
</bind>
</comp>

<comp id="1348" class="1005" name="i_6_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="10" slack="0"/>
<pin id="1350" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1357" class="1005" name="in_image_0_0_V_loa_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="18" slack="1"/>
<pin id="1359" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_0_V_loa "/>
</bind>
</comp>

<comp id="1362" class="1005" name="in_image_0_1_V_loa_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="18" slack="2"/>
<pin id="1364" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="in_image_0_1_V_loa "/>
</bind>
</comp>

<comp id="1367" class="1005" name="in_image_0_2_V_loa_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="18" slack="3"/>
<pin id="1369" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="in_image_0_2_V_loa "/>
</bind>
</comp>

<comp id="1372" class="1005" name="in_image_1_0_V_loa_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="18" slack="4"/>
<pin id="1374" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="in_image_1_0_V_loa "/>
</bind>
</comp>

<comp id="1377" class="1005" name="in_image_1_1_V_loa_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="18" slack="5"/>
<pin id="1379" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="in_image_1_1_V_loa "/>
</bind>
</comp>

<comp id="1382" class="1005" name="in_image_1_2_V_loa_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="18" slack="6"/>
<pin id="1384" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="in_image_1_2_V_loa "/>
</bind>
</comp>

<comp id="1387" class="1005" name="in_image_2_0_V_loa_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="18" slack="7"/>
<pin id="1389" dir="1" index="1" bw="18" slack="7"/>
</pin_list>
<bind>
<opset="in_image_2_0_V_loa "/>
</bind>
</comp>

<comp id="1392" class="1005" name="in_image_2_1_V_loa_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="18" slack="8"/>
<pin id="1394" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opset="in_image_2_1_V_loa "/>
</bind>
</comp>

<comp id="1397" class="1005" name="in_image_2_2_V_loa_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="18" slack="9"/>
<pin id="1399" dir="1" index="1" bw="18" slack="9"/>
</pin_list>
<bind>
<opset="in_image_2_2_V_loa "/>
</bind>
</comp>

<comp id="1402" class="1005" name="OP1_V_cast_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="35" slack="1"/>
<pin id="1404" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="1407" class="1005" name="OP2_V_cast_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="35" slack="1"/>
<pin id="1409" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="1412" class="1005" name="p_Val2_s_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="35" slack="1"/>
<pin id="1414" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1417" class="1005" name="OP1_V_1_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="35" slack="1"/>
<pin id="1419" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="OP2_V_1_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="35" slack="1"/>
<pin id="1424" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="OP1_V_2_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="35" slack="1"/>
<pin id="1429" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="OP2_V_2_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="35" slack="1"/>
<pin id="1434" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_9_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="25" slack="1"/>
<pin id="1439" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="OP1_V_3_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="35" slack="1"/>
<pin id="1444" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_3 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="OP2_V_3_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="35" slack="1"/>
<pin id="1449" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="tmp_10_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="25" slack="1"/>
<pin id="1454" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="OP1_V_4_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="35" slack="1"/>
<pin id="1459" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_4 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="OP2_V_4_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="35" slack="1"/>
<pin id="1464" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="tmp_11_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="25" slack="1"/>
<pin id="1469" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="OP1_V_5_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="35" slack="1"/>
<pin id="1474" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_5 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="OP2_V_5_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="35" slack="1"/>
<pin id="1479" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="tmp_12_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="25" slack="1"/>
<pin id="1484" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="OP1_V_6_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="35" slack="1"/>
<pin id="1489" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_6 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="OP2_V_6_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="35" slack="1"/>
<pin id="1494" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_6 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="tmp_13_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="25" slack="1"/>
<pin id="1499" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="OP1_V_7_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="35" slack="1"/>
<pin id="1504" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_7 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="OP2_V_7_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="35" slack="1"/>
<pin id="1509" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_7 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_14_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="25" slack="1"/>
<pin id="1514" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="OP1_V_8_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="35" slack="1"/>
<pin id="1519" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_8 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="OP2_V_8_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="35" slack="1"/>
<pin id="1524" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_8 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_15_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="25" slack="1"/>
<pin id="1529" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_16_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="25" slack="1"/>
<pin id="1534" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="p_x_1_8_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="0"/>
<pin id="1542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_x_1_8 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="p_8_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="100" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="106" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="106" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="106" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="106" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="106" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="106" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="108" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="108" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="108" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="6" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="108" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="108" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="108" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="108" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="108" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="108" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="108" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="108" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="108" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="108" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="108" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="108" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="108" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="54" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="108" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="108" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="108" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="108" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="108" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="108" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="68" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="108" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="108" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="108" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="108" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="108" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="108" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="108" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="84" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="108" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="108" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="108" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="90" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="108" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="92" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="108" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="565" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="590"><net_src comp="558" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="551" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="544" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="608"><net_src comp="537" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="530" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="620"><net_src comp="523" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="626"><net_src comp="516" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="509" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="502" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="495" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="488" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="656"><net_src comp="481" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="662"><net_src comp="474" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="467" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="674"><net_src comp="460" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="453" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="446" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="692"><net_src comp="439" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="698"><net_src comp="432" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="704"><net_src comp="425" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="710"><net_src comp="418" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="716"><net_src comp="411" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="404" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="397" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="734"><net_src comp="390" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="383" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="746"><net_src comp="572" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="94" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="759"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="96" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="761"><net_src comp="94" pin="0"/><net_sink comp="751" pin=4"/></net>

<net id="762"><net_src comp="751" pin="6"/><net_sink comp="747" pin=0"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="98" pin="0"/><net_sink comp="767" pin=4"/></net>

<net id="780"><net_src comp="114" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="789"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="777" pin="1"/><net_sink comp="781" pin=4"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="801"><net_src comp="781" pin="6"/><net_sink comp="795" pin=2"/></net>

<net id="802"><net_src comp="795" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="806"><net_src comp="124" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="815"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="803" pin="1"/><net_sink comp="807" pin=4"/></net>

<net id="820"><net_src comp="124" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="829"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="817" pin="1"/><net_sink comp="821" pin=4"/></net>

<net id="834"><net_src comp="767" pin="6"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="840"><net_src comp="831" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="841"><net_src comp="831" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="842"><net_src comp="831" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="843"><net_src comp="831" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="848"><net_src comp="110" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="767" pin="6"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="767" pin="6"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="112" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="874"><net_src comp="116" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="118" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="876"><net_src comp="120" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="882"><net_src comp="122" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="868" pin="4"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="98" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="897"><net_src comp="116" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="118" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="899"><net_src comp="120" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="905"><net_src comp="122" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="98" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="919"><net_src comp="116" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="118" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="921"><net_src comp="120" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="927"><net_src comp="122" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="98" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="941"><net_src comp="116" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="118" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="943"><net_src comp="120" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="949"><net_src comp="122" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="98" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="963"><net_src comp="116" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="118" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="965"><net_src comp="120" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="971"><net_src comp="122" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="98" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="985"><net_src comp="116" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="118" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="987"><net_src comp="120" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="993"><net_src comp="122" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="98" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="1007"><net_src comp="116" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="118" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1009"><net_src comp="120" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1015"><net_src comp="122" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="98" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1029"><net_src comp="116" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="118" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1031"><net_src comp="120" pin="0"/><net_sink comp="1023" pin=3"/></net>

<net id="1037"><net_src comp="122" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="98" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1045"><net_src comp="116" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="118" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1047"><net_src comp="120" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1051"><net_src comp="807" pin="6"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1055"><net_src comp="1048" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1056"><net_src comp="1048" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1057"><net_src comp="1048" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1058"><net_src comp="1048" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1059"><net_src comp="1048" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1060"><net_src comp="1048" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1061"><net_src comp="1048" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1062"><net_src comp="1048" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1063"><net_src comp="1048" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1064"><net_src comp="1048" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1065"><net_src comp="1048" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1066"><net_src comp="1048" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1067"><net_src comp="1048" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1068"><net_src comp="1048" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1069"><net_src comp="1048" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1070"><net_src comp="1048" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1071"><net_src comp="1048" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1072"><net_src comp="1048" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1073"><net_src comp="1048" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1074"><net_src comp="1048" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1075"><net_src comp="1048" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1076"><net_src comp="1048" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1077"><net_src comp="1048" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1078"><net_src comp="1048" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1079"><net_src comp="1048" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1085"><net_src comp="138" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="140" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1090"><net_src comp="791" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1080" pin="3"/><net_sink comp="1091" pin=1"/></net>

<net id="1103"><net_src comp="142" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1105"><net_src comp="144" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1106"><net_src comp="146" pin="0"/><net_sink comp="1097" pin=3"/></net>

<net id="1107"><net_src comp="1097" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="1108"><net_src comp="1097" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="1109"><net_src comp="1097" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="1110"><net_src comp="1097" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="1111"><net_src comp="1097" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="1112"><net_src comp="1097" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="1113"><net_src comp="1097" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="1114"><net_src comp="1097" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="1115"><net_src comp="1097" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="1116"><net_src comp="1097" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="1117"><net_src comp="1097" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="1118"><net_src comp="1097" pin="4"/><net_sink comp="645" pin=1"/></net>

<net id="1119"><net_src comp="1097" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="1120"><net_src comp="1097" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="1121"><net_src comp="1097" pin="4"/><net_sink comp="663" pin=1"/></net>

<net id="1122"><net_src comp="1097" pin="4"/><net_sink comp="669" pin=1"/></net>

<net id="1123"><net_src comp="1097" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="1124"><net_src comp="1097" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="1125"><net_src comp="1097" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="1126"><net_src comp="1097" pin="4"/><net_sink comp="693" pin=1"/></net>

<net id="1127"><net_src comp="1097" pin="4"/><net_sink comp="699" pin=1"/></net>

<net id="1128"><net_src comp="1097" pin="4"/><net_sink comp="705" pin=1"/></net>

<net id="1129"><net_src comp="1097" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="1130"><net_src comp="1097" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="1131"><net_src comp="1097" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="1132"><net_src comp="1097" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="1133"><net_src comp="1097" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="1134"><net_src comp="1097" pin="4"/><net_sink comp="741" pin=1"/></net>

<net id="1138"><net_src comp="821" pin="6"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="807" pin="6"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="134" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="202" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="821" pin="6"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="134" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="1145" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="821" pin="6"/><net_sink comp="1157" pin=2"/></net>

<net id="1170"><net_src comp="1145" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="124" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="1139" pin="2"/><net_sink comp="1165" pin=2"/></net>

<net id="1179"><net_src comp="856" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="859" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1186"><net_src comp="862" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="865" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="877" pin="3"/><net_sink comp="1181" pin=2"/></net>

<net id="1189"><net_src comp="1181" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="1195"><net_src comp="885" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="888" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="900" pin="3"/><net_sink comp="1190" pin=2"/></net>

<net id="1198"><net_src comp="1190" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="1204"><net_src comp="907" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="910" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1206"><net_src comp="922" pin="3"/><net_sink comp="1199" pin=2"/></net>

<net id="1207"><net_src comp="1199" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="1213"><net_src comp="929" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="932" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1215"><net_src comp="944" pin="3"/><net_sink comp="1208" pin=2"/></net>

<net id="1216"><net_src comp="1208" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="1222"><net_src comp="951" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="954" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="966" pin="3"/><net_sink comp="1217" pin=2"/></net>

<net id="1225"><net_src comp="1217" pin="3"/><net_sink comp="979" pin=1"/></net>

<net id="1231"><net_src comp="973" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="976" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="988" pin="3"/><net_sink comp="1226" pin=2"/></net>

<net id="1234"><net_src comp="1226" pin="3"/><net_sink comp="1001" pin=1"/></net>

<net id="1240"><net_src comp="995" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="998" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="1010" pin="3"/><net_sink comp="1235" pin=2"/></net>

<net id="1243"><net_src comp="1235" pin="3"/><net_sink comp="1023" pin=1"/></net>

<net id="1249"><net_src comp="1017" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="1020" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1251"><net_src comp="1032" pin="3"/><net_sink comp="1244" pin=2"/></net>

<net id="1252"><net_src comp="1244" pin="3"/><net_sink comp="1039" pin=1"/></net>

<net id="1256"><net_src comp="206" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1261"><net_src comp="212" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1266"><net_src comp="266" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1271"><net_src comp="218" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1276"><net_src comp="279" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1281"><net_src comp="224" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1286"><net_src comp="292" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1291"><net_src comp="230" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1296"><net_src comp="305" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1301"><net_src comp="236" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1306"><net_src comp="318" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1311"><net_src comp="242" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1316"><net_src comp="331" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1321"><net_src comp="248" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1326"><net_src comp="344" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1331"><net_src comp="254" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1336"><net_src comp="357" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1341"><net_src comp="260" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1346"><net_src comp="370" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1351"><net_src comp="844" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="1356"><net_src comp="850" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1360"><net_src comp="273" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1365"><net_src comp="286" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1370"><net_src comp="299" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1375"><net_src comp="312" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1380"><net_src comp="325" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1385"><net_src comp="338" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1390"><net_src comp="351" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1395"><net_src comp="364" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1400"><net_src comp="377" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1405"><net_src comp="856" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1410"><net_src comp="859" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1415"><net_src comp="1175" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1420"><net_src comp="862" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1425"><net_src comp="865" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1430"><net_src comp="885" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1435"><net_src comp="888" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1440"><net_src comp="891" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1445"><net_src comp="907" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1450"><net_src comp="910" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1455"><net_src comp="913" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1460"><net_src comp="929" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1465"><net_src comp="932" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1470"><net_src comp="935" pin="4"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1475"><net_src comp="951" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1480"><net_src comp="954" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1485"><net_src comp="957" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1490"><net_src comp="973" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1495"><net_src comp="976" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1500"><net_src comp="979" pin="4"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1505"><net_src comp="995" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1510"><net_src comp="998" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1515"><net_src comp="1001" pin="4"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1520"><net_src comp="1017" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1525"><net_src comp="1020" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1530"><net_src comp="1023" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1535"><net_src comp="1039" pin="4"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1543"><net_src comp="1157" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="1548"><net_src comp="1165" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="807" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_0_V | {}
	Port: kernel_1_V | {}
	Port: kernel_2_V | {}
	Port: kernel_3_V | {}
	Port: kernel_4_V | {}
	Port: kernel_5_V | {}
	Port: kernel_6_V | {}
	Port: kernel_7_V | {}
	Port: kernel_8_V | {}
	Port: out_image_0_V | {14 }
	Port: out_image_1_V | {14 }
	Port: out_image_2_V | {14 }
	Port: out_image_3_V | {14 }
	Port: out_image_4_V | {14 }
	Port: out_image_5_V | {14 }
	Port: out_image_6_V | {14 }
	Port: out_image_7_V | {14 }
	Port: out_image_8_V | {14 }
	Port: out_image_9_V | {14 }
	Port: out_image_10_V | {14 }
	Port: out_image_11_V | {14 }
	Port: out_image_12_V | {14 }
	Port: out_image_13_V | {14 }
	Port: out_image_14_V | {14 }
	Port: out_image_15_V | {14 }
	Port: out_image_16_V | {14 }
	Port: out_image_17_V | {14 }
	Port: out_image_18_V | {14 }
	Port: out_image_19_V | {14 }
	Port: out_image_20_V | {14 }
	Port: out_image_21_V | {14 }
	Port: out_image_22_V | {14 }
	Port: out_image_23_V | {14 }
	Port: out_image_24_V | {14 }
	Port: out_image_25_V | {14 }
	Port: out_image_26_V | {14 }
	Port: out_image_27_V | {14 }
 - Input state : 
	Port: conv2d_3x3_1chan_rev : in_image_0_0_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_0_1_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_0_2_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_1_0_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_1_1_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_1_2_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_2_0_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_2_1_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : in_image_2_2_V | {2 3 }
	Port: conv2d_3x3_1chan_rev : kernel_0_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_1_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_2_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_3_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_4_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_5_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_6_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_7_V | {2 }
	Port: conv2d_3x3_1chan_rev : kernel_8_V | {2 }
	Port: conv2d_3x3_1chan_rev : bias_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		in_image_0_0_V_add : 2
		in_image_0_0_V_loa : 3
		in_image_0_1_V_add : 2
		in_image_0_1_V_loa : 3
		in_image_0_2_V_add : 2
		in_image_0_2_V_loa : 3
		in_image_1_0_V_add : 2
		in_image_1_0_V_loa : 3
		in_image_1_1_V_add : 2
		in_image_1_1_V_loa : 3
		in_image_1_2_V_add : 2
		in_image_1_2_V_loa : 3
		in_image_2_0_V_add : 2
		in_image_2_0_V_loa : 3
		in_image_2_1_V_add : 2
		in_image_2_1_V_loa : 3
		in_image_2_2_V_add : 2
		in_image_2_2_V_loa : 3
		i_6 : 1
		tmp : 1
		StgValue_51 : 2
	State 3
		bias_V222_phi : 1
	State 4
		p_Val2_s : 1
	State 5
		p_Val2_14_1 : 1
	State 6
		tmp_84_1 : 1
		p_Val2_15_1 : 2
		p_Val2_14_2 : 1
		tmp_9 : 3
	State 7
		p_Val2_15_2 : 1
		p_Val2_14_3 : 1
		tmp_10 : 2
	State 8
		p_Val2_15_3 : 1
		p_Val2_14_4 : 1
		tmp_11 : 2
	State 9
		p_Val2_15_4 : 1
		p_Val2_14_5 : 1
		tmp_12 : 2
	State 10
		p_Val2_15_5 : 1
		p_Val2_14_6 : 1
		tmp_13 : 2
	State 11
		p_Val2_15_6 : 1
		p_Val2_14_7 : 1
		tmp_14 : 2
	State 12
		p_Val2_15_7 : 1
		p_Val2_14_8 : 1
		tmp_15 : 2
	State 13
		p_Val2_15_8 : 1
		tmp_16 : 2
	State 14
		tmp_88_8 : 1
		p_Val2_18_8 : 1
		tmp_94_8 : 2
		tmp_17 : 1
		out_image_0_V_addr : 2
		out_image_1_V_addr : 2
		out_image_2_V_addr : 2
		out_image_3_V_addr : 2
		out_image_4_V_addr : 2
		out_image_5_V_addr : 2
		out_image_6_V_addr : 2
		out_image_7_V_addr : 2
		out_image_8_V_addr : 2
		out_image_9_V_addr : 2
		out_image_10_V_addr : 2
		out_image_11_V_addr : 2
		out_image_12_V_addr : 2
		out_image_13_V_addr : 2
		out_image_14_V_addr : 2
		out_image_15_V_addr : 2
		out_image_16_V_addr : 2
		out_image_17_V_addr : 2
		out_image_18_V_addr : 2
		out_image_19_V_addr : 2
		out_image_20_V_addr : 2
		out_image_21_V_addr : 2
		out_image_22_V_addr : 2
		out_image_23_V_addr : 2
		out_image_24_V_addr : 2
		out_image_25_V_addr : 2
		out_image_26_V_addr : 2
		out_image_27_V_addr : 2
		StgValue_165 : 2
		StgValue_166 : 3
		StgValue_168 : 3
		StgValue_170 : 3
		StgValue_172 : 3
		StgValue_174 : 3
		StgValue_176 : 3
		StgValue_178 : 3
		StgValue_180 : 3
		StgValue_182 : 3
		StgValue_184 : 3
		StgValue_186 : 3
		StgValue_188 : 3
		StgValue_190 : 3
		StgValue_192 : 3
		StgValue_194 : 3
		StgValue_196 : 3
		StgValue_198 : 3
		StgValue_200 : 3
		StgValue_202 : 3
		StgValue_204 : 3
		StgValue_206 : 3
		StgValue_208 : 3
		StgValue_210 : 3
		StgValue_212 : 3
		StgValue_214 : 3
		StgValue_216 : 3
		StgValue_218 : 3
		StgValue_220 : 3
		y_5_8 : 1
		tmp_95_8 : 2
		x_5_8 : 1
		p_x_1_8 : 3
		p_8 : 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_6_fu_844         |    0    |    0    |    17   |
|    add   |     p_Val2_18_8_fu_1091     |    0    |    0    |    63   |
|          |        y_5_8_fu_1139        |    0    |    0    |    39   |
|          |        x_5_8_fu_1151        |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|  select  |       p_x_1_8_fu_1157       |    0    |    0    |    32   |
|          |         p_8_fu_1165         |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |          tmp_fu_850         |    0    |    0    |    13   |
|          |       tmp_95_8_fu_1145      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |         grp_fu_1181         |    1    |    0    |    0    |
|          |         grp_fu_1190         |    1    |    0    |    0    |
|          |         grp_fu_1199         |    1    |    0    |    0    |
|  muladd  |         grp_fu_1208         |    1    |    0    |    0    |
|          |         grp_fu_1217         |    1    |    0    |    0    |
|          |         grp_fu_1226         |    1    |    0    |    0    |
|          |         grp_fu_1235         |    1    |    0    |    0    |
|          |         grp_fu_1244         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         grp_fu_1175         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   bias_V_read_read_fu_206   |    0    |    0    |    0    |
|          | kernel_0_V_read_read_fu_212 |    0    |    0    |    0    |
|          | kernel_1_V_read_read_fu_218 |    0    |    0    |    0    |
|          | kernel_2_V_read_read_fu_224 |    0    |    0    |    0    |
|   read   | kernel_3_V_read_read_fu_230 |    0    |    0    |    0    |
|          | kernel_4_V_read_read_fu_236 |    0    |    0    |    0    |
|          | kernel_5_V_read_read_fu_242 |    0    |    0    |    0    |
|          | kernel_6_V_read_read_fu_248 |    0    |    0    |    0    |
|          | kernel_7_V_read_read_fu_254 |    0    |    0    |    0    |
|          | kernel_8_V_read_read_fu_260 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_s_fu_831        |    0    |    0    |    0    |
|          |       tmp_88_8_fu_1048      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      OP1_V_cast_fu_856      |    0    |    0    |    0    |
|          |      OP2_V_cast_fu_859      |    0    |    0    |    0    |
|          |        OP1_V_1_fu_862       |    0    |    0    |    0    |
|          |        OP2_V_1_fu_865       |    0    |    0    |    0    |
|          |        OP1_V_2_fu_885       |    0    |    0    |    0    |
|          |        OP2_V_2_fu_888       |    0    |    0    |    0    |
|          |        OP1_V_3_fu_907       |    0    |    0    |    0    |
|          |        OP2_V_3_fu_910       |    0    |    0    |    0    |
|          |        OP1_V_4_fu_929       |    0    |    0    |    0    |
|   sext   |        OP2_V_4_fu_932       |    0    |    0    |    0    |
|          |        OP1_V_5_fu_951       |    0    |    0    |    0    |
|          |        OP2_V_5_fu_954       |    0    |    0    |    0    |
|          |        OP1_V_6_fu_973       |    0    |    0    |    0    |
|          |        OP2_V_6_fu_976       |    0    |    0    |    0    |
|          |        OP1_V_7_fu_995       |    0    |    0    |    0    |
|          |        OP2_V_7_fu_998       |    0    |    0    |    0    |
|          |       OP1_V_8_fu_1017       |    0    |    0    |    0    |
|          |       OP2_V_8_fu_1020       |    0    |    0    |    0    |
|          |    tmp_92_8_cast_fu_1087    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_868        |    0    |    0    |    0    |
|          |         tmp_9_fu_891        |    0    |    0    |    0    |
|          |        tmp_10_fu_913        |    0    |    0    |    0    |
|          |        tmp_11_fu_935        |    0    |    0    |    0    |
|partselect|        tmp_12_fu_957        |    0    |    0    |    0    |
|          |        tmp_13_fu_979        |    0    |    0    |    0    |
|          |        tmp_14_fu_1001       |    0    |    0    |    0    |
|          |        tmp_15_fu_1023       |    0    |    0    |    0    |
|          |        tmp_16_fu_1039       |    0    |    0    |    0    |
|          |       tmp_94_8_fu_1097      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_84_1_fu_877       |    0    |    0    |    0    |
|          |       tmp_84_2_fu_900       |    0    |    0    |    0    |
|          |       tmp_84_3_fu_922       |    0    |    0    |    0    |
|          |       tmp_84_4_fu_944       |    0    |    0    |    0    |
|bitconcatenate|       tmp_84_5_fu_966       |    0    |    0    |    0    |
|          |       tmp_84_6_fu_988       |    0    |    0    |    0    |
|          |       tmp_84_7_fu_1010      |    0    |    0    |    0    |
|          |       tmp_84_8_fu_1032      |    0    |    0    |    0    |
|          |       tmp_91_8_fu_1080      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_17_fu_1135       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     StgValue_229_fu_1173    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    9    |    0    |   253   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      OP1_V_1_reg_1417     |   35   |
|      OP1_V_2_reg_1427     |   35   |
|      OP1_V_3_reg_1442     |   35   |
|      OP1_V_4_reg_1457     |   35   |
|      OP1_V_5_reg_1472     |   35   |
|      OP1_V_6_reg_1487     |   35   |
|      OP1_V_7_reg_1502     |   35   |
|      OP1_V_8_reg_1517     |   35   |
|    OP1_V_cast_reg_1402    |   35   |
|      OP2_V_1_reg_1422     |   35   |
|      OP2_V_2_reg_1432     |   35   |
|      OP2_V_3_reg_1447     |   35   |
|      OP2_V_4_reg_1462     |   35   |
|      OP2_V_5_reg_1477     |   35   |
|      OP2_V_6_reg_1492     |   35   |
|      OP2_V_7_reg_1507     |   35   |
|      OP2_V_8_reg_1522     |   35   |
|    OP2_V_cast_reg_1407    |   35   |
|   bias_V222_phi_reg_791   |   48   |
|  bias_V222_rewind_reg_777 |   48   |
|    bias_V_read_reg_1253   |   48   |
|      do_init_reg_747      |    1   |
|        i_6_reg_1348       |   10   |
|         i_reg_763         |   10   |
|in_image_0_0_V_add_reg_1263|   10   |
|in_image_0_0_V_loa_reg_1357|   18   |
|in_image_0_1_V_add_reg_1273|   10   |
|in_image_0_1_V_loa_reg_1362|   18   |
|in_image_0_2_V_add_reg_1283|   10   |
|in_image_0_2_V_loa_reg_1367|   18   |
|in_image_1_0_V_add_reg_1293|   10   |
|in_image_1_0_V_loa_reg_1372|   18   |
|in_image_1_1_V_add_reg_1303|   10   |
|in_image_1_1_V_loa_reg_1377|   18   |
|in_image_1_2_V_add_reg_1313|   10   |
|in_image_1_2_V_loa_reg_1382|   18   |
|in_image_2_0_V_add_reg_1323|   10   |
|in_image_2_0_V_loa_reg_1387|   18   |
|in_image_2_1_V_add_reg_1333|   10   |
|in_image_2_1_V_loa_reg_1392|   18   |
|in_image_2_2_V_add_reg_1343|   10   |
|in_image_2_2_V_loa_reg_1397|   18   |
|  kernel_0_V_read_reg_1258 |   18   |
|  kernel_1_V_read_reg_1268 |   18   |
|  kernel_2_V_read_reg_1278 |   18   |
|  kernel_3_V_read_reg_1288 |   18   |
|  kernel_4_V_read_reg_1298 |   18   |
|  kernel_5_V_read_reg_1308 |   18   |
|  kernel_6_V_read_reg_1318 |   18   |
|  kernel_7_V_read_reg_1328 |   18   |
|  kernel_8_V_read_reg_1338 |   18   |
|        p_8_reg_1545       |   32   |
|     p_Val2_s_reg_1412     |   35   |
|      p_x_1_8_reg_1540     |   32   |
|      tmp_10_reg_1452      |   25   |
|      tmp_11_reg_1467      |   25   |
|      tmp_12_reg_1482      |   25   |
|      tmp_13_reg_1497      |   25   |
|      tmp_14_reg_1512      |   25   |
|      tmp_15_reg_1527      |   25   |
|      tmp_16_reg_1532      |   25   |
|       tmp_9_reg_1437      |   25   |
|        tmp_reg_1353       |    1   |
|         x_reg_817         |   32   |
|         y_reg_803         |   32   |
+---------------------------+--------+
|           Total           |  1573  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_273 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_312 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_325 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_338 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_351 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_364 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_377 |  p0  |   2  |  10  |   20   ||    9    |
|  do_init_reg_747  |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_1175    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1175    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1181    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1181    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1190    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1190    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1199    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1199    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1208    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1208    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1217    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1217    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1226    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1226    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1235    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1235    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1244    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1244    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   830  ||  24.416 ||   252   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   253  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   252  |
|  Register |    -   |    -   |  1573  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   24   |  1573  |   505  |
+-----------+--------+--------+--------+--------+
