Initial commit: Add Verilog RTL and testbench files
