<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *          Ali Saidi</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2isa_8hh.html">arch/arm/isa.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2interrupts_8hh.html">arch/arm/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2pmu_8hh.html">arch/arm/pmu.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tlbi__op_8hh.html">arch/arm/tlbi_op.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2checker_2cpu_8hh.html">cpu/checker/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;debug/Arm.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;debug/MiscRegs.hh&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic__timer_8hh.html">dev/arm/generic_timer.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3_8hh.html">dev/arm/gic_v3.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gic__v3__cpu__interface_8hh.html">dev/arm/gic_v3_cpu_interface.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;params/ArmISA.hh&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stat__control_8hh.html">sim/stat_control.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">   64</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">ISA::ISA</a>(<a class="code" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    : <a class="code" href="classSimObject.html">SimObject</a>(p),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      <a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>(NULL),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      _decoderFlavour(p-&gt;decoderFlavour),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      _vecRegRenameMode(Enums::Full),</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      pmu(p-&gt;pmu),</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      haveGICv3CPUInterface(false),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      impdefAsNop(p-&gt;impdef_nop),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      afterStartup(false)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">MISCREG_SCTLR_RST</a>] = 0;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// Hook up a dummy device if we haven&#39;t been configured with a</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// real PMU. By using a dummy device, we don&#39;t need to check that</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// the PMU exist every time we try to access a PMU register.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a>)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a> = &amp;<a class="code" href="classArmISA_1_1ISA.html#a82cbfef5d12b06fa0fc183f672af6de9">dummyDevice</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// Give all ISA devices a pointer to this ISA</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a>-&gt;<a class="code" href="classArmISA_1_1BaseISADevice.html#a5022cf8a22204aa7f78083d045ac9eb2">setISA</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmSystem.html">ArmSystem</a> *<span class="keyword">&gt;</span>(p-&gt;system);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// Cache system-level properties</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#af1676c1f135ff2ceb5f87bf262eeb195">highestELIs64</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#abe57440922a53b20273e526a0568be50">highestELIs64</a>();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">haveSecurity</a>();</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a8abff4839654cfbb8f11a5efe3fc72cf">haveLPAE</a>();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a7ca80f56017f1438dd0db1d02fb30564">haveCrypto</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#abd7a79fd66f281921c83dacc170b9f3c">haveCrypto</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">haveVirtualization</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a85217ebe0804bbea45ee56000772a197">haveLargeAsid64</a>();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a48dd1a314379230cdd34e8b3de25ca29">physAddrRange</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a1f826fbe6e241c530bb128115ce4aab5">physAddrRange</a>();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#af550165f5d80cd20377b23a52237b25b">haveSVE</a>();</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#aa4ffdf69023ea27ba4d6f2657d9e2d09">havePAN</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a0db76a93463f26398960a0e3fdc8398e">havePAN</a>();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a9699ec5cfb5a555f0dc1491513188a9b">sveVL</a>();</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a18fee62bcdabd1eb8c1419e87dbb28ed">haveLSE</a> = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a7ff4f8e0222a8b9abb00244ee42f2fc9">haveLSE</a>();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#af1676c1f135ff2ceb5f87bf262eeb195">highestELIs64</a> = <span class="keyword">true</span>; <span class="comment">// ArmSystem::highestELIs64 does the same</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> = <a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a> = <a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a7ca80f56017f1438dd0db1d02fb30564">haveCrypto</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a48dd1a314379230cdd34e8b3de25ca29">physAddrRange</a> = 32;  <span class="comment">// dummy value</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#aa4ffdf69023ea27ba4d6f2657d9e2d09">havePAN</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> = p-&gt;sve_vl_se;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a18fee62bcdabd1eb8c1419e87dbb28ed">haveLSE</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// Initial rename mode depends on highestEL</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">const_cast&lt;</span>Enums::VecRegRenameMode&amp;<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1ISA.html#a00df3b6554b903a7fc854b239da94594">_vecRegRenameMode</a>) =</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#af1676c1f135ff2ceb5f87bf262eeb195">highestELIs64</a> ? Enums::Full : Enums::Elem;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a0c4dc1f65cef50e0b7e516d72df68fc2">initializeMiscRegMetadata</a>();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="namespaceArmISA.html#abf802f16fbf0845b6ec7f191189b8fff">preUnflattenMiscReg</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">clear</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<a class="code" href="classstd_1_1vector.html">std::vector&lt;struct ISA::MiscRegLUTEntry&gt;</a> <a class="code" href="classArmISA_1_1ISA.html#a071132334391eac07bbdaffe4b7f46c3">ISA::lookUpMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">const</span> ArmISAParams *</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#ae61b98578e7f9f64b8af53e17c23fa22">  125</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#ae61b98578e7f9f64b8af53e17c23fa22">ISA::params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">  131</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">ISA::clear</a>()</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keyword">const</span> <a class="code" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>(<a class="code" href="classArmISA_1_1ISA.html#ae61b98578e7f9f64b8af53e17c23fa22">params</a>());</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    SCTLR sctlr_rst = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">MISCREG_SCTLR_RST</a>];</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    memset(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#aaaddde76c0ac0ba5103a4aa6229a289e">initID32</a>(p);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">// We always initialize AArch64 ID registers even</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// if we are in AArch32. This is done since if we</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// are in SE mode we don&#39;t know if our ArmProcess is</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// AArch32 or AArch64</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#aaa5a044e27938bd7669e42dda6ead039">initID64</a>(p);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">// Start with an event in the mailbox</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>] = 1;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// Separate Instruction and Data TLBs</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>] = 1;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    MVFR0 mvfr0 = 0;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    mvfr0.advSimdRegisters = 2;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    mvfr0.singlePrecision = 2;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    mvfr0.doublePrecision = 2;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    mvfr0.vfpExceptionTrapping = 0;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    mvfr0.divide = 1;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    mvfr0.squareRoot = 1;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    mvfr0.shortVectors = 1;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    mvfr0.roundingModes = 1;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>] = mvfr0;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    MVFR1 mvfr1 = 0;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    mvfr1.flushToZero = 1;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    mvfr1.defaultNaN = 1;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    mvfr1.advSimdLoadStore = 1;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    mvfr1.advSimdInteger = 1;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    mvfr1.advSimdSinglePrecision = 1;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    mvfr1.advSimdHalfPrecision = 1;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    mvfr1.vfpHalfPrecision = 1;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>] = mvfr1;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// Reset values of PRRR and NMRR are implementation dependent</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// @todo: PRRR and NMRR in secure state?</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2">MISCREG_PRRR_NS</a>] =</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        (1 &lt;&lt; 19) | <span class="comment">// 19</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        (0 &lt;&lt; 18) | <span class="comment">// 18</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        (0 &lt;&lt; 17) | <span class="comment">// 17</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        (1 &lt;&lt; 16) | <span class="comment">// 16</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        (2 &lt;&lt; 14) | <span class="comment">// 15:14</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        (0 &lt;&lt; 12) | <span class="comment">// 13:12</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        (2 &lt;&lt; 10) | <span class="comment">// 11:10</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        (2 &lt;&lt; 8)  | <span class="comment">// 9:8</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        (2 &lt;&lt; 6)  | <span class="comment">// 7:6</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        (2 &lt;&lt; 4)  | <span class="comment">// 5:4</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        (1 &lt;&lt; 2)  | <span class="comment">// 3:2</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        0;          <span class="comment">// 1:0</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a">MISCREG_NMRR_NS</a>] =</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        (1 &lt;&lt; 30) | <span class="comment">// 31:30</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        (0 &lt;&lt; 26) | <span class="comment">// 27:26</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        (0 &lt;&lt; 24) | <span class="comment">// 25:24</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        (3 &lt;&lt; 22) | <span class="comment">// 23:22</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        (2 &lt;&lt; 20) | <span class="comment">// 21:20</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        (0 &lt;&lt; 18) | <span class="comment">// 19:18</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        (0 &lt;&lt; 16) | <span class="comment">// 17:16</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        (1 &lt;&lt; 14) | <span class="comment">// 15:14</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        (0 &lt;&lt; 12) | <span class="comment">// 13:12</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        (2 &lt;&lt; 10) | <span class="comment">// 11:10</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        (0 &lt;&lt; 8)  | <span class="comment">// 9:8</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        (3 &lt;&lt; 6)  | <span class="comment">// 7:6</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        (2 &lt;&lt; 4)  | <span class="comment">// 5:4</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        (0 &lt;&lt; 2)  | <span class="comment">// 3:2</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        0;          <span class="comment">// 1:0</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#abe57440922a53b20273e526a0568be50">highestELIs64</a>()) {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="comment">// Initialize AArch64 state</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a0e59e38fefa62795f88557c8c7c4e4d2">clear64</a>(p);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// Initialize AArch32 state...</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#aef275cfe4d30ee3882e535e4b83fe6a7">clear32</a>(p, sctlr_rst);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#aef275cfe4d30ee3882e535e4b83fe6a7">  218</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#aef275cfe4d30ee3882e535e4b83fe6a7">ISA::clear32</a>(<span class="keyword">const</span> ArmISAParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>, <span class="keyword">const</span> SCTLR &amp;sctlr_rst)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    CPSR cpsr = 0;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    cpsr.mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">MISCREG_MVBAR</a>] = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a3a993b208c487a8bde966248273ce38e">resetAddr</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>] = cpsr;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a>(cpsr);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    SCTLR sctlr = 0;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    sctlr.te = (bool) sctlr_rst.te;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    sctlr.nmfi = (<span class="keywordtype">bool</span>) sctlr_rst.nmfi;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    sctlr.v = (bool) sctlr_rst.v;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    sctlr.u = 1;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    sctlr.xp = 1;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    sctlr.rao2 = 1;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    sctlr.rao3 = 1;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    sctlr.rao4 = 0xf;  <span class="comment">// SCTLR[6:3]</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    sctlr.uci = 1;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    sctlr.dze = 1;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9">MISCREG_SCTLR_NS</a>] = sctlr;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">MISCREG_SCTLR_RST</a>] = sctlr_rst;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>] = 0;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>] = 0;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>] = p-&gt;fpsid;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    if (<a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a>) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        TTBCR ttbcr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">MISCREG_TTBCR_NS</a>];</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        ttbcr.eae = 0;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">MISCREG_TTBCR_NS</a>] = ttbcr;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="comment">// Enforce consistency with system-level settings</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>] = (<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>] &amp; ~0xf) | 0x5;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f">MISCREG_SCTLR_S</a>] = sctlr;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>] = 0;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634">MISCREG_VBAR_S</a>] = 0;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="comment">// we&#39;re always non-secure</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>] = 1;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">//XXX We need to initialize the rest of the state.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a0e59e38fefa62795f88557c8c7c4e4d2">  270</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a0e59e38fefa62795f88557c8c7c4e4d2">ISA::clear64</a>(<span class="keyword">const</span> ArmISAParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    CPSR cpsr = 0;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> rvbar = <a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a3a993b208c487a8bde966248273ce38e">resetAddr</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a98a3b8cdc45d018850e306be1f33459b">highestEL</a>()) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="comment">// Set initial EL to highest implemented EL using associated stack</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="comment">// pointer (SP_ELx); set RVBAR_ELx to implementation defined reset</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="comment">// value</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        cpsr.mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">MODE_EL3H</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2">MISCREG_RVBAR_EL3</a>] = rvbar;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        cpsr.mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">MODE_EL2H</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f">MISCREG_RVBAR_EL2</a>] = rvbar;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        cpsr.mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0">MODE_EL1H</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668">MISCREG_RVBAR_EL1</a>] = rvbar;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid highest implemented exception level&quot;</span>);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// Initialize rest of CPSR</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    cpsr.daif = 0xf;  <span class="comment">// Mask all interrupts</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    cpsr.ss = 0;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    cpsr.il = 0;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>] = cpsr;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a>(cpsr);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">// Initialize other control registers</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">MISCREG_MPIDR_EL1</a>] = 0x80000000;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>] = 0x30c50830;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>]   = 0x00000030;  <span class="comment">// RES1 fields</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a>) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="comment">// also  MISCREG_SCTLR_EL2 (by mapping)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">MISCREG_HSCTLR</a>] = 0x30c50830;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <span class="comment">// also  MISCREG_SCTLR_EL1 (by mapping)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9">MISCREG_SCTLR_NS</a>] = 0x30d00800 | 0x00050030; <span class="comment">// RES1 | init</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <span class="comment">// Always non-secure</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>] = 1;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#aaaddde76c0ac0ba5103a4aa6229a289e">  319</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#aaaddde76c0ac0ba5103a4aa6229a289e">ISA::initID32</a>(<span class="keyword">const</span> ArmISAParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// Initialize configurable default values</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">MISCREG_MIDR</a>] = p-&gt;midr;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20">MISCREG_MIDR_EL1</a>] = p-&gt;midr;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a">MISCREG_VPIDR</a>] = p-&gt;midr;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">MISCREG_ID_ISAR0</a>] = p-&gt;id_isar0;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">MISCREG_ID_ISAR1</a>] = p-&gt;id_isar1;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">MISCREG_ID_ISAR2</a>] = p-&gt;id_isar2;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">MISCREG_ID_ISAR3</a>] = p-&gt;id_isar3;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">MISCREG_ID_ISAR4</a>] = p-&gt;id_isar4;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>] = p-&gt;id_isar5;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>] = p-&gt;id_mmfr0;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">MISCREG_ID_MMFR1</a>] = p-&gt;id_mmfr1;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">MISCREG_ID_MMFR2</a>] = p-&gt;id_mmfr2;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">MISCREG_ID_MMFR3</a>] = p-&gt;id_mmfr3;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>], 19, 4,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a7ca80f56017f1438dd0db1d02fb30564">haveCrypto</a> ? 0x1112 : 0x0);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;}</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#aaa5a044e27938bd7669e42dda6ead039">  344</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#aaa5a044e27938bd7669e42dda6ead039">ISA::initID64</a>(<span class="keyword">const</span> ArmISAParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">// Initialize configurable id registers</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23">MISCREG_ID_AA64AFR0_EL1</a>] = p-&gt;id_aa64afr0_el1;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2">MISCREG_ID_AA64AFR1_EL1</a>] = p-&gt;id_aa64afr1_el1;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869">MISCREG_ID_AA64DFR0_EL1</a>] =</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        (p-&gt;id_aa64dfr0_el1 &amp; 0xfffffffffffff0ff<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>) |</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        (p-&gt;pmu ?             0x0000000000000100ULL : 0); <span class="comment">// Enable PMUv3</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082">MISCREG_ID_AA64DFR1_EL1</a>] = p-&gt;id_aa64dfr1_el1;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>] = p-&gt;id_aa64isar0_el1;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e">MISCREG_ID_AA64ISAR1_EL1</a>] = p-&gt;id_aa64isar1_el1;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>] = p-&gt;id_aa64mmfr0_el1;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>] = p-&gt;id_aa64mmfr1_el1;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca08a88770dc04ee0baf983ebe108c6b00">MISCREG_ID_AA64MMFR2_EL1</a>] = p-&gt;id_aa64mmfr2_el1;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b">MISCREG_ID_DFR0_EL1</a>] =</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        (p-&gt;pmu ? 0x03000000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> : 0); <span class="comment">// Enable PMUv3</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">MISCREG_ID_DFR0</a>] = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b">MISCREG_ID_DFR0_EL1</a>];</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// SVE</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10add1eea11070acf085669e6261f43f">MISCREG_ID_AA64ZFR0_EL1</a>] = 0;  <span class="comment">// SVEver 0</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c">MISCREG_ZCR_EL3</a>] = <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> - 1;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a>) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a">MISCREG_ZCR_EL2</a>] = <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> - 1;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6">MISCREG_ZCR_EL1</a>] = <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> - 1;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    }</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">// Enforce consistency with system-level settings...</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">// EL3</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>], 15, 12,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> ? 0x2 : 0x0);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">// EL2</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[MISCREG_ID_AA64PFR0_EL1], 11, 8,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a> ? 0x2 : 0x0);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// SVE</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[MISCREG_ID_AA64PFR0_EL1], 35, 32,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a> ? 0x1 : 0x0);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">// Large ASID support</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>], 7, 4,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> ? 0x2 : 0x0);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// Physical address size</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[MISCREG_ID_AA64MMFR0_EL1], 3, 0,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <a class="code" href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">encodePhysAddrRange64</a>(<a class="code" href="classArmISA_1_1ISA.html#a48dd1a314379230cdd34e8b3de25ca29">physAddrRange</a>));</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">// Crypto</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>], 19, 4,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a7ca80f56017f1438dd0db1d02fb30564">haveCrypto</a> ? 0x1112 : 0x0);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="comment">// LSE</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[MISCREG_ID_AA64ISAR0_EL1], 23, 20,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a18fee62bcdabd1eb8c1419e87dbb28ed">haveLSE</a> ? 0x2 : 0x0);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">// PAN</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>] = <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>], 23, 20,</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#aa4ffdf69023ea27ba4d6f2657d9e2d09">havePAN</a> ? 0x1 : 0x0);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#afdaebe1ffe95d7f5ce9f64af69138b6a">  412</a></span>&#160;<a class="code" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">ISA::startup</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a>-&gt;<a class="code" href="classArmISA_1_1BaseISADevice.html#abb7097ff522eb9e804f252020139046c">setThreadContext</a>(tc);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="classGicv3.html">Gicv3</a> *gicv3 = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classGicv3.html">Gicv3</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#ae630745bac5470b4296567079732fda9">getGIC</a>());</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keywordflow">if</span> (gicv3) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#a8d8f42e0ecce062f435ba68a30cadee4">haveGICv3CPUInterface</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">gicv3CpuInterface</a>.reset(gicv3-&gt;<a class="code" href="classGicv3.html#a367a1907be70771138d982aab8a8f2b3">getCPUInterface</a>(tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>()));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">gicv3CpuInterface</a>-&gt;setISA(<span class="keyword">this</span>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">gicv3CpuInterface</a>-&gt;setThreadContext(tc);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#ab43365bfb443466981a5b5a6c691fe67">afterStartup</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">  431</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    assert(misc_reg &lt; <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = <a class="code" href="classArmISA_1_1ISA.html#a071132334391eac07bbdaffe4b7f46c3">lookUpMiscReg</a>[misc_reg]; <span class="comment">// bit masks</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;map = <a class="code" href="classArmISA_1_1ISA.html#a06281904ec8ff328c1587e513be2e25c">getMiscIndices</a>(misc_reg);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordtype">int</span> lower = map.first, upper = map.second;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="comment">// NB!: apply architectural masks according to desired register,</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">// despite possibly getting value from different (mapped) register.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> = !upper ? <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[lower] : ((<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[lower] &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(32))</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                          |(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[upper] &lt;&lt; 32));</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> &amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.res0()) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Reading MiscReg %s with set res0 bits: %#x\n&quot;</span>,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> &amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.res0());</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> &amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.res1()) != <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.res1()) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Reading MiscReg %s with clear res1 bits: %#x\n&quot;</span>,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], (<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> &amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.res1()) ^ <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.res1());</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> &amp; ~<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.raz()) | <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.rao(); <span class="comment">// enforce raz/rao</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">  455</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">ISA::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;{</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    CPSR cpsr = 0;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = 0;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    SCR scr = 0;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">if</span> (misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[misc_reg];</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        pc = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        cpsr.j = pc.jazelle() ? 1 : 0;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        cpsr.t = pc.thumb() ? 1 : 0;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="keywordflow">return</span> cpsr;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a>[misc_reg][<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">MISCREG_IMPLEMENTED</a>]) {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a>[misc_reg][<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">MISCREG_WARN_NOT_FAIL</a>])</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unimplemented system register %s read.\n&quot;</span>,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                 <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unimplemented system register %s read.\n&quot;</span>,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                  <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(misc_reg)) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>:</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7e2b1066807b219a7db0bdade16ace4">MISCREG_HCR2</a>:</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a>)</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;            <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;            CPACR cpacrMask = 0;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;            <span class="comment">// Only cp10, cp11, and ase are implemented, nothing else should</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;            <span class="comment">// be readable? (straight copy from the write code)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;            cpacrMask.cp10 = ones;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            cpacrMask.cp11 = ones;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;            cpacrMask.asedis = ones;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;            <span class="comment">// Security Extensions may limit the readability of CPACR</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                cpsr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                <span class="keywordflow">if</span> (scr.ns &amp;&amp; (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>) &amp;&amp; <a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                    NSACR nsacr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">MISCREG_NSACR</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                    <span class="comment">// NB: Skipping the full loop, here</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                    <span class="keywordflow">if</span> (!nsacr.cp10) cpacrMask.cp10 = 0;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                    <span class="keywordflow">if</span> (!nsacr.cp11) cpacrMask.cp11 = 0;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;            }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;            val &amp;= cpacrMask;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Reading misc reg %s: %#x\n&quot;</span>,</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                    <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], val);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">MISCREG_MPIDR</a>:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">MISCREG_MPIDR_EL1</a>:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">readMPIDR</a>(<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>, tc);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7">MISCREG_VMPIDR</a>:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697">MISCREG_VMPIDR_EL2</a>:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <span class="comment">// top bit defined as RES1</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg) | 0x80000000;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3">MISCREG_ID_AFR0</a>: <span class="comment">// not implemented, so alias MIDR</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3">MISCREG_REVIDR</a>:  <span class="comment">// not implemented, so alias MIDR</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">MISCREG_MIDR</a>:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        cpsr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        scr  = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <span class="keywordflow">if</span> ((cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) || <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr)) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a">MISCREG_VPIDR</a>);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        }</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e">MISCREG_JOSCR</a>: <span class="comment">// Jazelle trivial implementation, RAZ/WI</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523">MISCREG_JMCR</a>:  <span class="comment">// Jazelle trivial implementation, RAZ/WI</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d">MISCREG_JIDR</a>:  <span class="comment">// Jazelle trivial implementation, RAZ/WI</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2">MISCREG_AIDR</a>:  <span class="comment">// AUX ID set to 0</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399">MISCREG_TCMTR</a>: <span class="comment">// No TCM&#39;s</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">MISCREG_CLIDR</a>:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;The clidr register always reports 0 caches.\n&quot;</span>);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;clidr LoUIS field of 0b001 to match current &quot;</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                  <span class="stringliteral">&quot;ARM implementations.\n&quot;</span>);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        <span class="keywordflow">return</span> 0x00200000;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">MISCREG_CCSIDR</a>:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;The ccsidr register isn&#39;t implemented and &quot;</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                <span class="stringliteral">&quot;always reads as 0.\n&quot;</span>);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">MISCREG_CTR</a>:                 <span class="comment">// AArch32, ARMv7, top bit set</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736">MISCREG_CTR_EL0</a>:             <span class="comment">// AArch64</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;            <span class="comment">//all caches have the same line size in gem5</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;            <span class="comment">//4 byte words in ARM</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;            <span class="keywordtype">unsigned</span> lineSizeWords =</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>()-&gt;<a class="code" href="classSystem.html#ac776a0fa26c55e2a343c716ded536e7d">cacheLineSize</a>() / 4;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;            <span class="keywordtype">unsigned</span> log2LineSizeWords = 0;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;            <span class="keywordflow">while</span> (lineSizeWords &gt;&gt;= 1) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                ++log2LineSizeWords;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;            }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;            CTR ctr = 0;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;            <span class="comment">//log2 of minimun i-cache line size (words)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;            ctr.iCacheLineSize = log2LineSizeWords;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;            <span class="comment">//b11 - gem5 uses pipt</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            ctr.l1IndexPolicy = 0x3;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;            <span class="comment">//log2 of minimum d-cache line size (words)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;            ctr.dCacheLineSize = log2LineSizeWords;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;            <span class="comment">//log2 of max reservation size (words)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;            ctr.erg = log2LineSizeWords;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;            <span class="comment">//log2 of max writeback size (words)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;            ctr.cwg = log2LineSizeWords;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            <span class="comment">//b100 - gem5 format is ARMv7</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;            ctr.format = 0x4;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            <span class="keywordflow">return</span> ctr;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>:</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for miscreg ACTLR\n&quot;</span>);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">MISCREG_PMXEVTYPER_PMCCFILTR</a>:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">MISCREG_PMINTENSET_EL1</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">MISCREG_PMOVSSET_EL0</a>:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6">MISCREG_PMEVTYPER5_EL0</a>:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">MISCREG_PMOVSSET</a>:</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a>-&gt;<a class="code" href="classArmISA_1_1BaseISADevice.html#adf10092a9c72056a720e50fa6698ac42">readMiscReg</a>(misc_reg);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">MISCREG_CPSR_Q</a>:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;shouldn&#39;t be reading this register seperately\n&quot;</span>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">MISCREG_FPSCR_QC</a>:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp; ~<a class="code" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">FpscrQcMask</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">MISCREG_FPSCR_EXC</a>:</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp; ~<a class="code" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">FpscrExcMask</a>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>:</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;            <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;            FPSCR fpscrMask = 0;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;            fpscrMask.ioc = ones;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;            fpscrMask.dzc = ones;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            fpscrMask.ofc = ones;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;            fpscrMask.ufc = ones;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;            fpscrMask.ixc = ones;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            fpscrMask.idc = ones;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            fpscrMask.qc = ones;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            fpscrMask.v = ones;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            fpscrMask.c = ones;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            fpscrMask.z = ones;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            fpscrMask.n = ones;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp; (uint32_t)fpscrMask;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">MISCREG_FPCR</a>:</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            FPSCR fpscrMask  = 0;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;            fpscrMask.len    = ones;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;            fpscrMask.fz16   = ones;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;            fpscrMask.stride = ones;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;            fpscrMask.rMode  = ones;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;            fpscrMask.fz     = ones;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;            fpscrMask.dn     = ones;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;            fpscrMask.ahp    = ones;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp; (uint32_t)fpscrMask;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        }</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2">MISCREG_NZCV</a>:</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            CPSR cpsr = 0;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;            cpsr.nz   = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            cpsr.c    = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            cpsr.v    = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;            <span class="keywordflow">return</span> cpsr;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a">MISCREG_DAIF</a>:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            CPSR cpsr = 0;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;            cpsr.daif = (uint8_t) ((CPSR) <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>]).<a class="code" href="namespaceArmISA.html#ab94f7a6415286a6dcb0c58e3fe4f191e">daif</a>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            <span class="keywordflow">return</span> cpsr;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        }</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba">MISCREG_SP_EL0</a>:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">INTREG_SP0</a>);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        }</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3">MISCREG_SP_EL1</a>:</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">INTREG_SP1</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e">MISCREG_SP_EL2</a>:</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243">INTREG_SP2</a>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        }</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e">MISCREG_SPSEL</a>:</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>] &amp; 0x1;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980">MISCREG_CURRENTEL</a>:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>] &amp; 0xc;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4029e1a55025db20b9c730f5a84c0434">MISCREG_PAN</a>:</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>] &amp; 0x400000;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">MISCREG_L2CTLR</a>:</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;            <span class="comment">// mostly unimplemented, just set NumCPUs field from sim and return</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;            L2CTLR l2ctlr = 0;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            <span class="comment">// b00:1CPU to b11:4CPUs</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;            l2ctlr.numCPUs = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>()-&gt;<a class="code" href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">numContexts</a>() - 1;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            <span class="keywordflow">return</span> l2ctlr;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f">MISCREG_DBGDIDR</a>:</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        <span class="comment">/* For now just implement the version number.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">         * ARMv7, v7.1 Debug architecture (0b0101 --&gt; 0x5)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <span class="keywordflow">return</span> 0x5 &lt;&lt; 16;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80">MISCREG_DBGDSCRint</a>:</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5">MISCREG_ISR</a>:</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1Interrupts.html">ArmISA::Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>()));</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>-&gt;getISR(</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>),</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>),</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>));</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80">MISCREG_ISR_EL1</a>:</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1Interrupts.html">ArmISA::Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>()));</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>-&gt;getISR(</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>),</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>),</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>));</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51">MISCREG_DCZID_EL0</a>:</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <span class="keywordflow">return</span> 0x04;  <span class="comment">// DC ZVA clear 64-byte chunks</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>:</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;            <span class="comment">// The trap bit associated with CP14 is defined as RAZ</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            val &amp;= ~(1 &lt;&lt; 14);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            <span class="comment">// If a CP bit in NSACR is 0 then the corresponding bit in</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;            <span class="comment">// HCPTR is RAO/WI</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            <span class="keywordtype">bool</span> secure_lookup = <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>),</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                              <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;            <span class="keywordflow">if</span> (!secure_lookup) {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a> = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">MISCREG_NSACR</a>);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                val |= (mask ^ 0x7FFF) &amp; 0xBFFF;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;            }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            <span class="comment">// Set the bits for unimplemented coprocessors to RAO/WI</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;            val |= 0x33FF;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;            <span class="keywordflow">return</span> (val);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a">MISCREG_HDFAR</a>: <span class="comment">// alias for secure DFAR</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499">MISCREG_DFAR_S</a>);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013">MISCREG_HIFAR</a>: <span class="comment">// alias for secure IFAR</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259">MISCREG_IFAR_S</a>);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">MISCREG_ID_PFR0</a>:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <span class="comment">// !ThumbEE | !Jazelle | Thumb | ARM</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">return</span> 0x00000031;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">MISCREG_ID_PFR1</a>:</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        {   <span class="comment">// Timer | Virti | !M Profile | TrustZone | ARMv4</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;            <span class="keywordtype">bool</span> haveTimer = (<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a61f8f1ecea0030d7fc6ad4f71cc1d448">getGenericTimer</a>() != NULL);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;            <span class="keywordflow">return</span> 0x00000001</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                 | (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>       ? 0x00000010 : 0x0)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                 | (<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a> ? 0x00001000 : 0x0)</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                 | (haveTimer          ? 0x00010000 : 0x0);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>:</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        <span class="keywordflow">return</span> 0x0000000000000002 | <span class="comment">// AArch{64,32} supported at EL0</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;               0x0000000000000020                               | <span class="comment">// EL1</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;               (<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a>    ? 0x0000000000000200 : 0) | <span class="comment">// EL2</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;               (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>          ? 0x0000000000002000 : 0) | <span class="comment">// EL3</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;               (<a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a>               ? 0x0000000100000000 : 0) | <span class="comment">// SVE</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;               (<a class="code" href="classArmISA_1_1ISA.html#a8d8f42e0ecce062f435ba68a30cadee4">haveGICv3CPUInterface</a> ? 0x0000000001000000 : 0);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2">MISCREG_ID_AA64PFR1_EL1</a>:</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <span class="keywordflow">return</span> 0; <span class="comment">// bits [63:0] RES0 (reserved for future use)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;      <span class="comment">// Generic Timer registers</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76d9d720433376d206bb1120aacb8531">MISCREG_CNTHV_CTL_EL2</a>:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ffc625a2db68ac8160010128f0332">MISCREG_CNTHV_CVAL_EL2</a>:</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada6a9a6934f00225e81b761f62b8a122">MISCREG_CNTHV_TVAL_EL2</a>:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460">MISCREG_CNTFRQ</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db">MISCREG_CNTHP_CTL</a>:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882">MISCREG_CNTPCT</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69">MISCREG_CNTHP_CVAL</a>:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">MISCREG_CNTKCTL_EL1</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">MISCREG_CNTV_CVAL_EL0</a>:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983">MISCREG_CNTVOFF_EL2</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c">MISCREG_CNTPS_CVAL_EL1</a>:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a7b614bd26eddcb2ffc09f10c85e933e3">getGenericTimer</a>(tc).<a class="code" href="classArmISA_1_1BaseISADevice.html#adf10092a9c72056a720e50fa6698ac42">readMiscReg</a>(misc_reg);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">MISCREG_ICC_AP0R0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">MISCREG_ICH_LRC15</a>:</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">MISCREG_ICC_IGRPEN1_EL3</a>:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">MISCREG_ICH_LR15_EL2</a>:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a5b55ec9c2d5c1d1e201010f5dd3e8b3a">getGICv3CPUInterface</a>(tc).<a class="code" href="classArmISA_1_1BaseISADevice.html#adf10092a9c72056a720e50fa6698ac42">readMiscReg</a>(misc_reg);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;}</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">  762</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;{</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    assert(misc_reg &lt; <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = <a class="code" href="classArmISA_1_1ISA.html#a071132334391eac07bbdaffe4b7f46c3">lookUpMiscReg</a>[misc_reg]; <span class="comment">// bit masks</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;map = <a class="code" href="classArmISA_1_1ISA.html#a06281904ec8ff328c1587e513be2e25c">getMiscIndices</a>(misc_reg);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordtype">int</span> lower = map.first, upper = map.second;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a> = (val &amp; ~<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.wi()) | <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>.rao();</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">if</span> (upper &gt; 0) {</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[lower] = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>, 31, 0);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[upper] = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>, 63, 32);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing to misc reg %d (%d:%d) : %#x\n&quot;</span>,</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                misc_reg, lower, upper, <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[lower] = <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing to misc reg %d (%d) : %#x\n&quot;</span>,</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                misc_reg, lower, <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a1a0e48d4f2963bc71c27a33f00d5faa5">  784</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a1a0e48d4f2963bc71c27a33f00d5faa5">ISA::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> newVal = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keywordtype">bool</span> secure_lookup;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    SCR scr;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">if</span> (misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        <a class="code" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a>(val);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        CPSR old_cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>];</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        <span class="keywordtype">int</span> old_mode = old_cpsr.mode;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        CPSR cpsr = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <span class="keywordflow">if</span> (old_mode != cpsr.mode || cpsr.il != old_cpsr.il) {</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;            <a class="code" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;            <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        <span class="keywordflow">if</span> (cpsr.pan != old_cpsr.pan) {</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;            <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Arm, <span class="stringliteral">&quot;Updating CPSR from %#x to %#x f:%d i:%d a:%d mode:%#x\n&quot;</span>,</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[misc_reg], cpsr, cpsr.f, cpsr.i, cpsr.a, cpsr.mode);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        pc.nextThumb(cpsr.t);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        pc.nextJazelle(cpsr.j);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        pc.illegalExec(cpsr.il == 1);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setSveLen((<a class="code" href="classArmISA_1_1ISA.html#a3f275f2681aae3914ac66e01b1b9e723">getCurSveVecLenInBits</a>(tc) &gt;&gt; 7) - 1);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <span class="comment">// Follow slightly different semantics if a CheckerCPU object</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        <span class="comment">// is connected</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        <a class="code" href="classCheckerCPU.html">CheckerCPU</a> *checker = tc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        <span class="keywordflow">if</span> (checker) {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">pcStateNoRecord</a>(pc);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        }</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a>[misc_reg][<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">MISCREG_IMPLEMENTED</a>]) {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a>[misc_reg][<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">MISCREG_WARN_NOT_FAIL</a>])</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unimplemented system register %s write with %#x.\n&quot;</span>,</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                    <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], val);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unimplemented system register %s write with %#x.\n&quot;</span>,</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                    <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], val);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a>(misc_reg)) {</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>:</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;            {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                CPACR cpacrMask = 0;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                <span class="comment">// Only cp10, cp11, and ase are implemented, nothing else should</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                <span class="comment">// be writable</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                cpacrMask.cp10 = ones;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                cpacrMask.cp11 = ones;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                cpacrMask.asedis = ones;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                <span class="comment">// Security Extensions may limit the writability of CPACR</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                    scr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                    CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                    <span class="keywordflow">if</span> (scr.ns &amp;&amp; (cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>) &amp;&amp; <a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>)) {</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                        NSACR nsacr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">MISCREG_NSACR</a>);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                        <span class="comment">// NB: Skipping the full loop, here</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                        <span class="keywordflow">if</span> (!nsacr.cp10) cpacrMask.cp10 = 0;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                        <span class="keywordflow">if</span> (!nsacr.cp11) cpacrMask.cp11 = 0;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                    }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                }</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> old_val = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                newVal &amp;= cpacrMask;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                newVal |= old_val &amp; ~cpacrMask;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing misc reg %s: %#x\n&quot;</span>,</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                        <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], newVal);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;            }</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf">MISCREG_CPACR_EL1</a>:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;            {</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                CPACR cpacrMask = 0;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                cpacrMask.tta = ones;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                cpacrMask.fpen = ones;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a>) {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                    cpacrMask.zen = ones;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                }</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                newVal &amp;= cpacrMask;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing misc reg %s: %#x\n&quot;</span>,</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                        <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], newVal);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;            }</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5">MISCREG_CPTR_EL2</a>:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;            {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                CPTR cptrMask = 0;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                cptrMask.tcpac = ones;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                cptrMask.tta = ones;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                cptrMask.tfp = ones;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a>) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                    cptrMask.tz = ones;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                }</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                newVal &amp;= cptrMask;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                cptrMask = 0;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                cptrMask.res1_13_12_el2 = ones;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                cptrMask.res1_7_0_el2 = ones;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a>) {</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                    cptrMask.res1_8_el2 = ones;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                cptrMask.res1_9_el2 = ones;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                newVal |= cptrMask;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing misc reg %s: %#x\n&quot;</span>,</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                        <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], newVal);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;            }</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9">MISCREG_CPTR_EL3</a>:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;            {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                CPTR cptrMask = 0;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                cptrMask.tcpac = ones;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                cptrMask.tta = ones;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                cptrMask.tfp = ones;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">haveSVE</a>) {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                    cptrMask.ez = ones;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                newVal &amp;= cptrMask;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing misc reg %s: %#x\n&quot;</span>,</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                        <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], newVal);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            }</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">MISCREG_CSSELR</a>:</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;            <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;The csselr register isn&#39;t implemented.\n&quot;</span>);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099">MISCREG_DC_ZVA_Xt</a>:</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Calling DC ZVA! Not Implemeted! Expect WEIRD results\n&quot;</span>);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>:</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;            {</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                FPSCR fpscrMask = 0;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                fpscrMask.ioc = ones;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                fpscrMask.dzc = ones;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                fpscrMask.ofc = ones;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                fpscrMask.ufc = ones;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                fpscrMask.ixc = ones;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                fpscrMask.idc = ones;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                fpscrMask.ioe = ones;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                fpscrMask.dze = ones;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                fpscrMask.ofe = ones;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                fpscrMask.ufe = ones;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                fpscrMask.ixe = ones;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                fpscrMask.ide = ones;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                fpscrMask.len = ones;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                fpscrMask.fz16 = ones;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                fpscrMask.stride = ones;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                fpscrMask.rMode = ones;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                fpscrMask.fz = ones;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                fpscrMask.dn = ones;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                fpscrMask.ahp = ones;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                fpscrMask.qc = ones;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                fpscrMask.v = ones;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                fpscrMask.c = ones;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                fpscrMask.z = ones;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                fpscrMask.n = ones;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                newVal = (newVal &amp; (uint32_t)fpscrMask) |</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                         (<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;                          ~(uint32_t)fpscrMask);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setContext(newVal);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;            }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;            {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                FPSCR fpscrMask = 0;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                fpscrMask.ioc = ones;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                fpscrMask.dzc = ones;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                fpscrMask.ofc = ones;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                fpscrMask.ufc = ones;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;                fpscrMask.ixc = ones;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                fpscrMask.idc = ones;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                fpscrMask.qc = ones;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                fpscrMask.v = ones;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                fpscrMask.c = ones;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                fpscrMask.z = ones;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                fpscrMask.n = ones;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                newVal = (newVal &amp; (uint32_t)fpscrMask) |</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                         (<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                          ~(uint32_t)fpscrMask);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            }</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">MISCREG_FPCR</a>:</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            {</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                FPSCR fpscrMask  = 0;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                fpscrMask.len    = ones;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                fpscrMask.fz16   = ones;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;                fpscrMask.stride = ones;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                fpscrMask.rMode  = ones;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                fpscrMask.fz     = ones;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                fpscrMask.dn     = ones;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                fpscrMask.ahp    = ones;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                newVal = (newVal &amp; (uint32_t)fpscrMask) |</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                         (<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                          ~(uint32_t)fpscrMask);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">MISCREG_CPSR_Q</a>:</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                assert(!(newVal &amp; ~<a class="code" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">CpsrMaskQ</a>));</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                newVal = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) | newVal;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;            }</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">MISCREG_FPSCR_QC</a>:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;            {</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                newVal = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) |</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                         (newVal &amp; <a class="code" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">FpscrQcMask</a>);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;            }</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">MISCREG_FPSCR_EXC</a>:</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;            {</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                newVal = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) |</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                         (newVal &amp; <a class="code" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">FpscrExcMask</a>);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;            }</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>:</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;            {</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                <span class="comment">// vfpv3 architecture, section B.6.1 of DDI04068</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                <span class="comment">// bit 29 - valid only if fpexc[31] is 0</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                <span class="keyword">const</span> uint32_t fpexcMask = 0x60000000;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                newVal = (newVal &amp; fpexcMask) |</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                         (<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>) &amp; ~fpexcMask);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;            }</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>:</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7e2b1066807b219a7db0bdade16ace4">MISCREG_HCR2</a>:</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a>)</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">MISCREG_IFSR</a>:</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;            {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                <span class="comment">// ARM ARM (ARM DDI 0406C.b) B4.1.96</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                <span class="keyword">const</span> uint32_t ifsrMask =</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                    <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(31, 13) | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(11, 11) | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(8, 6);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                newVal = newVal &amp; ~ifsrMask;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;            }</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">MISCREG_DFSR</a>:</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;            {</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                <span class="comment">// ARM ARM (ARM DDI 0406C.b) B4.1.52</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                <span class="keyword">const</span> uint32_t dfsrMask = <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(31, 14) | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(8, 8);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                newVal = newVal &amp; ~dfsrMask;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;            }</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1">MISCREG_AMAIR0</a>:</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0">MISCREG_AMAIR1</a>:</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;            {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                <span class="comment">// ARM ARM (ARM DDI 0406C.b) B4.1.5</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                <span class="comment">// Valid only with LPAE</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a>)</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing AMAIR: %#x\n&quot;</span>, newVal);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            }</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>:</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;            <a class="code" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;            <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>:</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;            {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing SCTLR: %#x\n&quot;</span>, newVal);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> sctlr_idx;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !<a class="code" href="classArmISA_1_1ISA.html#af1676c1f135ff2ceb5f87bf262eeb195">highestELIs64</a> &amp;&amp; !scr.ns) {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                    sctlr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f">MISCREG_SCTLR_S</a>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                    sctlr_idx =  <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9">MISCREG_SCTLR_NS</a>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                }</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                SCTLR sctlr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[sctlr_idx];</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                SCTLR new_sctlr = newVal;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                new_sctlr.nmfi =  ((bool)sctlr.nmfi) &amp;&amp; !<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[sctlr_idx] = (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)new_sctlr;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                <a class="code" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;            }</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">MISCREG_MIDR</a>:</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">MISCREG_ID_PFR0</a>:</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">MISCREG_ID_PFR1</a>:</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">MISCREG_ID_DFR0</a>:</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">MISCREG_ID_MMFR1</a>:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">MISCREG_ID_MMFR2</a>:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">MISCREG_ID_MMFR3</a>:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">MISCREG_ID_ISAR0</a>:</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">MISCREG_ID_ISAR1</a>:</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">MISCREG_ID_ISAR2</a>:</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">MISCREG_ID_ISAR3</a>:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">MISCREG_ID_ISAR4</a>:</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>:</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">MISCREG_MPIDR</a>:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>:</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>:</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>:</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23">MISCREG_ID_AA64AFR0_EL1</a>:</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2">MISCREG_ID_AA64AFR1_EL1</a>:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869">MISCREG_ID_AA64DFR0_EL1</a>:</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082">MISCREG_ID_AA64DFR1_EL1</a>:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>:</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e">MISCREG_ID_AA64ISAR1_EL1</a>:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>:</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca08a88770dc04ee0baf983ebe108c6b00">MISCREG_ID_AA64MMFR2_EL1</a>:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>:</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2">MISCREG_ID_AA64PFR1_EL1</a>:</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;            <span class="comment">// ID registers are constants.</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;          <span class="comment">// TLB Invalidate All</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">MISCREG_TLBIALL</a>: <span class="comment">// TLBI all entries, EL0&amp;1,</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;            {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;            }</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;          <span class="comment">// TLB Invalidate All, Inner Shareable</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">MISCREG_TLBIALLIS</a>:</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;            {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;            }</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;          <span class="comment">// Instruction TLB Invalidate All</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">MISCREG_ITLBIALL</a>:</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;            {</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                <a class="code" href="classArmISA_1_1ITLBIALL.html">ITLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;            }</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;          <span class="comment">// Data TLB Invalidate All</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">MISCREG_DTLBIALL</a>:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;            {</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                <a class="code" href="classArmISA_1_1DTLBIALL.html">DTLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;            }</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;          <span class="comment">// TLB Invalidate by VA</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;          <span class="comment">// mcr tlbimval(is) is invalidating all matching entries</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;          <span class="comment">// regardless of the level of lookup, since in gem5 we cache</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;          <span class="comment">// in the tlb the last level of lookup only.</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">MISCREG_TLBIMVA</a>:</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387">MISCREG_TLBIMVAL</a>:</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;            {</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;                               <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                               <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31, 12),</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                               <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;            }</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;          <span class="comment">// TLB Invalidate by VA, Inner Shareable</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">MISCREG_TLBIMVAIS</a>:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9">MISCREG_TLBIMVALIS</a>:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;            {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                               <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                               <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31, 12),</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                               <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;            }</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;          <span class="comment">// TLB Invalidate by ASID match</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">MISCREG_TLBIASID</a>:</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;            {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                <a class="code" href="classArmISA_1_1TLBIASID.html">TLBIASID</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;                                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;            }</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;          <span class="comment">// TLB Invalidate by ASID match, Inner Shareable</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">MISCREG_TLBIASIDIS</a>:</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            {</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                <a class="code" href="classArmISA_1_1TLBIASID.html">TLBIASID</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                                <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;                                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;            }</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;          <span class="comment">// mcr tlbimvaal(is) is invalidating all matching entries</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;          <span class="comment">// regardless of the level of lookup, since in gem5 we cache</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;          <span class="comment">// in the tlb the last level of lookup only.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;          <span class="comment">// TLB Invalidate by VA, All ASID</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">MISCREG_TLBIMVAA</a>:</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569">MISCREG_TLBIMVAAL</a>:</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;            {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31,12));</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;            }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;          <span class="comment">// TLB Invalidate by VA, All ASID, Inner Shareable</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">MISCREG_TLBIMVAAIS</a>:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64">MISCREG_TLBIMVAALIS</a>:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;            {</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31,12));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;            }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;          <span class="comment">// mcr tlbimvalh(is) is invalidating all matching entries</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;          <span class="comment">// regardless of the level of lookup, since in gem5 we cache</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;          <span class="comment">// in the tlb the last level of lookup only.</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;          <span class="comment">// TLB Invalidate by VA, Hyp mode</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d">MISCREG_TLBIMVAH</a>:</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122">MISCREG_TLBIMVALH</a>:</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;            {</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                                <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31,12));</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;            }</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;          <span class="comment">// TLB Invalidate by VA, Hyp mode, Inner Shareable</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e">MISCREG_TLBIMVAHIS</a>:</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94">MISCREG_TLBIMVALHIS</a>:</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;            {</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;                                <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31,12));</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;            }</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;          <span class="comment">// mcr tlbiipas2l(is) is invalidating all matching entries</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;          <span class="comment">// regardless of the level of lookup, since in gem5 we cache</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;          <span class="comment">// in the tlb the last level of lookup only.</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;          <span class="comment">// TLB Invalidate by Intermediate Physical Address, Stage 2</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61">MISCREG_TLBIIPAS2</a>:</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc">MISCREG_TLBIIPAS2L</a>:</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;            {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                <a class="code" href="classArmISA_1_1TLBIIPA.html">TLBIIPA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                               <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 35, 0)) &lt;&lt; 12);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;            }</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;          <span class="comment">// TLB Invalidate by Intermediate Physical Address, Stage 2,</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;          <span class="comment">// Inner Shareable</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62">MISCREG_TLBIIPAS2IS</a>:</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90">MISCREG_TLBIIPAS2LIS</a>:</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;            {</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                <a class="code" href="classArmISA_1_1TLBIIPA.html">TLBIIPA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                               <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 35, 0)) &lt;&lt; 12);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;            }</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;          <span class="comment">// Instruction TLB Invalidate by VA</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">MISCREG_ITLBIMVA</a>:</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;            {</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                <a class="code" href="classArmISA_1_1ITLBIMVA.html">ITLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                                <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                                <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31, 12),</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;            }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;          <span class="comment">// Data TLB Invalidate by VA</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">MISCREG_DTLBIMVA</a>:</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;            {</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                <a class="code" href="classArmISA_1_1DTLBIMVA.html">DTLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                                <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                                <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(newVal, 31, 12),</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;                                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;            }</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;          <span class="comment">// Instruction TLB Invalidate by ASID match</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">MISCREG_ITLBIASID</a>:</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;            {</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                <a class="code" href="classArmISA_1_1ITLBIASID.html">ITLBIASID</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                 <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                 <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;            }</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;          <span class="comment">// Data TLB Invalidate by ASID match</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">MISCREG_DTLBIASID</a>:</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;            {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                <a class="code" href="classArmISA_1_1DTLBIASID.html">DTLBIASID</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>,</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                                 <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                 <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 7,0));</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;            }</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;          <span class="comment">// TLB Invalidate All, Non-Secure Non-Hyp</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b">MISCREG_TLBIALLNSNH</a>:</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;            {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALLN.html">TLBIALLN</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;            }</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;          <span class="comment">// TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a">MISCREG_TLBIALLNSNHIS</a>:</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;            {</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALLN.html">TLBIALLN</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;            }</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;          <span class="comment">// TLB Invalidate All, Hyp mode</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c">MISCREG_TLBIALLH</a>:</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;            {</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALLN.html">TLBIALLN</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;            }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;          <span class="comment">// TLB Invalidate All, Hyp mode, Inner Shareable</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1">MISCREG_TLBIALLHIS</a>:</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;            {</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a>(tc);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALLN.html">TLBIALLN</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;            }</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;          <span class="comment">// AArch64 TLB Invalidate All, EL3</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de">MISCREG_TLBI_ALLE3</a>:</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;            {</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;            }</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;          <span class="comment">// AArch64 TLB Invalidate All, EL3, Inner Shareable</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353">MISCREG_TLBI_ALLE3IS</a>:</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;            {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;            }</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;          <span class="comment">// AArch64 TLB Invalidate All, EL2, Inner Shareable</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b">MISCREG_TLBI_ALLE2</a>:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10">MISCREG_TLBI_ALLE2IS</a>:</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;            {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;            }</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;          <span class="comment">// AArch64 TLB Invalidate All, EL1</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c">MISCREG_TLBI_ALLE1</a>:</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052">MISCREG_TLBI_VMALLE1</a>:</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850">MISCREG_TLBI_VMALLS12E1</a>:</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;            <span class="comment">// @todo: handle VMID and stage 2 to enable Virtualization</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;            {</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;            }</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;          <span class="comment">// AArch64 TLB Invalidate All, EL1, Inner Shareable</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a">MISCREG_TLBI_ALLE1IS</a>:</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762">MISCREG_TLBI_VMALLE1IS</a>:</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758">MISCREG_TLBI_VMALLS12E1IS</a>:</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;            <span class="comment">// @todo: handle VMID and stage 2 to enable Virtualization</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;            {</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                <a class="code" href="classArmISA_1_1TLBIALL.html">TLBIALL</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;            }</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;          <span class="comment">// VAEx(IS) and VALEx(IS) are the same because TLBs</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;          <span class="comment">// only store entries</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;          <span class="comment">// from the last level of translation table walks</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;          <span class="comment">// @todo: handle VMID to enable Virtualization</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, EL3</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b">MISCREG_TLBI_VAE3_Xt</a>:</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643">MISCREG_TLBI_VALE3_Xt</a>:</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;            {</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>, <span class="keyword">true</span>,</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 43, 0)) &lt;&lt; 12,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                               0xbeef);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;            }</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, EL3, Inner Shareable</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f">MISCREG_TLBI_VAE3IS_Xt</a>:</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827">MISCREG_TLBI_VALE3IS_Xt</a>:</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;            {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>, <span class="keyword">true</span>,</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 43, 0)) &lt;&lt; 12,</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                               0xbeef);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;            }</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, EL2</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2">MISCREG_TLBI_VAE2_Xt</a>:</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079">MISCREG_TLBI_VALE2_Xt</a>:</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;            {</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 43, 0)) &lt;&lt; 12,</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                               0xbeef);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;            }</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, EL2, Inner Shareable</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524">MISCREG_TLBI_VAE2IS_Xt</a>:</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35">MISCREG_TLBI_VALE2IS_Xt</a>:</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;            {</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 43, 0)) &lt;&lt; 12,</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;                               0xbeef);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;            }</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, EL1</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0">MISCREG_TLBI_VAE1_Xt</a>:</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6">MISCREG_TLBI_VALE1_Xt</a>:</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;            {</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> ? <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 63, 48) :</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                                              <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 55, 48);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                               static_cast&lt;Addr&gt;(bits(newVal, 43, 0)) &lt;&lt; 12,</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                               <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;            }</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, EL1, Inner Shareable</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce">MISCREG_TLBI_VAE1IS_Xt</a>:</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0">MISCREG_TLBI_VALE1IS_Xt</a>:</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;            {</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> ? <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 63, 48) :</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;                                              <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 55, 48);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                               static_cast&lt;Addr&gt;(bits(newVal, 43, 0)) &lt;&lt; 12,</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                               <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;            }</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by ASID, EL1</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;          <span class="comment">// @todo: handle VMID to enable Virtualization</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82">MISCREG_TLBI_ASIDE1_Xt</a>:</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;            {</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> ? <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 63, 48) :</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                                              <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 55, 48);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                <a class="code" href="classArmISA_1_1TLBIASID.html">TLBIASID</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns, <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;            }</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by ASID, EL1, Inner Shareable</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1">MISCREG_TLBI_ASIDE1IS_Xt</a>:</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;            {</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a> ? <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 63, 48) :</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;                                              <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 55, 48);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;                <a class="code" href="classArmISA_1_1TLBIASID.html">TLBIASID</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns, <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>);</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;            }</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;          <span class="comment">// VAAE1(IS) and VAALE1(IS) are the same because TLBs only store</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;          <span class="comment">// entries from the last level of translation table walks</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, All ASID, EL1</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba">MISCREG_TLBI_VAAE1_Xt</a>:</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85">MISCREG_TLBI_VAALE1_Xt</a>:</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;            {</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;                    static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 43, 0)) &lt;&lt; 12);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;            }</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by VA, All ASID, EL1, Inner Shareable</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067">MISCREG_TLBI_VAAE1IS_Xt</a>:</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754">MISCREG_TLBI_VAALE1IS_Xt</a>:</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;            {</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                <a class="code" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;                    static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 43, 0)) &lt;&lt; 12);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;            }</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by Intermediate Physical Address,</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;          <span class="comment">// Stage 2, EL1</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f">MISCREG_TLBI_IPAS2E1_Xt</a>:</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075">MISCREG_TLBI_IPAS2LE1_Xt</a>:</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;            {</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;                <a class="code" href="classArmISA_1_1TLBIIPA.html">TLBIIPA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 35, 0)) &lt;&lt; 12);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;                tlbiOp(tc);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;            }</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;          <span class="comment">// AArch64 TLB Invalidate by Intermediate Physical Address,</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;          <span class="comment">// Stage 2, EL1, Inner Shareable</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23">MISCREG_TLBI_IPAS2E1IS_Xt</a>:</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c">MISCREG_TLBI_IPAS2LE1IS_Xt</a>:</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;            {</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a>(tc);</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;                scr = <a class="code" href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, tc);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                <a class="code" href="classArmISA_1_1TLBIIPA.html">TLBIIPA</a> tlbiOp(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp; !scr.ns,</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                               static_cast&lt;Addr&gt;(<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(newVal, 35, 0)) &lt;&lt; 12);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;                tlbiOp.<a class="code" href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">broadcast</a>(tc);</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;            }</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>:</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for write of miscreg ACTLR\n&quot;</span>);</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">MISCREG_PMXEVTYPER_PMCCFILTR</a>:</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">MISCREG_PMINTENSET_EL1</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">MISCREG_PMOVSSET_EL0</a>:</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6">MISCREG_PMEVTYPER5_EL0</a>:</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">MISCREG_PMOVSSET</a>:</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a>-&gt;<a class="code" href="classArmISA_1_1BaseISADevice.html#a47acd7abe28cd826508e61dd7a74b526">setMiscReg</a>(misc_reg, newVal);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509">MISCREG_HSTR</a>: <span class="comment">// TJDBX, now redifined to be RES0</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;            {</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                HSTR hstrMask = 0;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;                hstrMask.tjdbx = 1;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;                newVal &amp;= ~((uint32_t) hstrMask);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;            }</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>:</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;            {</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;                <span class="comment">// If a CP bit in NSACR is 0 then the corresponding bit in</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;                <span class="comment">// HCPTR is RAO/WI. Same applies to NSASEDIS</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                secure_lookup = <a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a> &amp;&amp;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                    <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>),</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;                                  <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                <span class="keywordflow">if</span> (!secure_lookup) {</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;                    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> oldValue = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;                    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a> =</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                        (<a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">MISCREG_NSACR</a>) ^ 0x7FFF) &amp; 0xBFFF;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                    newVal = (newVal &amp; ~mask) | (oldValue &amp; mask);</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;                }</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;            }</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a">MISCREG_HDFAR</a>: <span class="comment">// alias for secure DFAR</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;            misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499">MISCREG_DFAR_S</a>;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013">MISCREG_HIFAR</a>: <span class="comment">// alias for secure IFAR</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;            misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259">MISCREG_IFAR_S</a>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a">MISCREG_ATS1CPR</a>:</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445">MISCREG_ATS1CPW</a>:</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718">MISCREG_ATS1CUR</a>:</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b">MISCREG_ATS1CUW</a>:</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417">MISCREG_ATS12NSOPR</a>:</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b">MISCREG_ATS12NSOPW</a>:</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3">MISCREG_ATS12NSOUR</a>:</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69">MISCREG_ATS12NSOUW</a>:</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112">MISCREG_ATS1HR</a>:</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff">MISCREG_ATS1HW</a>:</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;            {</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;              <a class="code" href="classFlags.html">Request::Flags</a> flags = 0;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;              <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;              <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">TLB::NormalTran</a>;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;              <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;              <span class="keywordflow">switch</span>(misc_reg) {</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a">MISCREG_ATS1CPR</a>:</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">TLB::S1CTran</a>;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445">MISCREG_ATS1CPW</a>:</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">TLB::S1CTran</a>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718">MISCREG_ATS1CUR</a>:</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">TLB::S1CTran</a>;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b">MISCREG_ATS1CUW</a>:</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">TLB::S1CTran</a>;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417">MISCREG_ATS12NSOPR</a>:</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                  <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>)</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;                      <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Security Extensions required for ATS12NSOPR&quot;</span>);</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">TLB::S1S2NsTran</a>;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b">MISCREG_ATS12NSOPW</a>:</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                  <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>)</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                      <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Security Extensions required for ATS12NSOPW&quot;</span>);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">TLB::S1S2NsTran</a>;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3">MISCREG_ATS12NSOUR</a>:</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;                  <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>)</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                      <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Security Extensions required for ATS12NSOUR&quot;</span>);</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">TLB::S1S2NsTran</a>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69">MISCREG_ATS12NSOUW</a>:</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;                  <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>)</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;                      <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Security Extensions required for ATS12NSOUW&quot;</span>);</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">TLB::S1S2NsTran</a>;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112">MISCREG_ATS1HR</a>: <span class="comment">// only really useful from secure mode.</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">TLB::HypMode</a>;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff">MISCREG_ATS1HW</a>:</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                  flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;                  tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">TLB::HypMode</a>;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;                  mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;                  <span class="keywordflow">break</span>;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;              }</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;              <span class="comment">// If we&#39;re in timing mode then doing the translation in</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;              <span class="comment">// functional mode then we&#39;re slightly distorting performance</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;              <span class="comment">// results obtained from simulations. The translation should be</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;              <span class="comment">// done in the same mode the core is running in. NOTE: This</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;              <span class="comment">// can&#39;t be an atomic translation because that causes problems</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;              <span class="comment">// with unexpected atomic snoop requests.</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;              <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Translating via %s in functional mode! Fix Me!\n&quot;</span>,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                   <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;              <span class="keyword">auto</span> req = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                  0, <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, 0, flags,  <a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f">Request::funcMasterId</a>,</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                  tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc(), tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>());</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;              fault = <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                      req, tc, mode, tranType);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;              TTBCR ttbcr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>);</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;              HCR   hcr   = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;              <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> newVal;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;              <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;                  <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = req-&gt;getPaddr();</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;                  <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a> &amp;&amp; (ttbcr.eae || tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">TLB::HypMode</a> ||</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;                     ((tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">TLB::S1S2NsTran</a>) &amp;&amp; hcr.vm) )) {</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;                      newVal = (paddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(39, 12)) |</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;                               (<a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#a1d7a661e8ada8f409de2e2f6b6da87ff">getAttr</a>());</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;                  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;                      newVal = (paddr &amp; 0xfffff000) |</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;                               (<a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#a1d7a661e8ada8f409de2e2f6b6da87ff">getAttr</a>());</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                  }</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                  <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs,</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                          <span class="stringliteral">&quot;MISCREG: Translated addr 0x%08x: PAR: 0x%08x\n&quot;</span>,</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                          val, newVal);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;                  <a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *armFault = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;                  armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">update</a>(tc);</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                  <span class="comment">// Set fault bit and FSR</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;                  FSR fsr = armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a16ed26f2040515b0aa9f9f1a5dfa6f9d">getFsr</a>(tc);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                  newVal = ((fsr &gt;&gt; 9) &amp; 1) &lt;&lt; 11;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                  <span class="keywordflow">if</span> (newVal) {</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;                    <span class="comment">// LPAE - rearange fault status</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                    newVal |= ((fsr &gt;&gt;  0) &amp; 0x3f) &lt;&lt; 1;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                    <span class="comment">// VMSA - rearange fault status</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;                    newVal |= ((fsr &gt;&gt;  0) &amp; 0xf) &lt;&lt; 1;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                    newVal |= ((fsr &gt;&gt; 10) &amp; 0x1) &lt;&lt; 5;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;                    newVal |= ((fsr &gt;&gt; 12) &amp; 0x1) &lt;&lt; 6;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;                  }</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;                  newVal |= 0x1; <span class="comment">// F bit</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                  newVal |= ((armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#af9738c784531315bb4ba685487e3104f">iss</a>() &gt;&gt; 7) &amp; 0x1) &lt;&lt; 8;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                  newVal |= armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a98d54f1cfb1921cadccb354449f96efa">isStage2</a>() ? 0x200 : 0;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                  <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs,</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                          <span class="stringliteral">&quot;MISCREG: Translated addr 0x%08x fault fsr %#x: PAR: 0x%08x\n&quot;</span>,</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;                          val, fsr, newVal);</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;              }</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;              <a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a">MISCREG_PAR</a>, newVal);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;            }</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>:</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;            {</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                TTBCR ttbcr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>);</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                <span class="keyword">const</span> uint32_t ones = (uint32_t)(-1);</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                TTBCR ttbcrMask = 0;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                TTBCR ttbcrNew = newVal;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;                <span class="comment">// ARM DDI 0406C.b, ARMv7-32</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;                ttbcrMask.n = ones; <span class="comment">// T0SZ</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                    ttbcrMask.pd0 = ones;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;                    ttbcrMask.pd1 = ones;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                }</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;                ttbcrMask.epd0 = ones;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;                ttbcrMask.irgn0 = ones;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;                ttbcrMask.orgn0 = ones;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                ttbcrMask.sh0 = ones;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                ttbcrMask.ps = ones; <span class="comment">// T1SZ</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;                ttbcrMask.a1 = ones;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                ttbcrMask.epd1 = ones;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;                ttbcrMask.irgn1 = ones;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                ttbcrMask.orgn1 = ones;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;                ttbcrMask.sh1 = ones;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a>)</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;                    ttbcrMask.eae = ones;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a> &amp;&amp; ttbcrNew.eae) {</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;                    newVal = newVal &amp; ttbcrMask;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                    newVal = (newVal &amp; ttbcrMask) | (ttbcr &amp; (~ttbcrMask));</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;                }</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;                <span class="comment">// Invalidate TLB MiscReg</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;                <a class="code" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;            }</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a>:</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>:</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;            {</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;                TTBCR ttbcr = <a class="code" href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a>) {</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;                    <span class="keywordflow">if</span> (ttbcr.eae) {</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                        <span class="comment">// ARMv7 bit 63-56, 47-40 reserved, UNK/SBZP</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;                        <span class="comment">// ARMv8 AArch32 bit 63-56 only</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;                        uint64_t ttbrMask = <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63,56) | <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(47,40);</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;                        newVal = (newVal &amp; (~ttbrMask));</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;                    }</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;                }</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                <span class="comment">// Invalidate TLB MiscReg</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;                <a class="code" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;            }</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>:</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>:</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>:</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>:</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">MISCREG_MAIR0</a>:</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">MISCREG_MAIR1</a>:</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>:</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d">MISCREG_VTTBR</a>:</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>:</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>:</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">MISCREG_TCR_EL1</a>:</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">MISCREG_TCR_EL2</a>:</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">MISCREG_TCR_EL3</a>:</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>:</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>:</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">MISCREG_HSCTLR</a>:</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56">MISCREG_TTBR0_EL1</a>:</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3">MISCREG_TTBR1_EL1</a>:</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd">MISCREG_TTBR0_EL2</a>:</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabbe4220ccfebedff797c5b5be584397c">MISCREG_TTBR1_EL2</a>:</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e">MISCREG_TTBR0_EL3</a>:</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;            <a class="code" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;            <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2">MISCREG_NZCV</a>:</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;            {</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;                CPSR cpsr = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>, cpsr.nz);</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>,  cpsr.c);</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>,  cpsr.v);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;            }</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a">MISCREG_DAIF</a>:</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;            {</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;                CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>];</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;                cpsr.daif = (uint8_t) ((CPSR) newVal).<a class="code" href="namespaceArmISA.html#ab94f7a6415286a6dcb0c58e3fe4f191e">daif</a>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                newVal = cpsr;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;            }</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba">MISCREG_SP_EL0</a>:</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">INTREG_SP0</a>, newVal);</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3">MISCREG_SP_EL1</a>:</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">INTREG_SP1</a>, newVal);</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e">MISCREG_SP_EL2</a>:</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243">INTREG_SP2</a>, newVal);</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e">MISCREG_SPSEL</a>:</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;            {</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;                CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>];</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;                cpsr.sp = (uint8_t) ((CPSR) newVal).<a class="code" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">sp</a>;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;                newVal = cpsr;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;            }</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980">MISCREG_CURRENTEL</a>:</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;            {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;                CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>];</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                cpsr.el = (uint8_t) ((CPSR) newVal).<a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                newVal = cpsr;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;            }</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4029e1a55025db20b9c730f5a84c0434">MISCREG_PAN</a>:</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;            {</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;                <span class="comment">// PAN is affecting data accesses</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;                <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a>();</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;                CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>];</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;                cpsr.pan = (uint8_t) ((CPSR) newVal).<a class="code" href="namespaceArmISA.html#a2157d78c15c44028224901630bd3debf">pan</a>;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;                newVal = cpsr;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;                misc_reg = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;            }</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f">MISCREG_AT_S1E1R_Xt</a>:</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77">MISCREG_AT_S1E1W_Xt</a>:</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43">MISCREG_AT_S1E0R_Xt</a>:</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5">MISCREG_AT_S1E0W_Xt</a>:</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90">MISCREG_AT_S1E2R_Xt</a>:</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad">MISCREG_AT_S1E2W_Xt</a>:</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f">MISCREG_AT_S12E1R_Xt</a>:</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6">MISCREG_AT_S12E1W_Xt</a>:</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5">MISCREG_AT_S12E0R_Xt</a>:</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a">MISCREG_AT_S12E0W_Xt</a>:</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087">MISCREG_AT_S1E3R_Xt</a>:</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103">MISCREG_AT_S1E3W_Xt</a>:</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;            {</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;                <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;                <a class="code" href="classFlags.html">Request::Flags</a> flags = 0;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;                <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">TLB::NormalTran</a>;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;                <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;                <span class="keywordflow">switch</span>(misc_reg) {</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f">MISCREG_AT_S1E1R_Xt</a>:</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504">TLB::S1E1Tran</a>;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77">MISCREG_AT_S1E1W_Xt</a>:</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504">TLB::S1E1Tran</a>;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43">MISCREG_AT_S1E0R_Xt</a>:</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c">TLB::S1E0Tran</a>;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5">MISCREG_AT_S1E0W_Xt</a>:</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c">TLB::S1E0Tran</a>;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90">MISCREG_AT_S1E2R_Xt</a>:</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39">TLB::S1E2Tran</a>;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad">MISCREG_AT_S1E2W_Xt</a>:</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39">TLB::S1E2Tran</a>;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5">MISCREG_AT_S12E0R_Xt</a>:</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4">TLB::S12E0Tran</a>;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a">MISCREG_AT_S12E0W_Xt</a>:</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">TLB::UserMode</a>;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4">TLB::S12E0Tran</a>;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f">MISCREG_AT_S12E1R_Xt</a>:</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5">TLB::S12E1Tran</a>;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6">MISCREG_AT_S12E1W_Xt</a>:</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5">TLB::S12E1Tran</a>;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087">MISCREG_AT_S1E3R_Xt</a>:</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a">TLB::S1E3Tran</a>;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;                  <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103">MISCREG_AT_S1E3W_Xt</a>:</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;                    flags    = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;                    tranType = <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a">TLB::S1E3Tran</a>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;                    mode     = <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;                }</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;                <span class="comment">// If we&#39;re in timing mode then doing the translation in</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;                <span class="comment">// functional mode then we&#39;re slightly distorting performance</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;                <span class="comment">// results obtained from simulations. The translation should be</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;                <span class="comment">// done in the same mode the core is running in. NOTE: This</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;                <span class="comment">// can&#39;t be an atomic translation because that causes problems</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;                <span class="comment">// with unexpected atomic snoop requests.</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Translating via %s in functional mode! Fix Me!\n&quot;</span>,</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;                     <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;                req-&gt;setVirt(0, val, 0, flags,  <a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f">Request::funcMasterId</a>,</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;                               tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc());</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;                req-&gt;setContext(tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>());</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;                fault = <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(req, tc, mode,</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;                                                           tranType);</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;                <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> newVal;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;                <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;                    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = req-&gt;getPaddr();</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;                    uint64_t <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a> = <a class="code" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a>(tc)-&gt;<a class="code" href="classArmISA_1_1TLB.html#a1d7a661e8ada8f409de2e2f6b6da87ff">getAttr</a>();</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;                    uint64_t attr1 = attr &gt;&gt; 56;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                    <span class="keywordflow">if</span> (!attr1 || attr1 ==0x44) {</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;                        attr |= 0x100;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;                        attr &amp;= ~ uint64_t(0x80);</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;                    }</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                    newVal = (paddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(47, 12)) | attr;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs,</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;                          <span class="stringliteral">&quot;MISCREG: Translated addr %#x: PAR_EL1: %#xx\n&quot;</span>,</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;                          val, newVal);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *armFault = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                    armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">update</a>(tc);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                    <span class="comment">// Set fault bit and FSR</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                    FSR fsr = armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a16ed26f2040515b0aa9f9f1a5dfa6f9d">getFsr</a>(tc);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;                    <span class="keywordflow">if</span> (cpsr.width) { <span class="comment">// AArch32</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;                        newVal = ((fsr &gt;&gt; 9) &amp; 1) &lt;&lt; 11;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;                        <span class="comment">// rearrange fault status</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                        newVal |= ((fsr &gt;&gt;  0) &amp; 0x3f) &lt;&lt; 1;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;                        newVal |= 0x1; <span class="comment">// F bit</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                        newVal |= ((armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#af9738c784531315bb4ba685487e3104f">iss</a>() &gt;&gt; 7) &amp; 0x1) &lt;&lt; 8;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                        newVal |= armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a98d54f1cfb1921cadccb354449f96efa">isStage2</a>() ? 0x200 : 0;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;                    } <span class="keywordflow">else</span> { <span class="comment">// AArch64</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;                        newVal = 1; <span class="comment">// F bit</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;                        newVal |= fsr &lt;&lt; 1; <span class="comment">// FST</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;                        <span class="comment">// TODO: DDI 0487A.f D7-2083, AbortFault&#39;s s1ptw bit.</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                        newVal |= armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a98d54f1cfb1921cadccb354449f96efa">isStage2</a>() ? 1 &lt;&lt; 8 : 0; <span class="comment">// PTW</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;                        newVal |= armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a98d54f1cfb1921cadccb354449f96efa">isStage2</a>() ? 1 &lt;&lt; 9 : 0; <span class="comment">// S</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;                        newVal |= 1 &lt;&lt; 11; <span class="comment">// RES1</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;                    }</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs,</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;                            <span class="stringliteral">&quot;MISCREG: Translated addr %#x fault fsr %#x: PAR: %#x\n&quot;</span>,</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                            val, fsr, newVal);</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                }</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                <a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24">MISCREG_PAR_EL1</a>, newVal);</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;            }</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26">MISCREG_SPSR_EL3</a>:</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d">MISCREG_SPSR_EL2</a>:</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">MISCREG_SPSR_EL1</a>:</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;            {</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;                <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> spsr_mask = <a class="code" href="classArmISA_1_1ISA.html#aa4ffdf69023ea27ba4d6f2657d9e2d09">havePAN</a> ?</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;                    ~(0x5 &lt;&lt; 21) : ~(0x7 &lt;&lt; 21);</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;                newVal = val &amp; spsr_mask;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;            }</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">MISCREG_L2CTLR</a>:</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;miscreg L2CTLR (%s) written with %#x. ignored...\n&quot;</span>,</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;                 <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], uint32_t(val));</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;          <span class="comment">// Generic Timer registers</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76d9d720433376d206bb1120aacb8531">MISCREG_CNTHV_CTL_EL2</a>:</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ffc625a2db68ac8160010128f0332">MISCREG_CNTHV_CVAL_EL2</a>:</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada6a9a6934f00225e81b761f62b8a122">MISCREG_CNTHV_TVAL_EL2</a>:</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460">MISCREG_CNTFRQ</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db">MISCREG_CNTHP_CTL</a>:</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882">MISCREG_CNTPCT</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69">MISCREG_CNTHP_CVAL</a>:</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">MISCREG_CNTKCTL_EL1</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">MISCREG_CNTV_CVAL_EL0</a>:</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983">MISCREG_CNTVOFF_EL2</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c">MISCREG_CNTPS_CVAL_EL1</a>:</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#a7b614bd26eddcb2ffc09f10c85e933e3">getGenericTimer</a>(tc).<a class="code" href="classArmISA_1_1BaseISADevice.html#a47acd7abe28cd826508e61dd7a74b526">setMiscReg</a>(misc_reg, newVal);</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">MISCREG_ICC_AP0R0</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">MISCREG_ICH_LRC15</a>:</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">MISCREG_ICC_IGRPEN1_EL3</a>:</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a> ... <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">MISCREG_ICH_LR15_EL2</a>:</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;            <a class="code" href="classArmISA_1_1ISA.html#a5b55ec9c2d5c1d1e201010f5dd3e8b3a">getGICv3CPUInterface</a>(tc).<a class="code" href="classArmISA_1_1BaseISADevice.html#a47acd7abe28cd826508e61dd7a74b526">setMiscReg</a>(misc_reg, newVal);</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c">MISCREG_ZCR_EL3</a>:</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a">MISCREG_ZCR_EL2</a>:</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6">MISCREG_ZCR_EL1</a>:</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setSveLen(</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;                (<a class="code" href="classArmISA_1_1ISA.html#a3f275f2681aae3914ac66e01b1b9e723">getCurSveVecLenInBits</a>(tc) &gt;&gt; 7) - 1);</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;        }</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    }</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">setMiscRegNoEffect</a>(misc_reg, newVal);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;}</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<a class="code" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp;</div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a7b614bd26eddcb2ffc09f10c85e933e3"> 2102</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a7b614bd26eddcb2ffc09f10c85e933e3">ISA::getGenericTimer</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;{</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="comment">// We only need to create an ISA interface the first time we try</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="comment">// to access the timer.</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a>)</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;        <span class="keywordflow">return</span> *<a class="code" href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a>.get();</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    assert(<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>);</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <a class="code" href="classGenericTimer.html">GenericTimer</a> *generic_timer(<a class="code" href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a>-&gt;<a class="code" href="classArmSystem.html#a61f8f1ecea0030d7fc6ad4f71cc1d448">getGenericTimer</a>());</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <span class="keywordflow">if</span> (!generic_timer) {</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Trying to get a generic timer from a system that hasn&#39;t &quot;</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;              <span class="stringliteral">&quot;been configured to use a generic timer.\n&quot;</span>);</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    }</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a>.reset(<span class="keyword">new</span> <a class="code" href="classGenericTimerISA.html">GenericTimerISA</a>(*generic_timer, tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>()));</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <a class="code" href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a>-&gt;setThreadContext(tc);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    <span class="keywordflow">return</span> *<a class="code" href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a>.get();</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;}</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<a class="code" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp;</div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a5b55ec9c2d5c1d1e201010f5dd3e8b3a"> 2123</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a5b55ec9c2d5c1d1e201010f5dd3e8b3a">ISA::getGICv3CPUInterface</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;{</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!<a class="code" href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">gicv3CpuInterface</a>, <span class="stringliteral">&quot;GICV3 cpu interface is not registered!&quot;</span>);</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    <span class="keywordflow">return</span> *<a class="code" href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">gicv3CpuInterface</a>.get();</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;}</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a3f275f2681aae3914ac66e01b1b9e723"> 2130</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a3f275f2681aae3914ac66e01b1b9e723">ISA::getCurSveVecLenInBits</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> * 128;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    }</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!tc,</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;             <span class="stringliteral">&quot;A ThreadContext is needed to determine the SVE vector length &quot;</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;             <span class="stringliteral">&quot;in full-system mode&quot;</span>);</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>];</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a> = (<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>) (uint8_t) cpsr.el;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">len</a> = 0;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a> || (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> &amp;&amp; !<a class="code" href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ELIsInHost</a>(tc, el))) {</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        len = <span class="keyword">static_cast&lt;</span>ZCR<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6">MISCREG_ZCR_EL1</a>]).len;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    }</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a> || (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ELIsInHost</a>(tc, el))) {</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;        len = <span class="keyword">static_cast&lt;</span>ZCR<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a">MISCREG_ZCR_EL2</a>]).len;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a> &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc) &amp;&amp;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;               (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> || el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>)) {</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;        len = std::min(</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;            len,</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;            static_cast&lt;unsigned&gt;(</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;                static_cast&lt;ZCR&gt;(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a">MISCREG_ZCR_EL2</a>]).len));</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    }</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="keywordflow">if</span> (el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) {</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        len = <span class="keyword">static_cast&lt;</span>ZCR<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c">MISCREG_ZCR_EL3</a>]).len;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a>) {</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;        len = std::min(</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;            len,</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;            static_cast&lt;unsigned&gt;(</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;                static_cast&lt;ZCR&gt;(<a class="code" href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c">MISCREG_ZCR_EL3</a>]).len));</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    }</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    len = std::min(len, <a class="code" href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">sveVL</a> - 1);</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <span class="keywordflow">return</span> (len + 1) * 128;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;}</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="classArmISA_1_1ISA.html#a5090de774e77e8534b44c6f27e85b46c"> 2174</a></span>&#160;<a class="code" href="classArmISA_1_1ISA.html#a5090de774e77e8534b44c6f27e85b46c">ISA::zeroSveVecRegUpperPart</a>(<a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;vc, <span class="keywordtype">unsigned</span> eCount)</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;{</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <span class="keyword">auto</span> vv = vc.<a class="code" href="classVecRegContainer.html#a054bc5c226569be54bb4924cfe23651d">as</a>&lt;uint64_t&gt;();</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 2; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; eCount; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;        vv[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = 0;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    }</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;}</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;}  <span class="comment">// namespace ArmISA</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<a class="code" href="classArmISA_1_1ISA.html">ArmISA::ISA</a> *</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;ArmISAParams::create()</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;{</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1ISA.html">ArmISA::ISA</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;}</div><div class="ttc" id="classArmISA_1_1ISA_html"><div class="ttname"><a href="classArmISA_1_1ISA.html">ArmISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00066">isa.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5">ArmISA::MISCREG_AT_S12E0R_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00549">miscregs.hh:549</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259">ArmISA::MISCREG_IFAR_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00224">miscregs.hh:224</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3">ArmISA::MISCREG_SP_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00506">miscregs.hh:506</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94">ArmISA::MISCREG_TLBIMVALHIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00280">miscregs.hh:280</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524">ArmISA::MISCREG_TLBI_VAE2IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00568">miscregs.hh:568</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c">ArmISA::MISCREG_TLBIALLH</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00283">miscregs.hh:283</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e">ArmISA::MISCREG_SP_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00513">miscregs.hh:513</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5">ArmISA::MISCREG_ISR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00332">miscregs.hh:332</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">ArmISA::MISCREG_ID_MMFR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00155">miscregs.hh:155</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">ArmISA::MISCREG_ITLBIASID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00265">miscregs.hh:265</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a">ArmISA::MISCREG_TLBIALLNSNHIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00279">miscregs.hh:279</a></div></div>
<div class="ttc" id="cpu_2checker_2cpu_8hh_html"><div class="ttname"><a href="cpu_2checker_2cpu_8hh.html">cpu.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">ArmISA::MISCREG_FPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00501">miscregs.hh:501</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">ArmISA::MISCREG_PRRR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00305">miscregs.hh:305</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">ArmISA::MISCREG_ID_PFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00150">miscregs.hh:150</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a3aebe12b75ff4d71745ec872dddd0ac2"><div class="ttname"><a href="classArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">ArmISA::ISA::haveLPAE</a></div><div class="ttdeci">bool haveLPAE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00091">isa.hh:91</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980">ArmISA::MISCREG_CURRENTEL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00497">miscregs.hh:497</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aaff4c7c57057268242cad9e94c8ff5d7"><div class="ttname"><a href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">ArmISA::asid</a></div><div class="ttdeci">asid</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00587">miscregs_types.hh:587</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">ArmISA::MISCREG_PMEVCNTR0_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00633">miscregs.hh:633</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">ArmISA::MISCREG_ID_ISAR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00161">miscregs.hh:161</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20">ArmISA::MISCREG_MIDR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00429">miscregs.hh:429</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f">ArmISA::MISCREG_TLBI_IPAS2E1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00572">miscregs.hh:572</a></div></div>
<div class="ttc" id="classThreadContext_html_a119dd28f703f77bafb74788f8110300c"><div class="ttname"><a href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr</a></div><div class="ttdeci">virtual System * getSystemPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a18809f25fbe7bcc88209f42e067190a0"><div class="ttname"><a href="classArmISA_1_1ISA.html#a18809f25fbe7bcc88209f42e067190a0">ArmISA::ISA::sveVL</a></div><div class="ttdeci">unsigned sveVL</div><div class="ttdoc">SVE vector length in quadwords. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00102">isa.hh:102</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5acac006216a2ea59125ca03fe16de1c"><div class="ttname"><a href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">ArmISA::miscRegInfo</a></div><div class="ttdeci">bitset&lt; NUM_MISCREG_INFOS &gt; miscRegInfo[NUM_MISCREGS]</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l02846">miscregs.cc:2846</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a">ArmISA::MISCREG_HDFAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00225">miscregs.hh:225</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">ArmISA::MISCREG_TCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00487">miscregs.hh:487</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35">ArmISA::MISCREG_TLBI_VALE2IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00570">miscregs.hh:570</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a7b614bd26eddcb2ffc09f10c85e933e3"><div class="ttname"><a href="classArmISA_1_1ISA.html#a7b614bd26eddcb2ffc09f10c85e933e3">ArmISA::ISA::getGenericTimer</a></div><div class="ttdeci">BaseISADevice &amp; getGenericTimer(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l02102">isa.cc:2102</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab5a71200b0a7550ed87398d38b7aedc6"><div class="ttname"><a href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">ArmISA::v</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; v</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00054">miscregs_types.hh:54</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classGicv3_html"><div class="ttname"><a href="classGicv3.html">Gicv3</a></div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00054">gic_v3.hh:54</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a8d8f42e0ecce062f435ba68a30cadee4"><div class="ttname"><a href="classArmISA_1_1ISA.html#a8d8f42e0ecce062f435ba68a30cadee4">ArmISA::ISA::haveGICv3CPUInterface</a></div><div class="ttdeci">bool haveGICv3CPUInterface</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00095">isa.hh:95</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html_a5022cf8a22204aa7f78083d045ac9eb2"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html#a5022cf8a22204aa7f78083d045ac9eb2">ArmISA::BaseISADevice::setISA</a></div><div class="ttdeci">virtual void setISA(ISA *isa)</div><div class="ttdef"><b>Definition:</b> <a href="isa__device_8cc_source.html#l00053">isa_device.cc:53</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00458">miscregs.hh:458</a></div></div>
<div class="ttc" id="classThreadContext_html_a8e70eee48e3846e8eb7ed55b085f9c7d"><div class="ttname"><a href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">ThreadContext::getDecoderPtr</a></div><div class="ttdeci">virtual TheISA::Decoder * getDecoderPtr()=0</div></div>
<div class="ttc" id="classGenericTimerISA_html"><div class="ttname"><a href="classGenericTimerISA.html">GenericTimerISA</a></div><div class="ttdef"><b>Definition:</b> <a href="generic__timer_8hh_source.html#l00283">generic_timer.hh:283</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90">ArmISA::MISCREG_AT_S1E2R_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00545">miscregs.hh:545</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">ArmISA::MISCREG_CNTKCTL_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00623">miscregs.hh:623</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">ArmISA::MISCREG_ITLBIALL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00263">miscregs.hh:263</a></div></div>
<div class="ttc" id="tlbi__op_8hh_html"><div class="ttname"><a href="tlbi__op_8hh.html">tlbi_op.hh</a></div><div class="ttdoc">The file contains the definition of a set of TLB Invalidate Instructions. </div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a2e13e022fad3518a8c0691b6f76ea857"><div class="ttname"><a href="classArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">ArmISA::ISA::system</a></div><div class="ttdeci">ArmSystem * system</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00070">isa.hh:70</a></div></div>
<div class="ttc" id="classCheckerCPU_html"><div class="ttname"><a href="classCheckerCPU.html">CheckerCPU</a></div><div class="ttdoc">CheckerCPU class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00087">cpu.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1ITLBIALL_html"><div class="ttname"><a href="classArmISA_1_1ITLBIALL.html">ArmISA::ITLBIALL</a></div><div class="ttdoc">Instruction TLB Invalidate All. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00097">tlbi_op.hh:97</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="generic__timer_8hh_html"><div class="ttname"><a href="generic__timer_8hh.html">generic_timer.hh</a></div><div class="ttdoc">This module implements the global system counter and the local per-CPU architected timers as specifie...</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b">ArmISA::MISCREG_TLBIALLNSNH</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00285">miscregs.hh:285</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1">ArmISA::MISCREG_TLBI_ASIDE1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00555">miscregs.hh:555</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2">ArmISA::MISCREG_ID_AA64AFR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00454">miscregs.hh:454</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">ArmISA::MISCREG_FPSCR_QC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00078">miscregs.hh:78</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c">ArmISA::MISCREG_CNTPS_CVAL_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00652">miscregs.hh:652</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">ArmISA::TLB::S1S2NsTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00130">tlb.hh:130</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">ArmISA::MISCREG_TTBR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00190">miscregs.hh:190</a></div></div>
<div class="ttc" id="classArmSystem_html_a4f2481881215d884fdc1b2c5d63a2c15"><div class="ttname"><a href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a></div><div class="ttdeci">bool haveSecurity() const</div><div class="ttdoc">Returns true if this system implements the Security Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00191">system.hh:191</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_aef275cfe4d30ee3882e535e4b83fe6a7"><div class="ttname"><a href="classArmISA_1_1ISA.html#aef275cfe4d30ee3882e535e4b83fe6a7">ArmISA::ISA::clear32</a></div><div class="ttdeci">void clear32(const ArmISAParams *p, const SCTLR &amp;sctlr_rst)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00218">isa.cc:218</a></div></div>
<div class="ttc" id="classVecRegContainer_html_a054bc5c226569be54bb4924cfe23651d"><div class="ttname"><a href="classVecRegContainer.html#a054bc5c226569be54bb4924cfe23651d">VecRegContainer::as</a></div><div class="ttdeci">VecRegT&lt; VecElem, NumElems, true &gt; as() const</div><div class="ttdoc">View interposers. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00384">vec_reg.hh:384</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">ArmISA::EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00586">types.hh:586</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7">ArmISA::MISCREG_VMPIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00171">miscregs.hh:171</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">ArmISA::MISCREG_MIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00144">miscregs.hh:144</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6">ArmISA::MISCREG_TLBI_VALE1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00563">miscregs.hh:563</a></div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51">ArmISA::MISCREG_DCZID_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00464">miscregs.hh:464</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62">ArmISA::MISCREG_TLBIIPAS2IS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00275">miscregs.hh:275</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499">ArmISA::MISCREG_DFAR_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00221">miscregs.hh:221</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754">ArmISA::MISCREG_TLBI_VAALE1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00558">miscregs.hh:558</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087">ArmISA::MISCREG_AT_S1E3R_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00551">miscregs.hh:551</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052">ArmISA::MISCREG_TLBI_VMALLE1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00559">miscregs.hh:559</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html_adf10092a9c72056a720e50fa6698ac42"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html#adf10092a9c72056a720e50fa6698ac42">ArmISA::BaseISADevice::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(int misc_reg)=0</div><div class="ttdoc">Read a system register belonging to this device. </div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">ArmISA::MISCREG_SCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00179">miscregs.hh:179</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de">ArmISA::MISCREG_TLBI_ALLE3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00582">miscregs.hh:582</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f">ArmISA::MISCREG_SCTLR_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00174">miscregs.hh:174</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882">ArmISA::MISCREG_CNTPCT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00375">miscregs.hh:375</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d">ArmISA::MISCREG_TLBIMVAH</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00284">miscregs.hh:284</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3">ArmISA::MISCREG_ID_AFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00153">miscregs.hh:153</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a47ac6e714cdd86b9e2b96941170746b9"><div class="ttname"><a href="classArmISA_1_1ISA.html#a47ac6e714cdd86b9e2b96941170746b9">ArmISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00431">isa.cc:431</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a">ArmISA::MISCREG_DAIF</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00499">miscregs.hh:499</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2040523697171cf9ca3afa6011b830a7"><div class="ttname"><a href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">ArmISA::getDTBPtr</a></div><div class="ttdeci">TLB * getDTBPtr(T *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00477">tlb.hh:477</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f">ArmISA::MISCREG_RVBAR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00613">miscregs.hh:613</a></div></div>
<div class="ttc" id="classArmSystem_html_a0db76a93463f26398960a0e3fdc8398e"><div class="ttname"><a href="classArmSystem.html#a0db76a93463f26398960a0e3fdc8398e">ArmSystem::havePAN</a></div><div class="ttdeci">bool havePAN() const</div><div class="ttdoc">Returns true if Priviledge Access Never is implemented. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00256">system.hh:256</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5">ArmISA::MISCREG_CPTR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00474">miscregs.hh:474</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7e2b1066807b219a7db0bdade16ace4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7e2b1066807b219a7db0bdade16ace4">ArmISA::MISCREG_HCR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00185">miscregs.hh:185</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718">ArmISA::MISCREG_ATS1CUR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00242">miscregs.hh:242</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634">ArmISA::MISCREG_VBAR_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00329">miscregs.hh:329</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c">ArmISA::MISCREG_TLBI_IPAS2LE1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00566">miscregs.hh:566</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509">ArmISA::MISCREG_HSTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00188">miscregs.hh:188</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">ArmISA::MISCREG_DFSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00204">miscregs.hh:204</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html"><div class="ttname"><a href="classArmISA_1_1ArmFault.html">ArmISA::ArmFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f">ArmISA::MISCREG_TLBI_VAE3IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00580">miscregs.hh:580</a></div></div>
<div class="ttc" id="classArmISA_1_1ITLBIMVA_html"><div class="ttname"><a href="classArmISA_1_1ITLBIMVA.html">ArmISA::ITLBIMVA</a></div><div class="ttdoc">Instruction TLB Invalidate by VA. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00211">tlbi_op.hh:211</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f">ArmISA::MISCREG_DBGDIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00092">miscregs.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">ArmISA::TLB::S1CTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00126">tlb.hh:126</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a374fc69ddc2f21b9b13d2dcdcad3531f"><div class="ttname"><a href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">ArmISA::sp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; sp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00074">miscregs_types.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">ArmISA::MISCREG_MPIDR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00430">miscregs.hh:430</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">ArmISA::MISCREG_DTLBIASID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00268">miscregs.hh:268</a></div></div>
<div class="ttc" id="classArmSystem_html_abe57440922a53b20273e526a0568be50"><div class="ttname"><a href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a></div><div class="ttdeci">bool highestELIs64() const</div><div class="ttdoc">Returns true if the register width of the highest implemented exception level is 64 bits (ARMv8) ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00227">system.hh:227</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html">ArmISA::BaseISADevice</a></div><div class="ttdoc">Base class for devices that use the MiscReg interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="isa__device_8hh_source.html#l00060">isa_device.hh:60</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a1d7a661e8ada8f409de2e2f6b6da87ff"><div class="ttname"><a href="classArmISA_1_1TLB.html#a1d7a661e8ada8f409de2e2f6b6da87ff">ArmISA::TLB::getAttr</a></div><div class="ttdeci">uint64_t getAttr() const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00349">tlb.hh:349</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243">ArmISA::INTREG_SP2</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00122">intregs.hh:122</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a2b5cf38edef41a2219914fabbe91bca9"><div class="ttname"><a href="classArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">ArmISA::ISA::haveSecurity</a></div><div class="ttdeci">bool haveSecurity</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00090">isa.hh:90</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abf802f16fbf0845b6ec7f191189b8fff"><div class="ttname"><a href="namespaceArmISA.html#abf802f16fbf0845b6ec7f191189b8fff">ArmISA::preUnflattenMiscReg</a></div><div class="ttdeci">void preUnflattenMiscReg()</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l01098">miscregs.cc:1098</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">ArmISA::MISCREG_CCSIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00164">miscregs.hh:164</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013">ArmISA::MISCREG_HIFAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00226">miscregs.hh:226</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">ArmISA::CCREG_V</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00048">ccregs.hh:48</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a48dd1a314379230cdd34e8b3de25ca29"><div class="ttname"><a href="classArmISA_1_1ISA.html#a48dd1a314379230cdd34e8b3de25ca29">ArmISA::ISA::physAddrRange</a></div><div class="ttdeci">uint8_t physAddrRange</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00096">isa.hh:96</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a071132334391eac07bbdaffe4b7f46c3"><div class="ttname"><a href="classArmISA_1_1ISA.html#a071132334391eac07bbdaffe4b7f46c3">ArmISA::ISA::lookUpMiscReg</a></div><div class="ttdeci">static std::vector&lt; struct MiscRegLUTEntry &gt; lookUpMiscReg</div><div class="ttdoc">Metadata table accessible via the value of the register. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00135">isa.hh:135</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">ArmISA::MISCREG_TLBIMVAAIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00260">miscregs.hh:260</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a16ed26f2040515b0aa9f9f1a5dfa6f9d"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a16ed26f2040515b0aa9f9f1a5dfa6f9d">ArmISA::ArmFault::getFsr</a></div><div class="ttdeci">virtual FSR getFsr(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00241">faults.hh:241</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a">ArmISA::MISCREG_PAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00230">miscregs.hh:230</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a">ArmISA::MISCREG_NMRR_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00312">miscregs.hh:312</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">ArmISA::MISCREG_ICH_LR15_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00756">miscregs.hh:756</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">ArmISA::MISCREG_CLIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00165">miscregs.hh:165</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">ArmISA::MODE_EL2H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00597">types.hh:597</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">ArmISA::MISCREG_IFSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00207">miscregs.hh:207</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">ArmISA::MISCREG_ID_AA64PFR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00449">miscregs.hh:449</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a0e59e38fefa62795f88557c8c7c4e4d2"><div class="ttname"><a href="classArmISA_1_1ISA.html#a0e59e38fefa62795f88557c8c7c4e4d2">ArmISA::ISA::clear64</a></div><div class="ttdeci">void clear64(const ArmISAParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00270">isa.cc:270</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">ArmISA::MISCREG_ID_DFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00152">miscregs.hh:152</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c">ArmISA::TLB::S1E0Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00135">tlb.hh:135</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">ArmISA::MISCREG_HCPTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00187">miscregs.hh:187</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af51c226f6d8f413a1d210ea0c9ece771"><div class="ttname"><a href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">ArmISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf">ArmISA::MISCREG_CPACR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00469">miscregs.hh:469</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">ArmISA::CCREG_NZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00046">ccregs.hh:46</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d8af459939ceeced0ecf69392d696c9"><div class="ttname"><a href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">ArmISA::readMPIDR</a></div><div class="ttdeci">RegVal readMPIDR(ArmSystem *arm_sys, ThreadContext *tc)</div><div class="ttdoc">This helper function is either returing the value of MPIDR_EL1 (by calling getMPIDR), or it is issuing a read to VMPIDR_EL2 (as it happens in virtualized systems) </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00235">utility.cc:235</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067">ArmISA::MISCREG_TLBI_VAAE1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00556">miscregs.hh:556</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523">ArmISA::MISCREG_JMCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00141">miscregs.hh:141</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460">ArmISA::MISCREG_CNTFRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00348">miscregs.hh:348</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e">ArmISA::MISCREG_TLBIMVAHIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00278">miscregs.hh:278</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">ArmISA::MISCREG_ITLBIMVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00264">miscregs.hh:264</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e">ArmISA::MISCREG_JOSCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00140">miscregs.hh:140</a></div></div>
<div class="ttc" id="classArmISA_1_1TLBIMVAA_html"><div class="ttname"><a href="classArmISA_1_1TLBIMVAA.html">ArmISA::TLBIMVAA</a></div><div class="ttdoc">TLB Invalidate by VA, All ASID. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00180">tlbi_op.hh:180</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a3f275f2681aae3914ac66e01b1b9e723"><div class="ttname"><a href="classArmISA_1_1ISA.html#a3f275f2681aae3914ac66e01b1b9e723">ArmISA::ISA::getCurSveVecLenInBits</a></div><div class="ttdeci">unsigned getCurSveVecLenInBits(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l02130">isa.cc:2130</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b">ArmISA::MISCREG_ATS12NSOPW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00245">miscregs.hh:245</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">ArmISA::MISCREG_ICH_LRC15</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00893">miscregs.hh:893</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html_abb7097ff522eb9e804f252020139046c"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html#abb7097ff522eb9e804f252020139046c">ArmISA::BaseISADevice::setThreadContext</a></div><div class="ttdeci">virtual void setThreadContext(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="isa__device_8hh_source.html#l00067">isa_device.hh:67</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6">ArmISA::MISCREG_ZCR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00900">miscregs.hh:900</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668">ArmISA::MISCREG_RVBAR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00610">miscregs.hh:610</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643">ArmISA::MISCREG_TLBI_VALE3_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00584">miscregs.hh:584</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">ArmISA::MISCREG_SPSR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00493">miscregs.hh:493</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983">ArmISA::MISCREG_CNTVOFF_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00645">miscregs.hh:645</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69">ArmISA::MISCREG_ATS12NSOUW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00247">miscregs.hh:247</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1">ArmISA::MISCREG_AMAIR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00317">miscregs.hh:317</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_aa4ffdf69023ea27ba4d6f2657d9e2d09"><div class="ttname"><a href="classArmISA_1_1ISA.html#aa4ffdf69023ea27ba4d6f2657d9e2d09">ArmISA::ISA::havePAN</a></div><div class="ttdeci">bool havePAN</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00099">isa.hh:99</a></div></div>
<div class="ttc" id="classArmISA_1_1TLBIMVA_html"><div class="ttname"><a href="classArmISA_1_1TLBIMVA.html">ArmISA::TLBIMVA</a></div><div class="ttdoc">TLB Invalidate by VA. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00195">tlbi_op.hh:195</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758">ArmISA::MISCREG_TLBI_VMALLS12E1IS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00571">miscregs.hh:571</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d">ArmISA::MISCREG_SPSR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00504">miscregs.hh:504</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">ArmISA::MISCREG_ACTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00175">miscregs.hh:175</a></div></div>
<div class="ttc" id="classArmSystem_html_af550165f5d80cd20377b23a52237b25b"><div class="ttname"><a href="classArmSystem.html#af550165f5d80cd20377b23a52237b25b">ArmSystem::haveSVE</a></div><div class="ttdeci">bool haveSVE() const</div><div class="ttdoc">Returns true if SVE is implemented (ARMv8) </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00247">system.hh:247</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">ArmISA::MISCREG_CPSR_Q</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00076">miscregs.hh:76</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504">ArmISA::TLB::S1E1Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00136">tlb.hh:136</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">ArmISA::MISCREG_ID_AA64MMFR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00457">miscregs.hh:457</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a21ad0e9f1389ff4b920a006af8fa252d"><div class="ttname"><a href="classArmISA_1_1ISA.html#a21ad0e9f1389ff4b920a006af8fa252d">ArmISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00762">isa.cc:762</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00087">miscregs.hh:87</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">ArmISA::MISCREG_TTBCR_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00197">miscregs.hh:197</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0">ArmISA::MISCREG_TLBI_VAE1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00560">miscregs.hh:560</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a696504da50402bd6ca90d15f68e4ea05"><div class="ttname"><a href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">ArmISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00064">isa.cc:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112">ArmISA::MISCREG_ATS1HR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00255">miscregs.hh:255</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">ArmISA::MISCREG_DACR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00201">miscregs.hh:201</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099">ArmISA::MISCREG_DC_ZVA_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00540">miscregs.hh:540</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e">ArmISA::MISCREG_TTBR0_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00490">miscregs.hh:490</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca227ffc625a2db68ac8160010128f0332"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ffc625a2db68ac8160010128f0332">ArmISA::MISCREG_CNTHV_CVAL_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00673">miscregs.hh:673</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697">ArmISA::MISCREG_VMPIDR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00466">miscregs.hh:466</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">ArmISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00938">miscregs.hh:938</a></div></div>
<div class="ttc" id="classArmISA_1_1DTLBIASID_html"><div class="ttname"><a href="classArmISA_1_1DTLBIASID.html">ArmISA::DTLBIASID</a></div><div class="ttdoc">Data TLB Invalidate by ASID match. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00153">tlbi_op.hh:153</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56">ArmISA::MISCREG_TTBR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00483">miscregs.hh:483</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90">ArmISA::MISCREG_TLBIIPAS2LIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00276">miscregs.hh:276</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc">ArmISA::MISCREG_TLBIIPAS2L</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00282">miscregs.hh:282</a></div></div>
<div class="ttc" id="classArmISA_1_1ITLBIASID_html"><div class="ttname"><a href="classArmISA_1_1ITLBIASID.html">ArmISA::ITLBIASID</a></div><div class="ttdoc">Instruction TLB Invalidate by ASID match. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00137">tlbi_op.hh:137</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80">ArmISA::MISCREG_ISR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00611">miscregs.hh:611</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f">ArmISA::MISCREG_AT_S12E1R_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00547">miscregs.hh:547</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d">ArmISA::MISCREG_JIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00138">miscregs.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">ArmISA::TLB::HypMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00127">tlb.hh:127</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">ArmISA::MISCREG_HCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00472">miscregs.hh:472</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0">ArmISA::MISCREG_TLBI_VALE1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00557">miscregs.hh:557</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">ArmISA::EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00589">types.hh:589</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a74e39019e6d3d3cc122fc34d99503141"><div class="ttname"><a href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">ArmISA::encodePhysAddrRange64</a></div><div class="ttdeci">uint8_t encodePhysAddrRange64(int pa_size)</div><div class="ttdoc">Returns the encoding corresponding to the specified n. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00869">utility.cc:869</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2">ArmISA::MISCREG_NZCV</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00498">miscregs.hh:498</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869">ArmISA::MISCREG_ID_AA64DFR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00451">miscregs.hh:451</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82">ArmISA::MISCREG_TLBI_ASIDE1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00561">miscregs.hh:561</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69">ArmISA::MISCREG_CNTHP_CVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00382">miscregs.hh:382</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="classGenericTimer_html"><div class="ttname"><a href="classGenericTimer.html">GenericTimer</a></div><div class="ttdef"><b>Definition:</b> <a href="generic__timer_8hh_source.html#l00215">generic_timer.hh:215</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">ArmISA::MISCREG_NMRR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00311">miscregs.hh:311</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">ArmISA::INTREG_SP1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00121">intregs.hh:121</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aed4783414a4ae046bb75551deff7e829"><div class="ttname"><a href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">ArmISA::unflattenMiscReg</a></div><div class="ttdeci">int unflattenMiscReg(int reg)</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l01114">miscregs.cc:1114</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a0c4dc1f65cef50e0b7e516d72df68fc2"><div class="ttname"><a href="classArmISA_1_1ISA.html#a0c4dc1f65cef50e0b7e516d72df68fc2">ArmISA::ISA::initializeMiscRegMetadata</a></div><div class="ttdeci">void initializeMiscRegMetadata()</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l02849">miscregs.cc:2849</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2">ArmISA::MISCREG_PRRR_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00306">miscregs.hh:306</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">ArmISA::MISCREG_MPIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00148">miscregs.hh:148</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cada6a9a6934f00225e81b761f62b8a122"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada6a9a6934f00225e81b761f62b8a122">ArmISA::MISCREG_CNTHV_TVAL_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00674">miscregs.hh:674</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">ArmISA::MISCREG_ID_MMFR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00157">miscregs.hh:157</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103">ArmISA::MISCREG_AT_S1E3W_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00552">miscregs.hh:552</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">ArmISA::MISCREG_L2CTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00303">miscregs.hh:303</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e">ArmISA::MISCREG_SPSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00496">miscregs.hh:496</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a00df3b6554b903a7fc854b239da94594"><div class="ttname"><a href="classArmISA_1_1ISA.html#a00df3b6554b903a7fc854b239da94594">ArmISA::ISA::_vecRegRenameMode</a></div><div class="ttdeci">const Enums::VecRegRenameMode _vecRegRenameMode</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00074">isa.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">ArmISA::MISCREG_MAIR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00314">miscregs.hh:314</a></div></div>
<div class="ttc" id="classThreadContext_html_aa14e914ae572dfff033c3efb3d06d896"><div class="ttname"><a href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">ThreadContext::pcStateNoRecord</a></div><div class="ttdeci">virtual void pcStateNoRecord(const TheISA::PCState &amp;val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">ArmISA::MISCREG_DTLBIALL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00266">miscregs.hh:266</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">ArmISA::MISCREG_NSACR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00181">miscregs.hh:181</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61">ArmISA::MISCREG_TLBIIPAS2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00281">miscregs.hh:281</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e">ArmISA::MISCREG_ID_AA64ISAR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00456">miscregs.hh:456</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a3e979df979ee337c48a677cde5215e9d"><div class="ttname"><a href="classArmISA_1_1ISA.html#a3e979df979ee337c48a677cde5215e9d">ArmISA::ISA::miscRegs</a></div><div class="ttdeci">RegVal miscRegs[NumMiscRegs]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00377">isa.hh:377</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_aaa5a044e27938bd7669e42dda6ead039"><div class="ttname"><a href="classArmISA_1_1ISA.html#aaa5a044e27938bd7669e42dda6ead039">ArmISA::ISA::initID64</a></div><div class="ttdeci">void initID64(const ArmISAParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00344">isa.cc:344</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">ArmISA::MISCREG_PMCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00287">miscregs.hh:287</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">ArmISA::MISCREG_ID_ISAR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00159">miscregs.hh:159</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">ArmISA::MISCREG_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00184">miscregs.hh:184</a></div></div>
<div class="ttc" id="classArmSystem_html_a9699ec5cfb5a555f0dc1491513188a9b"><div class="ttname"><a href="classArmSystem.html#a9699ec5cfb5a555f0dc1491513188a9b">ArmSystem::sveVL</a></div><div class="ttdeci">unsigned sveVL() const</div><div class="ttdoc">Returns the SVE vector length at reset, in quadwords. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00250">system.hh:250</a></div></div>
<div class="ttc" id="gic__v3__cpu__interface_8hh_html"><div class="ttname"><a href="gic__v3__cpu__interface_8hh.html">gic_v3_cpu_interface.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">ArmISA::MISCREG_MAIR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00308">miscregs.hh:308</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2">ArmISA::MISCREG_AIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00166">miscregs.hh:166</a></div></div>
<div class="ttc" id="classArmSystem_html_ae630745bac5470b4296567079732fda9"><div class="ttname"><a href="classArmSystem.html#ae630745bac5470b4296567079732fda9">ArmSystem::getGIC</a></div><div class="ttdeci">BaseGic * getGIC() const</div><div class="ttdoc">Get a pointer to the system&amp;#39;s GIC. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00223">system.hh:223</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">ArmISA::MISCREG_ID_AA64ISAR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00455">miscregs.hh:455</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca76d9d720433376d206bb1120aacb8531"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76d9d720433376d206bb1120aacb8531">ArmISA::MISCREG_CNTHV_CTL_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00672">miscregs.hh:672</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a3682c749403746c279089e180b3a503e"><div class="ttname"><a href="classArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">ArmISA::ISA::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00092">isa.hh:92</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html"><div class="ttname"><a href="sim_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2d396f5e0cc216049797d715fee89de1"><div class="ttname"><a href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">ArmISA::len</a></div><div class="ttdeci">Bitfield&lt; 18, 16 &gt; len</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00418">miscregs_types.hh:418</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a06281904ec8ff328c1587e513be2e25c"><div class="ttname"><a href="classArmISA_1_1ISA.html#a06281904ec8ff328c1587e513be2e25c">ArmISA::ISA::getMiscIndices</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getMiscIndices(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00668">isa.hh:668</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abf6ca896d3fd317eec17d4b55723b8ba"><div class="ttname"><a href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ArmISA::ELIs32</a></div><div class="ttdeci">bool ELIs32(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00299">utility.cc:299</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca10add1eea11070acf085669e6261f43f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10add1eea11070acf085669e6261f43f">ArmISA::MISCREG_ID_AA64ZFR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00896">miscregs.hh:896</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a5b55ec9c2d5c1d1e201010f5dd3e8b3a"><div class="ttname"><a href="classArmISA_1_1ISA.html#a5b55ec9c2d5c1d1e201010f5dd3e8b3a">ArmISA::ISA::getGICv3CPUInterface</a></div><div class="ttdeci">BaseISADevice &amp; getGICv3CPUInterface(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l02123">isa.cc:2123</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569">ArmISA::MISCREG_TLBIMVAAL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00274">miscregs.hh:274</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">ArmISA::MISCREG_CONTEXTIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00335">miscregs.hh:335</a></div></div>
<div class="ttc" id="classSystem_html_a903cd122c1e5dc985a9efbea4c3636cd"><div class="ttname"><a href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">System::numContexts</a></div><div class="ttdeci">unsigned numContexts() const</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00203">system.hh:203</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">ArmISA::MISCREG_SCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00172">miscregs.hh:172</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c">ArmISA::MISCREG_TLBI_ALLE1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00576">miscregs.hh:576</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afc6f213ea883270c5134042145dc46ab"><div class="ttname"><a href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">ArmISA::CpsrMaskQ</a></div><div class="ttdeci">static const uint32_t CpsrMaskQ</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01876">miscregs.hh:1876</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">ArmISA::TLB::UserMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00117">tlb.hh:117</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">ArmISA::MISCREG_TLBIASIDIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00259">miscregs.hh:259</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">ArmISA::MISCREG_CSSELR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00167">miscregs.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">ArmISA::MISCREG_SCTLR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00467">miscregs.hh:467</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a5588c07a4cbcd59a7075cde2263c623b"><div class="ttname"><a href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a></div><div class="ttdeci">T insertBits(T val, int first, int last, B bit_val)</div><div class="ttdoc">Returns val with bits first to last set to the LSBs of bit_val. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00132">bitfield.hh:132</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">ArmISA::MISCREG_SCTLR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00477">miscregs.hh:477</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736">ArmISA::MISCREG_CTR_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00463">miscregs.hh:463</a></div></div>
<div class="ttc" id="arm_2isa_8hh_html"><div class="ttname"><a href="arm_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1BaseISADevice_html_a47acd7abe28cd826508e61dd7a74b526"><div class="ttname"><a href="classArmISA_1_1BaseISADevice.html#a47acd7abe28cd826508e61dd7a74b526">ArmISA::BaseISADevice::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(int misc_reg, RegVal val)=0</div><div class="ttdoc">Write to a system register belonging to this device. </div></div>
<div class="ttc" id="arch_2arm_2pmu_8hh_html"><div class="ttname"><a href="arch_2arm_2pmu_8hh.html">pmu.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a7ca80f56017f1438dd0db1d02fb30564"><div class="ttname"><a href="classArmISA_1_1ISA.html#a7ca80f56017f1438dd0db1d02fb30564">ArmISA::ISA::haveCrypto</a></div><div class="ttdeci">bool haveCrypto</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00093">isa.hh:93</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5">ArmISA::MISCREG_AT_S1E0W_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00537">miscregs.hh:537</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">ArmISA::MISCREG_ID_ISAR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00162">miscregs.hh:162</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">ArmISA::MISCREG_ID_ISAR5</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00163">miscregs.hh:163</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353">ArmISA::MISCREG_TLBI_ALLE3IS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00579">miscregs.hh:579</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">ArmISA::MISCREG_HSCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00182">miscregs.hh:182</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85">ArmISA::MISCREG_TLBI_VAALE1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00564">miscregs.hh:564</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">ArmISA::CCREG_C</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00047">ccregs.hh:47</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">ArmISA::EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00588">types.hh:588</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a631d555a2dfda9c7167a550de6906822"><div class="ttname"><a href="classArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">ArmISA::ISA::timer</a></div><div class="ttdeci">std::unique_ptr&lt; BaseISADevice &gt; timer</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00083">isa.hh:83</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_ad99a7541de87cf74c8a8abf0077d5945"><div class="ttname"><a href="classArmISA_1_1ISA.html#ad99a7541de87cf74c8a8abf0077d5945">ArmISA::ISA::gicv3CpuInterface</a></div><div class="ttdeci">std::unique_ptr&lt; BaseISADevice &gt; gicv3CpuInterface</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00086">isa.hh:86</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_af1676c1f135ff2ceb5f87bf262eeb195"><div class="ttname"><a href="classArmISA_1_1ISA.html#af1676c1f135ff2ceb5f87bf262eeb195">ArmISA::ISA::highestELIs64</a></div><div class="ttdeci">bool highestELIs64</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00089">isa.hh:89</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a693297f6f1f044fdbfa0a2eca885c215"><div class="ttname"><a href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">ArmISA::TLB::translateFunctional</a></div><div class="ttdeci">bool translateFunctional(ThreadContext *tc, Addr vaddr, Addr &amp;paddr)</div><div class="ttdoc">Do a functional lookup on the TLB (for debugging) and don&amp;#39;t modify any internal state. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00118">tlb.cc:118</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445">ArmISA::MISCREG_ATS1CPW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00241">miscregs.hh:241</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">ArmISA::MISCREG_ID_MMFR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00156">miscregs.hh:156</a></div></div>
<div class="ttc" id="classThreadContext_html_ac394cf627b03699f1db35e3b6f4b5b21"><div class="ttname"><a href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg</a></div><div class="ttdeci">virtual void setCCReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classArmSystem_html_a51a4ad0c83ab4119e940d3ca38ea3061"><div class="ttname"><a href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdoc">Returns true if this system implements the virtualization Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00200">system.hh:200</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmISA::TLB::ArmTranslationType</a></div><div class="ttdeci">ArmTranslationType</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00124">tlb.hh:124</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">ArmISA::MISCREG_MVFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00071">miscregs.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">ArmISA::MISCREG_ICH_AP0R0_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00727">miscregs.hh:727</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399">ArmISA::MISCREG_TCMTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00146">miscregs.hh:146</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">ArmISA::MISCREG_TLBIMVAA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00272">miscregs.hh:272</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classGicv3_html_a367a1907be70771138d982aab8a8f2b3"><div class="ttname"><a href="classGicv3.html#a367a1907be70771138d982aab8a8f2b3">Gicv3::getCPUInterface</a></div><div class="ttdeci">Gicv3CPUInterface * getCPUInterface(int cpu_id) const</div><div class="ttdef"><b>Definition:</b> <a href="gic__v3_8hh_source.html#l00136">gic_v3.hh:136</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">ArmISA::MISCREG_TLBIALLIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00257">miscregs.hh:257</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b">ArmISA::MISCREG_ATS1CUW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00243">miscregs.hh:243</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39">ArmISA::TLB::S1E2Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00137">tlb.hh:137</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827">ArmISA::MISCREG_TLBI_VALE3IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00581">miscregs.hh:581</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">ArmISA::MISCREG_CPACR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00178">miscregs.hh:178</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="classRequest_html_a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f"><div class="ttname"><a href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a64493c20049b32503a5befa73533e10f">Request::funcMasterId</a></div><div class="ttdoc">This master id is used for functional requests that don&amp;#39;t come from a particular device. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00217">request.hh:217</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00724">miscregs.hh:724</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9">ArmISA::MISCREG_SCTLR_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00173">miscregs.hh:173</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417">ArmISA::MISCREG_ATS12NSOPR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00244">miscregs.hh:244</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2">ArmISA::MISCREG_TLBI_VAE2_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00575">miscregs.hh:575</a></div></div>
<div class="ttc" id="classArmSystem_html_abd7a79fd66f281921c83dacc170b9f3c"><div class="ttname"><a href="classArmSystem.html#abd7a79fd66f281921c83dacc170b9f3c">ArmSystem::haveCrypto</a></div><div class="ttdeci">bool haveCrypto() const</div><div class="ttdoc">Returns true if this system implements the Crypto Extension. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00205">system.hh:205</a></div></div>
<div class="ttc" id="classArmISA_1_1DTLBIALL_html"><div class="ttname"><a href="classArmISA_1_1DTLBIALL.html">ArmISA::DTLBIALL</a></div><div class="ttdoc">Data TLB Invalidate All. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00110">tlbi_op.hh:110</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">ArmISA::MISCREG_ID_MMFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00154">miscregs.hh:154</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">ArmISA::MISCREG_SCTLR_RST</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00088">miscregs.hh:88</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a18fee62bcdabd1eb8c1419e87dbb28ed"><div class="ttname"><a href="classArmISA_1_1ISA.html#a18fee62bcdabd1eb8c1419e87dbb28ed">ArmISA::ISA::haveLSE</a></div><div class="ttdeci">bool haveLSE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00098">isa.hh:98</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a313686d10ce407058a35bddec45c211f"><div class="ttname"><a href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">X86ISA::system</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; system</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00999">misc.hh:999</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_aaaddde76c0ac0ba5103a4aa6229a289e"><div class="ttname"><a href="classArmISA_1_1ISA.html#aaaddde76c0ac0ba5103a4aa6229a289e">ArmISA::ISA::initID32</a></div><div class="ttdeci">void initID32(const ArmISAParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00319">isa.cc:319</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">ArmISA::MISCREG_TCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00491">miscregs.hh:491</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3">ArmISA::MISCREG_ATS12NSOUR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00246">miscregs.hh:246</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">ArmISA::MODE_EL3H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00599">types.hh:599</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">ArmISA::MISCREG_ID_PFR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00151">miscregs.hh:151</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2">ArmISA::MISCREG_RVBAR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00615">miscregs.hh:615</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a98d54f1cfb1921cadccb354449f96efa"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a98d54f1cfb1921cadccb354449f96efa">ArmISA::ArmFault::isStage2</a></div><div class="ttdeci">virtual bool isStage2() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00240">faults.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1TLBIASID_html"><div class="ttname"><a href="classArmISA_1_1TLBIASID.html">ArmISA::TLBIASID</a></div><div class="ttdoc">TLB Invalidate by ASID match. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00123">tlbi_op.hh:123</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">ArmISA::MISCREG_SEV_MAILBOX</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00089">miscregs.hh:89</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a919c233e38c9a5c63093a70b75150989"><div class="ttname"><a href="classArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">ArmISA::ISA::assert32</a></div><div class="ttdeci">void assert32(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00423">isa.hh:423</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_ae61b98578e7f9f64b8af53e17c23fa22"><div class="ttname"><a href="classArmISA_1_1ISA.html#ae61b98578e7f9f64b8af53e17c23fa22">ArmISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00125">isa.cc:125</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_af9738c784531315bb4ba685487e3104f"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#af9738c784531315bb4ba685487e3104f">ArmISA::ArmFault::iss</a></div><div class="ttdeci">virtual uint32_t iss() const =0</div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a82cbfef5d12b06fa0fc183f672af6de9"><div class="ttname"><a href="classArmISA_1_1ISA.html#a82cbfef5d12b06fa0fc183f672af6de9">ArmISA::ISA::dummyDevice</a></div><div class="ttdeci">DummyISADevice dummyDevice</div><div class="ttdoc">Dummy device for to handle non-existing ISA devices. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00077">isa.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6">ArmISA::MISCREG_PMEVTYPER5_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00644">miscregs.hh:644</a></div></div>
<div class="ttc" id="classArmISA_1_1TLBIALLN_html"><div class="ttname"><a href="classArmISA_1_1TLBIALLN.html">ArmISA::TLBIALLN</a></div><div class="ttdoc">TLB Invalidate All, Non-Secure. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00169">tlbi_op.hh:169</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0">ArmISA::MISCREG_AMAIR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00320">miscregs.hh:320</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23">ArmISA::MISCREG_TLBI_IPAS2E1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00565">miscregs.hh:565</a></div></div>
<div class="ttc" id="classThreadContext_html_a594e114a4cc2ff653bc8a30fe49b986b"><div class="ttname"><a href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">ThreadContext::getCheckerCpuPtr</a></div><div class="ttdeci">virtual CheckerCPU * getCheckerCpuPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4029e1a55025db20b9c730f5a84c0434"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4029e1a55025db20b9c730f5a84c0434">ArmISA::MISCREG_PAN</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00935">miscregs.hh:935</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079">ArmISA::MISCREG_TLBI_VALE2_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00577">miscregs.hh:577</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b">ArmISA::MISCREG_ID_DFR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00434">miscregs.hh:434</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">ArmISA::MISCREG_CNTV_CVAL_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00632">miscregs.hh:632</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba">ArmISA::MISCREG_SP_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00495">miscregs.hh:495</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075">ArmISA::MISCREG_TLBI_IPAS2LE1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00573">miscregs.hh:573</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a4b762a304f8265af5fb8d74532bd3e41"><div class="ttname"><a href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">ArmISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00131">isa.cc:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c">ArmISA::MISCREG_ZCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00897">miscregs.hh:897</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a">ArmISA::TLB::S1E3Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00138">tlb.hh:138</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">ArmISA::INTREG_SP0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00120">intregs.hh:120</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a2856f99be78123643814dc843efdd874"><div class="ttname"><a href="classArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">ArmISA::ISA::haveLargeAsid64</a></div><div class="ttdeci">bool haveLargeAsid64</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00094">isa.hh:94</a></div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">ArmISA::MISCREG_TLBIALL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00269">miscregs.hh:269</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab94f7a6415286a6dcb0c58e3fe4f191e"><div class="ttname"><a href="namespaceArmISA.html#ab94f7a6415286a6dcb0c58e3fe4f191e">ArmISA::daif</a></div><div class="ttdeci">Bitfield&lt; 9, 6 &gt; daif</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00069">miscregs_types.hh:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabbe4220ccfebedff797c5b5be584397c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabbe4220ccfebedff797c5b5be584397c">ArmISA::MISCREG_TTBR1_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00671">miscregs.hh:671</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3">ArmISA::MISCREG_REVIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00149">miscregs.hh:149</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43">ArmISA::MISCREG_AT_S1E0R_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00536">miscregs.hh:536</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23">ArmISA::MISCREG_ID_AA64AFR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00453">miscregs.hh:453</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">ArmISA::MISCREG_FPSCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00069">miscregs.hh:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">ArmISA::MISCREG_ICC_PMR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00679">miscregs.hh:679</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1">ArmISA::MISCREG_TLBIALLHIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00277">miscregs.hh:277</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">ArmISA::MISCREG_TTBCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00196">miscregs.hh:196</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9">ArmISA::MISCREG_TLBIMVALIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00261">miscregs.hh:261</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff">ArmISA::MISCREG_ATS1HW</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00256">miscregs.hh:256</a></div></div>
<div class="ttc" id="classArmSystem_html_a1f826fbe6e241c530bb128115ce4aab5"><div class="ttname"><a href="classArmSystem.html#a1f826fbe6e241c530bb128115ce4aab5">ArmSystem::physAddrRange</a></div><div class="ttdeci">uint8_t physAddrRange() const</div><div class="ttdoc">Returns the supported physical address range in bits. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00263">system.hh:263</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">ArmISA::TLB::NormalTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00125">tlb.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad">ArmISA::MISCREG_AT_S1E2W_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00546">miscregs.hh:546</a></div></div>
<div class="ttc" id="classArmSystem_html_a98a3b8cdc45d018850e306be1f33459b"><div class="ttname"><a href="classArmSystem.html#a98a3b8cdc45d018850e306be1f33459b">ArmSystem::highestEL</a></div><div class="ttdeci">ExceptionLevel highestEL() const</div><div class="ttdoc">Returns the highest implemented exception level. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00230">system.hh:230</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a">ArmISA::MISCREG_ATS1CPR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00240">miscregs.hh:240</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26">ArmISA::MISCREG_SPSR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00511">miscregs.hh:511</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_ab43365bfb443466981a5b5a6c691fe67"><div class="ttname"><a href="classArmISA_1_1ISA.html#ab43365bfb443466981a5b5a6c691fe67">ArmISA::ISA::afterStartup</a></div><div class="ttdeci">bool afterStartup</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00110">isa.hh:110</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">ArmISA::MISCREG_TCR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00485">miscregs.hh:485</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5">ArmISA::TLB::S12E1Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00140">tlb.hh:140</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba">ArmISA::MISCREG_TLBI_VAAE1_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00562">miscregs.hh:562</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">ArmISA::MISCREG_WARN_NOT_FAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00945">miscregs.hh:945</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a9ffd283cc1a80721d5baf84ae2ee4d00"><div class="ttname"><a href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId</a></div><div class="ttdeci">virtual int threadId() const =0</div></div>
<div class="ttc" id="classArmISA_1_1TLBIALL_html"><div class="ttname"><a href="classArmISA_1_1TLBIALL.html">ArmISA::TLBIALL</a></div><div class="ttdoc">TLB Invalidate All. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00086">tlbi_op.hh:86</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">ArmISA::MISCREG_ID_ISAR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00158">miscregs.hh:158</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a1a0e48d4f2963bc71c27a33f00d5faa5"><div class="ttname"><a href="classArmISA_1_1ISA.html#a1a0e48d4f2963bc71c27a33f00d5faa5">ArmISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00784">isa.cc:784</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a">ArmISA::MISCREG_TLBI_ALLE1IS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00569">miscregs.hh:569</a></div></div>
<div class="ttc" id="arm_2interrupts_8hh_html"><div class="ttname"><a href="arm_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">ArmISA::TLB::MustBeOne</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00121">tlb.hh:121</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2157d78c15c44028224901630bd3debf"><div class="ttname"><a href="namespaceArmISA.html#a2157d78c15c44028224901630bd3debf">ArmISA::pan</a></div><div class="ttdeci">Bitfield&lt; 22 &gt; pan</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00058">miscregs_types.hh:58</a></div></div>
<div class="ttc" id="classArmISA_1_1TLBIOp_html_a1d726058cd97fc40b47358ced7399711"><div class="ttname"><a href="classArmISA_1_1TLBIOp.html#a1d726058cd97fc40b47358ced7399711">ArmISA::TLBIOp::broadcast</a></div><div class="ttdeci">void broadcast(ThreadContext *tc)</div><div class="ttdoc">Broadcast the TLB Invalidate operation to all TLBs in the Arm system. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00071">tlbi_op.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">ArmISA::MISCREG_TLBIMVAIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00258">miscregs.hh:258</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">ArmISA::MISCREG_TLBIASID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00271">miscregs.hh:271</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_ac6e20e1c956faa1bbbb8011ed874a340"><div class="ttname"><a href="classArmISA_1_1ISA.html#ac6e20e1c956faa1bbbb8011ed874a340">ArmISA::ISA::haveSVE</a></div><div class="ttdeci">bool haveSVE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00097">isa.hh:97</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classBaseCPU_html_a80923d3fa8e01545c1b4a7a17ef9d890"><div class="ttname"><a href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">BaseCPU::getInterruptController</a></div><div class="ttdeci">BaseInterrupts * getInterruptController(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00226">base.hh:226</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db">ArmISA::MISCREG_CNTHP_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00360">miscregs.hh:360</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">ArmISA::MISCREG_DTLBIMVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00267">miscregs.hh:267</a></div></div>
<div class="ttc" id="classArmSystem_html_a7ff4f8e0222a8b9abb00244ee42f2fc9"><div class="ttname"><a href="classArmSystem.html#a7ff4f8e0222a8b9abb00244ee42f2fc9">ArmSystem::haveLSE</a></div><div class="ttdeci">bool haveLSE() const</div><div class="ttdoc">Returns true if LSE is implemented (ARMv8.1) </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00253">system.hh:253</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80">ArmISA::MISCREG_DBGDSCRint</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00093">miscregs.hh:93</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850">ArmISA::MISCREG_TLBI_VMALLS12E1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00578">miscregs.hh:578</a></div></div>
<div class="ttc" id="classArmSystem_html_a61f8f1ecea0030d7fc6ad4f71cc1d448"><div class="ttname"><a href="classArmSystem.html#a61f8f1ecea0030d7fc6ad4f71cc1d448">ArmSystem::getGenericTimer</a></div><div class="ttdeci">GenericTimer * getGenericTimer() const</div><div class="ttdoc">Get a pointer to the system&amp;#39;s generic timer model. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00220">system.hh:220</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">ArmISA::MISCREG_ICC_AP0R0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00801">miscregs.hh:801</a></div></div>
<div class="ttc" id="stat__control_8hh_html"><div class="ttname"><a href="stat__control_8hh.html">stat_control.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">ArmISA::MISCREG_PMOVSSET_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00600">miscregs.hh:600</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupts_html"><div class="ttname"><a href="classArmISA_1_1Interrupts.html">ArmISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2interrupts_8hh_source.html#l00059">interrupts.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">ArmISA::EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00587">types.hh:587</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b">ArmISA::MISCREG_TLBI_VAE3_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00583">miscregs.hh:583</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0">ArmISA::MODE_EL1H</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00595">types.hh:595</a></div></div>
<div class="ttc" id="gic__v3_8hh_html"><div class="ttname"><a href="gic__v3_8hh.html">gic_v3.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a3399d9bc3fccb0d7321b6db8ec32e12e"><div class="ttname"><a href="classArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">ArmISA::ISA::pmu</a></div><div class="ttdeci">BaseISADevice * pmu</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00080">isa.hh:80</a></div></div>
<div class="ttc" id="classArmSystem_html"><div class="ttname"><a href="classArmSystem.html">ArmSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00060">system.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">ArmISA::MISCREG_ID_ISAR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00160">miscregs.hh:160</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a8ec36493a37e78ea73079559e2289ab3"><div class="ttname"><a href="classArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">ArmISA::ISA::assert64</a></div><div class="ttdeci">void assert64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00428">isa.hh:428</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">ArmISA::MISCREG_PMINTENSET_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00585">miscregs.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aedf8742bbf65a60cf102a4b3f9ba3d68"><div class="ttname"><a href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">ArmISA::mask</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">ArmISA::MISCREG_PMOVSSET</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00302">miscregs.hh:302</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122">ArmISA::MISCREG_TLBIMVALH</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00286">miscregs.hh:286</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f">ArmISA::MISCREG_AT_S1E1R_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00534">miscregs.hh:534</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">ArmISA::MISCREG_FPEXC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00072">miscregs.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">ArmISA::MISCREG_FPCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00500">miscregs.hh:500</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a22037edf537f6b1d2d9156efa0726172"><div class="ttname"><a href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">ArmISA::FpscrExcMask</a></div><div class="ttdeci">static const uint32_t FpscrExcMask</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01893">miscregs.hh:1893</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a751a7f2f804734130e4d689e26f370f8"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">ArmISA::ArmFault::update</a></div><div class="ttdeci">void update(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00424">faults.cc:424</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a">ArmISA::MISCREG_VPIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00170">miscregs.hh:170</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9">ArmISA::MISCREG_CPTR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00481">miscregs.hh:481</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce">ArmISA::MISCREG_TLBI_VAE1IS_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00554">miscregs.hh:554</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_af7ac4951de0ff1086a3f2bd48e42de5f"><div class="ttname"><a href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">ArmISA::ISA::Params</a></div><div class="ttdeci">ArmISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00754">isa.hh:754</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca08a88770dc04ee0baf983ebe108c6b00"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca08a88770dc04ee0baf983ebe108c6b00">ArmISA::MISCREG_ID_AA64MMFR2_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00676">miscregs.hh:676</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">ArmISA::MISCREG_TTBR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00193">miscregs.hh:193</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77">ArmISA::MISCREG_AT_S1E1W_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00535">miscregs.hh:535</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">ArmISA::MISCREG_TLBTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00147">miscregs.hh:147</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aa5d9d99474fcdeb7362b14d3a29a5130"><div class="ttname"><a href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">ArmISA::TLB::invalidateMiscReg</a></div><div class="ttdeci">void invalidateMiscReg()</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00446">tlb.hh:446</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a7f7dbcc8c49179b1efdc5f1a5080fb73"><div class="ttname"><a href="classArmISA_1_1ISA.html#a7f7dbcc8c49179b1efdc5f1a5080fb73">ArmISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l00455">isa.cc:455</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aeb752480f8ccbb6fe5119361665a5461"><div class="ttname"><a href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ArmISA::ELIsInHost</a></div><div class="ttdeci">bool ELIsInHost(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">Returns true if the current exception level el is executing a Host OS or an application of a Host OS ...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00308">utility.cc:308</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">ArmISA::MISCREG_MVBAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00330">miscregs.hh:330</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">ArmISA::MISCREG_FPSID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00068">miscregs.hh:68</a></div></div>
<div class="ttc" id="bitfield_8hh_html_aa77220618e53d25e3f859c84b2809b39"><div class="ttname"><a href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a></div><div class="ttdeci">T mbits(T val, int first, int last)</div><div class="ttdoc">Mask off the given bits in place like bits() but without shifting. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00096">bitfield.hh:96</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">ArmISA::MISCREG_CTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00145">miscregs.hh:145</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">ArmISA::MISCREG_SCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00479">miscregs.hh:479</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6">ArmISA::MISCREG_AT_S12E1W_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00548">miscregs.hh:548</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">ArmISA::MISCREG_FPSCR_EXC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00077">miscregs.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0ff9290207eddeb5cf7bfc3fa0c9cd14"><div class="ttname"><a href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">ArmISA::attr</a></div><div class="ttdeci">attr</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00625">miscregs_types.hh:625</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a">ArmISA::MISCREG_AT_S12E0W_Xt</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00550">miscregs.hh:550</a></div></div>
<div class="ttc" id="classArmSystem_html_a85217ebe0804bbea45ee56000772a197"><div class="ttname"><a href="classArmSystem.html#a85217ebe0804bbea45ee56000772a197">ArmSystem::haveLargeAsid64</a></div><div class="ttdeci">bool haveLargeAsid64() const</div><div class="ttdoc">Returns true if ASID is 16 bits in AArch64 (ARMv8) </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00244">system.hh:244</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762">ArmISA::MISCREG_TLBI_VMALLE1IS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00553">miscregs.hh:553</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">ArmISA::MISCREG_IMPLEMENTED</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00942">miscregs.hh:942</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24">ArmISA::MISCREG_PAR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00530">miscregs.hh:530</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classArmSystem_html_a3a993b208c487a8bde966248273ce38e"><div class="ttname"><a href="classArmSystem.html#a3a993b208c487a8bde966248273ce38e">ArmSystem::resetAddr</a></div><div class="ttdeci">Addr resetAddr() const</div><div class="ttdoc">Returns the reset address if the highest implemented exception level is 64 bits (ARMv8) ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00241">system.hh:241</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64">ArmISA::MISCREG_TLBIMVAALIS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00262">miscregs.hh:262</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387">ArmISA::MISCREG_TLBIMVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00273">miscregs.hh:273</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_ae9bde810329001eee4820b6a26bb17b8"><div class="ttname"><a href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">ArmISA::ISA::updateRegMap</a></div><div class="ttdeci">void updateRegMap(CPSR cpsr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8hh_source.html#l00381">isa.hh:381</a></div></div>
<div class="ttc" id="classArmISA_1_1TLBIIPA_html"><div class="ttname"><a href="classArmISA_1_1TLBIIPA.html">ArmISA::TLBIIPA</a></div><div class="ttdoc">TLB Invalidate by Intermediate Physical Address. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00247">tlbi_op.hh:247</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a">ArmISA::MISCREG_ZCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00898">miscregs.hh:898</a></div></div>
<div class="ttc" id="classArmISA_1_1DTLBIMVA_html"><div class="ttname"><a href="classArmISA_1_1DTLBIMVA.html">ArmISA::DTLBIMVA</a></div><div class="ttdoc">Data TLB Invalidate by VA. </div><div class="ttdef"><b>Definition:</b> <a href="tlbi__op_8hh_source.html#l00229">tlbi_op.hh:229</a></div></div>
<div class="ttc" id="classArmISA_1_1ISA_html_a5090de774e77e8534b44c6f27e85b46c"><div class="ttname"><a href="classArmISA_1_1ISA.html#a5090de774e77e8534b44c6f27e85b46c">ArmISA::ISA::zeroSveVecRegUpperPart</a></div><div class="ttdeci">static void zeroSveVecRegUpperPart(VecRegContainer &amp;vc, unsigned eCount)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa_8cc_source.html#l02174">isa.cc:2174</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082">ArmISA::MISCREG_ID_AA64DFR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00452">miscregs.hh:452</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3">ArmISA::MISCREG_TTBR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00484">miscregs.hh:484</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4">ArmISA::TLB::S12E0Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00139">tlb.hh:139</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a430ae631041ec0016452d137fef7f758"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">iGbReg::TxdOp::ic</a></div><div class="ttdeci">bool ic(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00252">i8254xGBe_defs.hh:252</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">ArmISA::MISCREG_TLBIMVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00270">miscregs.hh:270</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">ArmISA::MISCREG_SCTLR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00470">miscregs.hh:470</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d">ArmISA::MISCREG_VTTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00374">miscregs.hh:374</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10">ArmISA::MISCREG_TLBI_ALLE2IS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00567">miscregs.hh:567</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7e1718dd34f5135e284d42af8e3aa26d"><div class="ttname"><a href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">ArmISA::FpscrQcMask</a></div><div class="ttdeci">static const uint32_t FpscrQcMask</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01895">miscregs.hh:1895</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b">ArmISA::MISCREG_TLBI_ALLE2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00574">miscregs.hh:574</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9fe5d892480e2d9dc4d9e280e9218a21"><div class="ttname"><a href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">ArmISA::getITBPtr</a></div><div class="ttdeci">TLB * getITBPtr(T *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00468">tlb.hh:468</a></div></div>
<div class="ttc" id="classArmSystem_html_a8abff4839654cfbb8f11a5efe3fc72cf"><div class="ttname"><a href="classArmSystem.html#a8abff4839654cfbb8f11a5efe3fc72cf">ArmSystem::haveLPAE</a></div><div class="ttdeci">bool haveLPAE() const</div><div class="ttdoc">Returns true if this system implements the Large Physical Address Extension. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00195">system.hh:195</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd">ArmISA::MISCREG_TTBR0_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00486">miscregs.hh:486</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2">ArmISA::MISCREG_ID_AA64PFR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00450">miscregs.hh:450</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">ArmISA::MISCREG_MVFR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00070">miscregs.hh:70</a></div></div>
<div class="ttc" id="classSystem_html_ac776a0fa26c55e2a343c716ded536e7d"><div class="ttname"><a href="classSystem.html#ac776a0fa26c55e2a343c716ded536e7d">System::cacheLineSize</a></div><div class="ttdeci">unsigned int cacheLineSize() const</div><div class="ttdoc">Get the cache line size of the system. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00188">system.hh:188</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
<div class="ttc" id="classSimObject_html_a15d30a398e82cab3686d2e9d54fd71a4"><div class="ttname"><a href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a></div><div class="ttdeci">virtual void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00099">sim_object.cc:99</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
