 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CLE
Version: Q-2019.12
Date   : Tue Mar 23 17:46:45 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mask_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mask_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CLE                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mask_reg[3][2]/CK (DFFRX1)               0.00 #     0.50 r
  mask_reg[3][2]/Q (DFFRX1)                0.62       1.12 f
  U1705/Y (NOR2BX1)                        0.32       1.44 f
  U5280/Y (OA22X1)                         0.49       1.92 f
  U1833/Y (OAI22X1)                        0.25       2.17 r
  U1829/Y (OR2X2)                          0.22       2.39 r
  U1715/Y (NAND3X1)                        0.17       2.56 f
  U1932/Y (AO22X4)                         0.29       2.85 f
  U1713/Y (OAI2BB1X1)                      0.28       3.12 r
  U1664/Y (BUFX6)                          0.24       3.37 r
  U1663/Y (INVX12)                         0.11       3.48 f
  U2684/Y (OAI22X1)                        0.62       4.10 r
  U5286/Y (OA22X1)                         0.38       4.49 r
  U1717/Y (OAI22X1)                        0.18       4.66 f
  U1675/Y (OAI221X1)                       0.37       5.03 r
  U5231/Y (AO22X4)                         0.28       5.31 r
  U5230/Y (OAI21X4)                        0.15       5.46 f
  U2080/Y (INVX3)                          0.33       5.78 r
  U2451/Y (AO22X1)                         0.44       6.22 r
  U1806/Y (CLKINVX1)                       0.39       6.62 f
  U1803/Y (NOR2X1)                         0.27       6.89 r
  U1805/Y (OR2X1)                          0.24       7.12 r
  U1807/Y (OAI221X1)                       0.21       7.34 f
  U1648/Y (AO22X4)                         0.30       7.63 f
  U1722/Y (OA21X2)                         0.23       7.86 f
  U1680/Y (BUFX20)                         0.18       8.04 f
  U1677/Y (OAI2BB2X1)                      0.35       8.40 f
  U1686/Y (AOI2BB2X4)                      0.31       8.71 f
  U2690/Y (OAI22XL)                        0.39       9.10 r
  mask_reg[2][6]/D (DFFRX1)                0.00       9.10 r
  data arrival time                                   9.10

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              0.50       9.50
  clock uncertainty                       -0.10       9.40
  mask_reg[2][6]/CK (DFFRX1)               0.00       9.40 r
  library setup time                      -0.30       9.10
  data required time                                  9.10
  -----------------------------------------------------------
  data required time                                  9.10
  data arrival time                                  -9.10
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
