#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 17 00:44:48 2021
# Process ID: 10972
# Current directory: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17372 D:\Vivado\ECE221_FinalProject\Final_Project_VGA_Test\Final_Project_VGA_Test.xpr
# Log file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/vivado.log
# Journal file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/Xilinx/Nexys-A7-100T-Master.xdc
import_files -fileset constrs_1 D:/Xilinx/Nexys-A7-100T-Master.xdc
file mkdir D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/VGA_Controller_Testbench.vhd w ]
add_files -fileset sim_1 D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/VGA_Controller_Testbench.vhd
update_compile_order -fileset sim_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/Clock_Divider_Testbench.vhd w ]
add_files -fileset sim_1 D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/Clock_Divider_Testbench.vhd
update_compile_order -fileset sim_1
launch_simulation
source Top_Design.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Clock_Divider_Testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source Clock_Divider_Testbench.tcl
close_sim
launch_simulation
source Clock_Divider_Testbench.tcl
close_sim
