wb_dma_ch_pri_enc/wire_pri27_out 1.825007 -0.630855 0.429036 -1.261467 1.282888 1.118649 -0.234935 0.887763 -0.238851 -0.809338 -0.243862 4.220828 -0.719056 -1.964475 0.397045 0.444184 -0.802000 -0.893159 0.664699 -0.259416
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.670449 -2.776160 -0.590014 -3.811620 2.344182 -1.203568 -3.187672 0.818222 1.270853 -1.936844 -3.346981 0.809685 -0.521885 -1.001630 0.666959 1.620644 1.408504 -1.226502 1.644661 1.468560
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.124941 0.894320 0.053783 0.727092 0.617105 -0.231788 -0.223690 -0.137146 -1.132487 0.230005 1.043816 2.507755 0.371260 -1.292689 -0.873065 -1.922127 -1.947874 -0.589546 -1.383536 0.769017
wb_dma_ch_sel/always_5/stmt_1/expr_1 -3.295085 2.789667 -1.560548 -1.110126 3.794429 -2.482604 -2.516729 0.150776 1.573530 0.772720 -1.193667 2.020545 -1.138615 -3.790769 1.325416 -0.822978 1.585564 -1.013302 -1.176240 2.000837
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.254184 2.110635 -0.085046 0.385014 -1.613586 -1.319966 2.450718 -0.737312 0.147137 0.066502 -1.233572 -0.544907 -0.848345 -1.454212 -2.790065 -2.503705 -1.496929 -0.898675 -1.076915 -1.369325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.043589 -1.027640 2.598496 -2.586735 -0.719079 1.467535 0.220298 -1.522411 -1.879933 -3.154028 0.331936 4.074678 -0.587664 -0.715772 -3.366750 -0.044108 -0.582671 -0.503212 -1.447138 -1.313692
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.483940 -2.270109 1.071907 -2.478141 -1.099030 1.004150 0.617115 -0.118809 -0.137292 -3.136605 -1.276895 1.486376 -0.834158 -0.385760 0.572954 1.830401 1.143970 -0.660994 -0.037595 -1.197255
wb_dma_ch_rf/assign_1_ch_adr0 -0.222365 2.251999 -0.930276 -1.197726 -5.541408 -0.102909 3.543630 -1.212020 0.136252 -0.858701 -0.257491 -1.236392 3.504721 0.849266 4.048359 0.176860 1.410627 -0.028966 -4.504004 0.245506
wb_dma_ch_rf/reg_ch_busy -0.142188 3.856507 1.075730 0.235758 -1.348047 -1.752803 1.904077 -1.674316 0.957223 0.781541 -1.188676 -2.135138 -1.923414 -1.762824 -2.785095 -4.200472 -1.242989 -1.015655 -2.626874 0.287498
wb_dma_wb_slv/always_5 -0.815904 1.529836 -2.412268 4.154669 -3.286635 -1.888888 -0.862893 1.594565 -1.118718 -1.227843 0.551601 -2.276108 -0.312609 -1.104398 2.819041 0.202709 0.858027 -1.176536 6.770236 -0.644588
wb_dma_wb_slv/always_4 -0.790787 1.766444 0.529079 -0.218567 -6.816828 -2.031506 -2.063146 -2.221282 -1.458856 0.177939 -2.914607 -2.586394 4.267733 1.628569 1.634888 -2.386797 0.958915 -3.831332 2.712246 7.268993
wb_dma_wb_slv/always_3 1.488120 0.998744 -1.941440 -2.810144 -3.109084 -2.261758 -0.300923 -3.252117 -5.062694 -1.827731 -2.819438 -0.959066 2.408782 2.453766 -0.940076 -1.744165 -1.391843 0.682255 -3.291067 0.862802
wb_dma_wb_slv/always_1 -0.599196 4.786977 1.044283 -0.127422 -4.141281 -3.659958 -0.791177 -0.697621 -1.384899 -0.302033 -1.834760 -0.137663 4.745328 0.298046 0.765437 -4.888592 -3.362326 -2.576433 -1.763986 4.962950
wb_dma_ch_sel/always_44/case_1/cond -0.942683 0.388037 0.339418 -2.726790 -7.117981 -2.035270 3.945193 -3.226521 0.203495 -3.885153 -2.142409 0.483305 2.489551 0.084658 2.472429 1.949111 1.599647 -0.758248 -1.651424 -0.090231
wb_dma_rf/wire_ch0_csr 0.487921 3.781025 -1.179073 1.321228 -1.868071 -3.472912 1.327584 0.799453 0.386655 2.305882 -3.093732 -2.079185 3.420310 0.158725 -0.576317 -3.863138 -2.725951 0.606937 -2.504257 1.873404
wb_dma_de/wire_done 1.385013 0.789566 -0.431737 -1.283383 3.443886 1.422568 -2.754899 2.978491 -0.147950 0.508035 -1.958595 -0.689051 -0.270281 -0.943761 -0.889665 -2.584639 0.500782 -1.428745 -1.273125 1.087015
wb_dma_ch_pri_enc/wire_pri11_out 1.731511 -0.521397 0.391748 -1.216706 1.278626 1.108537 -0.246618 0.869077 -0.271106 -0.794983 -0.230467 4.168894 -0.653294 -1.952791 0.285537 0.286494 -0.846635 -0.928869 0.584027 -0.261366
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.033521 1.135864 1.194753 -1.084734 4.408249 2.559449 -2.769892 1.896262 -0.875445 0.763326 0.034909 -1.659330 -1.059626 0.445222 -5.790189 -3.289993 0.255159 0.175890 -1.827925 -0.995224
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.040541 -1.012014 1.928350 -1.773063 1.520164 2.353399 0.033080 -0.181477 0.073885 -0.745319 0.495888 0.319302 -1.644605 0.945179 -4.015672 1.439536 0.879060 1.358466 1.079475 -3.164565
wb_dma_de/always_13/stmt_1 0.199564 2.865425 -1.530537 -2.058487 3.204990 -1.507728 -0.538453 0.673105 1.744303 0.900810 -3.368204 1.450903 -1.215710 -2.919209 2.467744 0.434757 1.172007 0.361392 -1.908745 0.270568
wb_dma_de/always_4/if_1 1.497222 3.689961 0.207392 -0.624401 1.866075 2.366217 -1.085377 2.712185 -0.527468 0.156693 -0.902451 0.138443 -1.085513 -1.935209 -0.241346 -2.528272 0.808660 -0.888740 -0.604341 -0.761727
wb_dma_ch_arb/input_req -0.184204 -2.332596 -0.594231 -0.615669 -1.280210 -0.272831 2.218892 0.542884 -3.418600 -1.892582 -4.963429 2.215092 2.016963 0.954783 -4.816909 0.136033 -1.327619 -1.652673 -2.092062 -3.128731
wb_dma_ch_pri_enc/wire_pri20_out 1.788092 -0.561185 0.409647 -1.246924 1.231903 1.059115 -0.229713 0.796707 -0.277458 -0.760767 -0.269245 4.277304 -0.681961 -2.005152 0.329714 0.291051 -0.879167 -0.965597 0.506275 -0.140334
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.650865 1.995114 -2.770513 1.089726 -1.653331 0.720163 1.369027 2.402170 -0.151641 -0.244541 -1.096247 -1.761759 0.685857 -0.667949 2.290249 0.832216 2.198445 -0.165936 1.828918 -2.549056
wb_dma_ch_rf/always_26/if_1/if_1 -0.423684 2.805945 -0.903793 -0.531371 2.509888 -3.976852 -1.808056 -1.302256 -1.402494 -0.911799 -3.715063 1.211480 -1.919888 -1.811595 1.258083 0.299147 0.241527 0.748288 -2.575379 0.423246
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.455078 -1.273706 3.223827 -1.024221 0.277398 1.235194 0.451801 -1.720112 0.678072 1.231664 -1.602999 0.149701 -0.396318 0.891488 -1.595879 -0.581012 0.566683 -1.361244 -4.512198 2.713025
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.103571 2.220312 -0.563788 0.967894 -1.671679 0.151485 -0.652731 0.974307 -0.317284 -1.056996 -1.819399 -2.392090 -1.910821 -1.055562 1.730490 0.679075 3.193177 -0.706318 2.616969 -0.872483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.652430 -1.200050 0.303345 -0.856515 1.662125 1.684323 0.115556 1.248831 0.690904 -0.443123 -0.156011 0.089767 -1.571144 -0.146502 -0.634339 1.350419 0.843260 0.442755 1.365512 -2.185083
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.122764 0.450280 1.012110 0.807288 0.624891 -0.835451 -0.203630 -1.058668 0.158216 1.639872 -0.480677 1.309285 -0.477589 -0.576689 -0.570324 -0.720267 -0.181753 -1.430193 -1.143601 2.168417
wb_dma_ch_sel/wire_ch_sel -0.167029 4.592296 -0.849164 -1.517830 -2.609186 -1.970551 1.910377 -1.067822 -0.020678 -0.633867 -2.181634 -0.675169 2.801996 -0.789698 -1.259496 -2.057129 -0.451594 0.906248 -3.590324 -1.314912
wb_dma_rf/inst_u19 1.121613 1.381339 -2.294824 -0.053463 -0.356724 1.729077 1.177037 3.178966 -0.388566 -1.019776 -1.115717 2.561990 -0.047076 -2.682993 2.602678 1.082400 1.171298 -1.064043 2.517587 -2.715231
wb_dma_rf/inst_u18 1.061272 1.297498 -2.412957 -0.090600 -0.562735 1.698270 1.237015 3.133028 -0.334095 -1.051294 -1.196321 2.520219 0.009551 -2.656597 2.780588 1.270131 1.316626 -1.044782 2.549323 -2.725054
wb_dma_rf/inst_u17 1.022681 1.246073 -2.277748 -0.138207 -0.524658 1.774863 1.336102 3.003360 -0.355767 -1.056628 -1.207239 2.427320 -0.021492 -2.561106 2.591195 1.287118 1.337982 -0.962620 2.316169 -2.790490
wb_dma_rf/inst_u16 0.986207 1.254639 -2.195565 -0.140918 -0.470462 1.680849 1.305255 2.909038 -0.425090 -0.963200 -1.192936 2.534297 -0.059350 -2.570666 2.440762 1.132230 1.149021 -1.024493 2.112976 -2.633754
wb_dma_rf/inst_u15 1.019851 1.240944 -2.258992 -0.056994 -0.564009 1.667038 1.309387 2.963976 -0.320713 -1.031100 -1.126603 2.412609 -0.021914 -2.545835 2.655443 1.261243 1.223236 -1.019504 2.436425 -2.694013
wb_dma_rf/inst_u14 1.049145 1.308332 -2.300463 -0.085353 -0.544164 1.759980 1.266710 3.054675 -0.395869 -1.044930 -1.215241 2.452240 -0.060948 -2.603407 2.644506 1.275032 1.293457 -1.036199 2.452925 -2.747488
wb_dma_rf/inst_u13 1.031831 1.422505 -2.333174 -0.181420 -0.641361 1.659942 1.265939 2.963987 -0.507200 -1.054317 -1.383287 2.540495 0.161885 -2.590629 2.620585 1.152674 1.334025 -1.074847 2.065305 -2.630862
wb_dma_rf/inst_u12 1.083840 1.316058 -2.371795 -0.177677 -0.543227 1.733529 1.267969 3.080507 -0.390225 -1.097908 -1.335944 2.562710 0.022314 -2.644559 2.679184 1.303579 1.399525 -1.057838 2.403368 -2.738654
wb_dma_rf/inst_u11 1.107476 1.351290 -2.304017 -0.127131 -0.391475 1.774948 1.150891 3.197681 -0.442918 -1.011216 -1.267421 2.473638 0.000505 -2.595764 2.556751 1.139308 1.221933 -1.085390 2.456816 -2.718580
wb_dma_rf/inst_u10 1.072953 1.235845 -2.291822 -0.115032 -0.495673 1.762962 1.288371 3.144726 -0.242425 -1.065286 -1.104959 2.474595 -0.113704 -2.617748 2.750959 1.324567 1.278401 -1.005193 2.648947 -2.815718
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.799431 6.793331 1.238383 0.360227 -0.329942 4.430721 -1.695357 3.593007 -2.030790 2.191902 0.917789 -2.568199 2.382211 2.320735 -0.505017 -3.014229 0.353974 1.026191 1.336596 -0.767492
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.088506 -4.356080 -0.396705 -0.055986 -2.505318 1.369157 2.314791 -2.005758 0.896465 1.844283 -4.109158 1.432117 -2.398774 -0.092682 1.955582 5.175264 3.850283 -1.689165 0.355562 1.523861
wb_dma/input_wb1_ack_i -0.240533 0.058835 -0.526398 0.723422 -0.278942 -1.168603 -0.381767 0.096025 -3.378561 -0.876060 -3.133138 2.770072 -0.887040 -1.231930 -2.045449 -1.784403 -1.073120 -2.555825 -5.695757 0.734623
wb_dma/wire_slv0_we 1.686586 1.628091 -1.521837 -3.072693 -3.064928 -2.513229 -0.682067 -3.626896 -4.237366 -1.786820 -2.772855 -1.973909 1.991648 2.398920 -0.480137 -1.828211 -0.715107 0.981673 -3.517134 1.469311
wb_dma_ch_rf/reg_ch_sz_inf -0.125082 1.621613 1.750142 0.281285 0.623691 -0.608296 -0.735760 -1.330507 1.000193 1.126377 0.683442 -2.026186 -1.479119 -0.148418 -0.513413 -2.383614 -0.138324 -0.171400 -2.339513 2.310777
wb_dma_ch_rf -0.590739 1.070720 0.747908 -0.968026 -2.618024 -1.633215 -0.187754 -3.053385 -2.484877 0.158009 -3.825561 -1.849741 1.748380 1.453372 -2.363719 -2.527816 0.505378 -0.399555 -6.288079 3.114048
wb_dma_ch_sel/wire_gnt_p1_d 0.154582 0.945665 0.028625 0.716055 0.654167 -0.207375 -0.265455 -0.069022 -1.169450 0.227989 1.098904 2.640157 0.323792 -1.379133 -0.842625 -1.966806 -1.984957 -0.630527 -1.333098 0.739929
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.202595 0.900848 0.065814 0.727963 0.651649 -0.227405 -0.245001 -0.073025 -1.143346 0.244166 1.092815 2.736331 0.354737 -1.363695 -0.863886 -1.935590 -1.991468 -0.631746 -1.312908 0.764117
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -0.110525 1.556592 0.750302 -3.935032 2.661286 0.767067 -3.852759 1.334749 0.639402 -1.377207 -3.007183 -2.665260 -1.172377 -0.140596 -2.832466 -0.838418 2.992378 -0.300165 0.861044 -0.247316
wb_dma_ch_sel/input_ch1_txsz 1.053132 -2.241556 -0.487527 -1.160588 1.309171 -1.350225 -2.035523 0.025408 -0.545427 -0.011178 -1.195291 3.200274 1.573565 -0.805950 0.314027 -0.946466 -1.884299 -1.800062 -1.342145 3.595503
wb_dma/wire_ch3_txsz 1.695603 -1.585020 0.313371 -2.130096 0.645524 1.414932 0.013757 1.029883 0.932769 -1.083661 -1.469981 1.768251 -1.059416 -0.682155 1.281599 2.496328 1.190278 -0.317340 2.031898 -1.054530
wb_dma_ch_sel/assign_7_pri2 0.638572 -1.177024 0.292407 -0.814849 1.700213 1.728261 0.092534 1.266233 0.706302 -0.461436 -0.079729 0.081031 -1.623822 -0.155218 -0.612532 1.330847 0.855763 0.431032 1.402440 -2.248439
wb_dma_ch_pri_enc/inst_u30 1.785110 -0.571826 0.404283 -1.274294 1.242319 1.078655 -0.210263 0.847203 -0.253482 -0.772926 -0.303526 4.240325 -0.661816 -1.955600 0.345867 0.348608 -0.820705 -0.907698 0.569555 -0.224458
wb_dma/assign_3_dma_nd 0.522337 1.523297 -1.568746 -0.557507 1.831023 3.578851 -0.048386 4.446560 -0.535965 -0.581117 -1.397289 -1.841750 -0.654173 -0.057211 -0.790684 0.727264 2.613668 0.597384 2.385703 -4.979004
wb_dma_ch_rf/assign_6_pointer 1.759550 -2.104354 5.837814 -2.984713 0.627490 3.265023 2.151820 -2.435553 1.289185 1.917632 -3.668267 2.140614 -1.876146 1.768822 -3.208339 1.865848 0.521943 -0.673698 -4.200338 1.131053
wb_dma_ch_rf/wire_ch_adr0_dewe -0.594240 -0.827008 -0.937392 0.866663 -1.952837 -1.196951 1.726674 -0.874212 1.095376 -0.127681 0.454051 0.277554 -0.310995 -0.771566 2.548182 1.524648 0.308972 -0.269753 0.998553 0.149303
wb_dma_ch_pri_enc/always_2/if_1/cond 1.779919 -0.629019 0.407897 -1.229991 1.293932 1.074929 -0.275947 0.812598 -0.248101 -0.759265 -0.245787 4.199015 -0.689917 -1.970191 0.318482 0.318951 -0.830201 -0.920960 0.558905 -0.208521
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.051239 -1.509900 1.584912 -1.889727 0.302626 1.611356 2.163875 0.304844 1.153600 0.711252 -3.482451 2.157745 -1.474046 0.136707 1.346080 2.758970 0.053443 -0.285285 0.133085 -0.696997
wb_dma_ch_sel/input_ch0_txsz 0.366998 1.499876 -0.840086 -3.178849 3.029626 -0.022723 -3.996958 2.645433 1.126725 -1.020384 -3.831030 -3.118987 -1.080073 -1.155235 0.174870 -1.262816 3.003525 -1.200618 0.538480 0.902902
wb_dma_ch_sel/always_2 0.575888 1.595180 -1.582834 -0.540920 1.880862 3.642194 -0.121166 4.577934 -0.544201 -0.575346 -1.485837 -1.898243 -0.651033 -0.090269 -0.764502 0.720410 2.697793 0.599526 2.449586 -5.019205
wb_dma_ch_sel/always_3 0.744310 -1.244009 -0.493297 -3.132857 2.084664 2.918697 -1.829741 2.986689 -0.512659 -1.087725 -3.018160 -1.004733 0.605005 1.394910 -2.650359 1.662292 2.621377 0.164150 2.016729 -2.764748
wb_dma_rf/input_de_txsz_we 0.846915 -0.252314 -0.466080 0.598466 3.657035 0.898080 -3.382502 3.987690 1.759218 0.679540 -0.111646 -5.020219 -1.914990 0.013974 -0.219563 -2.090251 0.806890 -0.819660 3.322559 0.409540
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.446376 -2.214669 1.029125 -2.488532 -1.261303 0.952535 0.629866 -0.147630 -0.221473 -3.219726 -1.367086 1.436999 -0.789731 -0.417905 0.638750 1.759100 1.162983 -0.735064 -0.073523 -1.167736
wb_dma_ch_sel/assign_145_req_p0 0.144339 2.229598 -0.393412 0.987281 -1.652065 0.115490 -0.648126 0.808768 -0.304990 -0.967284 -1.731418 -2.420641 -2.135484 -1.067751 1.698537 0.612376 3.177903 -0.767300 2.486824 -0.724732
wb_dma_de/always_3/if_1/if_1/cond -0.667649 0.310593 0.088500 1.586051 -1.112720 -1.260891 -1.501074 -0.857493 -2.013691 -0.858441 -0.270080 -0.429937 -0.330994 0.245582 -1.162904 -0.230162 0.227842 -0.295289 1.259733 0.448759
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.486618 -2.217800 1.006908 -2.462276 -1.200518 1.004365 0.584241 -0.059532 -0.170649 -3.230598 -1.306916 1.469589 -0.845863 -0.501876 0.661562 1.807127 1.184204 -0.739064 0.019553 -1.141908
wb_dma_rf/always_1/case_1 -2.591499 6.908491 2.257499 -2.488101 -3.430911 -3.862323 2.592056 -3.412727 -1.000747 0.833749 -3.925812 -1.083267 0.737332 -0.248592 -3.570577 -6.402762 -2.267838 -2.545617 -6.557375 3.353047
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.775218 3.086514 1.139940 -0.216491 -0.957771 -2.085488 0.981588 -1.914233 -0.544311 0.113966 -2.412659 0.555729 -1.551899 -1.641826 -0.028695 -2.151403 -1.115489 -1.849348 -0.833191 1.123691
wb_dma_ch_sel/assign_99_valid/expr_1 -2.919642 3.296711 -2.137674 -1.856089 -4.212327 0.349220 -0.852137 -2.098094 -1.338269 -1.352878 -1.185603 -2.551598 2.721135 0.808686 0.008954 1.676749 6.347243 1.171388 -1.956788 -0.304228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.687215 1.928551 -2.796301 1.101526 -1.712641 0.746622 1.515657 2.329761 -0.151558 -0.243216 -1.086168 -1.704468 0.683824 -0.684474 2.308917 0.910785 2.218136 -0.128088 1.748568 -2.660143
wb_dma_wb_slv/reg_slv_adr -0.717708 4.968312 0.978154 -0.170545 -4.131229 -3.867162 -0.757577 -0.899980 -1.528279 -0.337480 -1.960790 -0.025851 4.772737 0.294710 0.992798 -4.846650 -3.358986 -2.566096 -1.956582 5.038628
wb_dma_ch_sel/assign_8_pri2 0.709522 -1.232426 0.292984 -0.915627 1.736719 1.756849 0.123523 1.315602 0.716102 -0.489977 -0.100188 0.110588 -1.623964 -0.205160 -0.598988 1.429507 0.903503 0.429760 1.484956 -2.270685
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.033600 1.591055 1.645460 0.256498 0.675115 -0.476099 -0.723859 -1.164503 1.027424 1.039199 0.671530 -1.935253 -1.462637 -0.216299 -0.421043 -2.259976 -0.113921 -0.160715 -2.038233 2.123265
wb_dma_wb_mast/wire_wb_cyc_o 0.147223 0.953521 0.058043 0.722559 0.615243 -0.248927 -0.249302 -0.119902 -1.144183 0.228493 1.043768 2.601288 0.372640 -1.360718 -0.873322 -1.969344 -1.942815 -0.656592 -1.386516 0.792519
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.136845 -0.968987 0.319620 -0.813087 -1.127485 -0.583193 -0.160687 -2.229369 -1.603766 -0.906515 -1.262761 -1.033368 0.192672 1.079437 -0.701942 -0.471280 0.020258 0.120567 -2.936588 0.841361
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.735954 -0.461525 0.328972 -1.163129 1.239092 1.102018 -0.212760 0.892545 -0.339059 -0.799046 -0.218643 4.241281 -0.618725 -2.026536 0.304869 0.254192 -0.884973 -0.935206 0.585255 -0.292779
wb_dma/wire_paused -2.122659 0.476133 0.954287 0.753549 0.622995 -0.804676 -0.251508 -0.987877 0.157989 1.686836 -0.569069 1.216661 -0.404949 -0.509010 -0.558841 -0.726747 -0.064690 -1.446028 -1.160918 2.198761
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.153354 3.780534 0.982250 0.217059 -1.344324 -1.718369 2.063007 -1.662094 0.991212 0.898073 -1.169129 -2.116642 -1.817527 -1.730412 -2.949966 -4.234948 -1.340142 -1.005397 -2.702905 0.229967
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.110373 1.001081 0.046205 0.712329 0.589094 -0.285001 -0.228047 -0.131085 -1.170919 0.235144 1.030048 2.516502 0.430067 -1.326355 -0.858239 -1.996125 -1.959944 -0.654051 -1.449615 0.801227
wb_dma/wire_ch1_adr1 -0.562968 0.129093 1.699381 -1.037626 -0.141860 0.737757 -0.045735 -1.419788 -0.567805 -0.338281 0.594127 0.310656 -0.157492 1.080125 -3.343582 0.213484 0.076565 0.893202 -0.205345 -1.008894
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.781152 0.573325 -1.327881 0.255021 -0.919223 0.567848 0.015976 -0.673821 -0.040264 3.934626 -1.864738 0.759038 3.326698 1.071199 -2.306212 0.365438 2.415405 -0.937135 -3.573825 2.368495
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.852318 -1.797613 2.442723 -3.275472 -1.288967 1.619262 0.381196 -1.373282 -0.720974 -3.262933 -0.870775 1.599358 -0.807868 0.560152 -2.403191 1.781174 1.285880 0.045287 -0.234644 -1.838896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.404035 1.494240 -3.753404 3.114860 -2.398515 -0.920264 -0.335033 2.791559 -2.321582 -1.081868 -1.340681 -2.597021 3.259683 0.531552 0.115454 0.034164 1.040398 0.199470 3.390043 -2.551021
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.398364 -0.681598 -0.876066 -0.270514 -3.716956 0.626985 0.262591 1.046763 -2.899218 -4.296908 -1.880128 -0.667331 2.361736 1.150715 -2.249005 1.856908 1.847808 0.293570 2.992290 -4.158267
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.392118 -2.184281 0.996141 -2.428624 -1.061531 1.018764 0.598976 -0.058591 -0.144845 -3.062382 -1.253676 1.414100 -0.846404 -0.431015 0.520904 1.717115 1.172468 -0.649804 -0.046912 -1.195293
wb_dma_ch_sel/always_39/case_1/stmt_4 0.661243 -1.189738 0.271473 -0.900545 1.685819 1.739100 0.149899 1.258788 0.698961 -0.468182 -0.138002 0.074693 -1.611277 -0.171580 -0.644380 1.370306 0.899969 0.441529 1.354293 -2.242676
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.797058 -0.641518 0.414086 -1.280589 1.260105 1.091900 -0.259155 0.887343 -0.236574 -0.816719 -0.259552 4.261980 -0.716245 -1.971041 0.365933 0.418442 -0.816309 -0.905835 0.637506 -0.244597
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.395302 1.548196 -3.876489 3.229200 -2.575518 -0.946068 -0.317277 2.871339 -2.294929 -1.105583 -1.267633 -2.697387 3.355014 0.559017 0.373258 0.097248 1.075342 0.193275 3.647817 -2.575884
wb_dma_ch_pri_enc/wire_pri14_out 1.688873 -0.500724 0.379820 -1.199667 1.184478 0.995897 -0.197097 0.767396 -0.280486 -0.743756 -0.301221 4.129158 -0.626424 -1.927143 0.285220 0.312231 -0.829555 -0.935984 0.509619 -0.196578
wb_dma_ch_sel/always_39/case_1/stmt_1 0.530036 1.601638 -1.573427 -0.470920 1.757658 3.549123 -0.075666 4.472712 -0.530113 -0.597263 -1.432913 -1.926794 -0.597440 -0.071648 -0.719040 0.662402 2.617857 0.580338 2.415307 -4.920510
wb_dma_rf/wire_ch6_csr -0.030832 0.359445 0.123957 -0.172759 -1.418724 -0.308091 -1.040800 -1.632713 -1.720026 0.172767 -2.875382 -1.831743 2.193213 1.552698 -0.871751 -0.282664 2.167338 0.738503 -5.935058 2.131444
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.513111 2.164394 -1.730708 1.806095 -0.205970 0.688837 -1.103594 3.658142 -0.188815 -0.285936 0.402926 -2.155243 0.264997 -0.752454 1.672458 -1.044850 0.351785 -0.675708 4.899148 -1.346782
wb_dma_wb_if/input_wb_we_i 2.332419 0.806771 -2.916820 5.534629 -1.347682 0.164641 -2.363929 4.409722 -2.383117 1.611535 2.497384 0.000577 2.422936 -0.020992 5.301960 -1.798487 -2.611950 -2.431646 6.007454 2.143896
wb_dma_ch_sel/assign_141_req_p0 0.119422 2.203050 -0.590451 0.995767 -1.665553 0.125088 -0.654513 0.932509 -0.306666 -1.088138 -1.831666 -2.440681 -1.993473 -1.126679 1.696845 0.678821 3.242810 -0.752874 2.728493 -0.858278
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.762905 1.181324 -4.112202 1.774186 -1.261356 0.441173 1.111103 4.006281 -0.302588 -0.293081 -0.915615 -2.288485 3.612996 0.208296 1.428614 0.376914 0.874544 0.565496 2.617959 -3.310230
wb_dma_ch_sel_checker 1.003944 -0.409762 0.083900 -1.182932 -1.019477 -0.331592 -0.105141 -0.276910 0.244513 -0.636030 -1.258249 1.672202 0.518702 -0.525500 1.933205 1.106992 0.248742 -0.758029 0.650316 1.222997
wb_dma_ch_rf/reg_ch_dis -0.344355 2.855251 -1.545490 -0.584614 2.167661 -2.649588 -2.069323 -0.038553 -0.040737 0.063378 -3.405797 0.987706 -1.408260 -2.554230 1.492373 0.359427 1.392817 0.144267 -0.411232 0.679824
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.394665 -1.338599 3.105963 -2.826443 0.272810 2.293148 1.836244 -1.066143 0.588914 0.424761 -2.888045 2.338973 -1.545676 1.163595 -1.960321 2.866163 0.268739 0.563294 0.056442 -1.562319
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.382780 1.536137 -3.863456 3.215910 -2.353070 -0.825532 -0.398243 3.001194 -2.373688 -1.047121 -1.300875 -2.737387 3.379653 0.626598 0.125728 -0.086331 0.993118 0.255732 3.479233 -2.669440
wb_dma_ch_rf/wire_pointer_we 0.194435 -1.162376 0.459167 -0.786613 -0.999685 -0.554328 -0.114963 -2.269741 -1.570008 -0.805964 -1.230832 -0.962636 0.043973 1.089241 -0.798870 -0.535489 -0.085908 0.102889 -3.079600 0.911692
wb_dma_ch_sel/always_46/case_1/stmt_1 1.235410 -0.395732 -0.894112 1.435003 0.204100 1.873639 -0.557322 1.595574 -0.164806 1.973449 1.572393 -0.960889 1.259417 1.059815 2.477029 -0.333595 0.050367 -0.172371 -0.501772 1.023994
wb_dma_wb_slv/always_3/stmt_1 1.582278 1.425487 -1.785101 -2.926976 -3.135545 -2.384845 -0.195637 -3.468432 -5.125188 -1.874311 -2.824302 -0.806221 2.277168 2.473734 -0.824416 -1.678610 -1.486217 0.824113 -3.348045 0.737439
wb_dma_ch_rf/always_2/if_1/if_1 2.426187 -1.197465 3.134660 -2.747176 0.221196 2.203195 1.897886 -1.080771 0.561523 0.489861 -2.902044 2.284613 -1.517099 1.140235 -1.915837 2.730419 0.144495 0.520673 -0.123574 -1.455027
wb_dma_pri_enc_sub/assign_1_pri_out 1.799210 -0.583924 0.349241 -1.294923 1.195577 1.089832 -0.209607 0.861165 -0.258342 -0.807345 -0.327535 4.320842 -0.608275 -1.982089 0.446660 0.399358 -0.840257 -0.928520 0.607601 -0.179761
wb_dma_ch_sel/input_ch0_adr0 0.121722 1.208160 -0.656049 -1.140398 -6.177515 -1.737910 1.424653 -1.798900 1.556314 -1.955351 -0.540550 -0.537148 3.017987 0.089126 5.193983 2.939197 2.185092 0.619360 2.880630 1.526218
wb_dma_ch_sel/input_ch0_adr1 -0.679884 0.276302 0.114919 1.487029 -1.150212 -1.313144 -1.449096 -0.982908 -2.010576 -0.860433 -0.291575 -0.430985 -0.287967 0.272999 -1.224326 -0.256728 0.236768 -0.261495 1.122186 0.460174
wb_dma_wb_slv/assign_4 -1.989311 -1.246554 -2.299396 1.810274 -2.371779 -2.651851 1.218265 0.658512 -1.325210 1.063025 -2.384363 -1.345620 1.264626 0.532775 -6.033976 -3.473344 -1.546581 -1.936222 -4.544047 0.710161
wb_dma_wb_mast/input_wb_data_i 0.067864 -0.156367 1.459174 0.370953 -0.814571 -2.080116 0.197871 -1.208532 -1.853494 1.103630 -4.702926 -1.240124 0.336908 3.549195 0.390192 -0.275090 -0.981194 -1.742369 -5.079104 2.999416
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.867994 -2.047864 2.640672 -3.338840 -1.345010 1.658975 0.487322 -1.559966 -0.749626 -3.382872 -0.807040 1.636322 -0.870636 0.649574 -2.652116 1.845999 1.212234 0.100819 -0.367961 -1.987723
wb_dma_de/wire_adr1_cnt_next1 -1.706524 1.296094 -1.146782 -1.062012 1.980176 -0.080723 -0.695088 0.315973 -0.246033 -0.380002 1.121498 0.850066 2.879344 0.907671 -2.912627 1.122839 -0.042272 3.504948 0.468540 -3.241652
wb_dma_ch_sel/inst_u2 0.209350 0.884657 0.108142 0.729307 0.719574 -0.228311 -0.265623 -0.092938 -1.140200 0.232453 1.158366 2.729471 0.265923 -1.392636 -0.892752 -2.032574 -2.095714 -0.648578 -1.328198 0.787299
wb_dma_ch_sel/inst_u1 -0.759771 -1.541201 -1.683486 -1.908408 -1.910511 -0.816038 1.061129 0.547156 -1.968807 -3.106329 -5.153807 0.471443 4.354515 2.474703 -2.134485 4.426734 1.861556 2.056170 0.818559 -4.692936
wb_dma_ch_sel/inst_u0 1.822551 -0.560245 0.412182 -1.279234 1.217158 1.078340 -0.245779 0.845240 -0.274119 -0.811442 -0.235022 4.362341 -0.642239 -2.030363 0.420644 0.345653 -0.888913 -0.978312 0.653840 -0.145034
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.748688 -0.568851 0.347230 -1.267897 1.228009 1.106003 -0.254622 0.879307 -0.274587 -0.816252 -0.331050 4.203090 -0.614434 -1.958718 0.318279 0.344875 -0.778337 -0.907743 0.549196 -0.244305
wb_dma/wire_adr0 -1.005679 0.613040 0.281140 -2.751689 -7.287360 -2.031295 4.051677 -3.217859 0.274709 -3.791147 -2.160354 0.390465 2.557977 0.078375 2.687616 1.900573 1.678812 -0.776012 -1.741314 -0.058933
wb_dma/wire_adr1 -1.185992 0.426863 1.768645 0.511422 -1.152896 -0.443540 -1.589256 -2.228573 -2.463808 -1.137969 0.298533 -0.111111 -0.505883 1.286327 -4.381411 0.044174 0.339298 0.614533 1.129817 -0.528578
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.375109 0.691528 0.375876 0.157110 -3.014327 0.323655 -0.323400 0.334937 -1.753683 -3.431511 -1.065262 -2.501185 0.791148 0.807461 -2.275617 0.085328 1.947966 0.282082 1.716751 -2.625802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.476006 -2.187791 0.981625 -2.439518 -1.068166 1.046743 0.586047 -0.000361 -0.145312 -3.139803 -1.275733 1.474305 -0.855779 -0.462501 0.646088 1.809723 1.166288 -0.687690 0.124946 -1.246129
wb_dma_ch_rf/assign_18_pointer_we 0.239991 -1.121578 0.307885 -0.899566 -1.000384 -0.521042 -0.156581 -2.162050 -1.559810 -0.898451 -1.272695 -0.857251 0.082144 1.017400 -0.659174 -0.391969 0.007480 0.152016 -2.854808 0.750652
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.134862 -0.417545 -0.856659 1.359780 0.190141 1.759413 -0.519128 1.530024 -0.159138 1.885803 1.481643 -0.919156 1.255332 1.038914 2.343224 -0.281809 0.064580 -0.162673 -0.486449 0.982057
wb_dma_ch_sel/wire_req_p0 -0.443472 -3.132235 -0.536620 -1.251094 -1.876597 -0.101011 2.488662 0.665207 -2.475895 -2.205184 -5.872772 -0.362133 1.868304 2.363408 -4.376743 1.669403 0.208373 -1.052386 -1.042633 -3.968916
wb_dma_ch_sel/wire_req_p1 0.183065 0.959787 0.018994 0.765092 0.615912 -0.226475 -0.263832 -0.084637 -1.226925 0.234873 1.072847 2.623935 0.399462 -1.305852 -0.864224 -1.963891 -1.939982 -0.620370 -1.381238 0.778419
wb_dma/wire_ndnr 0.723038 -1.428372 -0.368659 -3.173495 2.238317 2.916304 -1.950595 2.898990 -0.568954 -1.095048 -2.911438 -0.886765 0.512801 1.494678 -2.954773 1.646387 2.504255 0.248007 2.041991 -2.777679
wb_dma_de/reg_mast0_drdy_r 0.874004 -4.941190 -1.114030 -1.742354 0.219472 -0.845257 -0.017062 0.307198 2.250698 -0.738664 -1.934323 0.884106 -0.367468 -0.305603 2.964222 3.603890 1.096710 -1.021188 1.980529 1.075134
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.761596 -0.541633 0.416436 -1.212563 1.205612 1.063369 -0.253403 0.842345 -0.288810 -0.800126 -0.250056 4.218572 -0.657564 -1.980886 0.358924 0.335098 -0.839438 -0.912594 0.607819 -0.169052
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.368371 2.186462 -0.688614 -1.358354 -5.487199 -0.256373 3.845367 -1.550790 0.188531 -0.864124 -0.367773 -1.128709 3.249132 0.804593 3.726095 0.031980 1.197028 -0.035726 -5.026528 0.210579
wb_dma_ch_sel/assign_137_req_p0 0.145098 2.208381 -0.558387 0.934103 -1.689597 0.061501 -0.646452 0.967202 -0.276566 -1.035117 -1.891052 -2.326757 -2.048675 -1.193076 1.872045 0.659258 3.220257 -0.839504 2.755059 -0.744647
wb_dma_rf/wire_pointer2 1.059078 -0.370243 0.086358 -1.192810 -1.085694 -0.349976 -0.100147 -0.253317 0.232644 -0.652493 -1.276089 1.718315 0.548674 -0.522803 1.987218 1.108077 0.263459 -0.763114 0.734039 1.210115
wb_dma_rf/wire_pointer3 3.063346 -1.467141 1.547496 -1.878929 0.275409 1.578313 2.058771 0.265981 1.141692 0.721624 -3.476989 2.165972 -1.376987 0.093750 1.334367 2.654855 0.020290 -0.315246 0.129063 -0.594689
wb_dma_rf/wire_pointer0 0.377773 -2.456844 4.783750 -3.054478 0.892540 3.104255 0.365328 -1.881201 1.246460 0.247521 -1.412957 1.764183 -1.680442 1.066050 -3.267042 1.658398 1.510182 -0.650753 -2.372330 0.788428
wb_dma_rf/wire_pointer1 1.682053 -1.539256 0.314576 -2.014443 0.581424 1.332765 0.010796 0.986542 0.923522 -1.085258 -1.386424 1.747098 -0.984774 -0.654594 1.310885 2.436933 1.119803 -0.329433 2.020511 -0.981051
wb_dma_rf/wire_sw_pointer0 -0.137354 0.554022 0.420721 -0.322518 0.485515 -1.858929 -0.001128 -1.241865 -1.472423 -1.166146 -1.362427 0.458126 -0.668389 0.178700 -0.120093 -0.268079 -0.906713 0.289854 -2.763098 -0.025392
wb_dma_de/always_21/stmt_1 0.865822 -4.973462 -1.152305 -1.741633 0.362576 -0.740359 -0.066598 0.493696 2.261894 -0.779546 -1.902411 0.861355 -0.418846 -0.344311 2.932126 3.557727 1.128260 -1.036311 2.114053 0.996292
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.124737 0.033503 -0.752222 -4.292300 2.118182 1.206236 -3.214923 2.368451 -0.422343 -2.356125 -3.782373 -0.770105 0.321163 0.145824 -2.634693 1.218408 3.039248 -0.149368 2.540290 -2.201881
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.307683 3.313654 0.007332 0.942994 -0.670866 -0.217661 -1.808193 1.980844 0.963533 0.176311 -0.078297 -2.432381 -0.672569 -1.356987 3.026637 -2.199837 0.512890 -1.463993 3.222584 1.955244
wb_dma_ch_arb/input_advance 0.563741 1.598799 -1.658383 -0.534663 1.861574 3.652821 -0.111465 4.563091 -0.511343 -0.617781 -1.483189 -1.883479 -0.619029 -0.134728 -0.693292 0.698990 2.703954 0.567781 2.486458 -4.991806
wb_dma_de/always_7/stmt_1 0.244701 0.407580 -0.465457 -0.872947 3.965554 2.062355 -2.435354 3.402591 0.778014 0.878459 -1.704762 -4.848951 -1.254639 0.781885 -1.977896 -1.808595 2.192522 -0.026629 -0.685544 -0.880838
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.056949 1.256225 -2.374904 -0.090135 -0.579761 1.661027 1.264244 3.061768 -0.316184 -1.050333 -1.232770 2.472239 -0.061892 -2.644720 2.787693 1.294598 1.319197 -1.053472 2.555069 -2.744298
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.527055 -2.344100 1.056941 -2.548257 -1.214192 1.091775 0.674170 -0.130103 -0.160448 -3.228317 -1.276380 1.518975 -0.825575 -0.397001 0.633480 1.910044 1.225413 -0.669680 0.005474 -1.260111
wb_dma_de/always_3/if_1/cond -0.667527 0.327141 0.075400 1.590387 -1.117511 -1.297769 -1.508985 -0.910787 -1.988099 -0.857972 -0.268487 -0.460580 -0.346736 0.277817 -1.148283 -0.235607 0.252830 -0.254145 1.251964 0.437690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.735441 1.141721 -4.003161 1.730687 -1.319346 0.296248 1.145965 3.811841 -0.228400 -0.213080 -0.961823 -2.194360 3.482179 0.169330 1.531533 0.373650 0.840156 0.462377 2.557796 -3.046407
wb_dma_ch_sel/assign_101_valid -2.815959 3.323316 -1.951962 -1.823887 -4.209309 0.538372 -0.722641 -2.073451 -1.264544 -1.316636 -1.070135 -2.523526 2.316357 0.589057 -0.010204 1.543391 6.414849 0.974141 -1.715565 -0.382665
wb_dma_ch_sel/assign_98_valid -2.876684 3.463029 -2.139333 -1.732247 -3.977797 0.594718 -0.867501 -1.900424 -1.329739 -1.261175 -0.972491 -2.591882 2.401207 0.596447 -0.088407 1.495402 6.434012 1.147958 -1.858228 -0.524457
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.625428 1.948895 -2.746509 1.214088 -1.711839 0.671499 1.368148 2.397250 -0.093667 -0.242318 -0.823123 -1.781289 0.618374 -0.686650 2.351823 0.810969 2.046381 -0.153059 2.061005 -2.556570
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.457667 1.436566 -3.848262 3.155685 -2.501973 -1.056180 -0.284016 2.808585 -2.241532 -1.103318 -1.331893 -2.660187 3.325051 0.495359 0.266059 0.033824 0.993339 0.228203 3.429067 -2.523874
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.787092 -0.608942 0.406488 -1.313558 1.216926 1.128045 -0.216142 0.828940 -0.263069 -0.808894 -0.366946 4.122526 -0.659125 -1.887524 0.350217 0.404643 -0.742205 -0.883831 0.567492 -0.251439
wb_dma_rf/wire_ch7_csr -0.084282 0.262899 0.145701 -0.276006 -1.423564 -0.482677 -1.180125 -1.700490 -1.611293 0.121231 -2.846717 -1.798069 2.183428 1.452752 -0.758053 -0.439848 2.093529 0.566712 -6.049210 2.359400
wb_dma_ch_sel/reg_csr 3.539122 0.587763 1.162148 1.233846 -0.250575 0.115238 1.312960 1.934485 1.074846 2.019972 -2.359522 -2.421537 2.511939 1.205767 2.263125 -2.655616 -2.630834 0.148324 -4.540969 2.410328
wb_dma_de/reg_next_state -1.255569 3.291044 -1.552224 0.329137 -0.569484 -0.155132 0.998339 -0.241696 -0.057067 5.036208 -3.735615 0.454405 1.876280 0.374456 -2.054966 -0.602136 0.648836 -1.248946 -0.471520 1.222676
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.206027 4.273455 1.093459 -2.510879 -1.193738 5.934505 1.949206 4.506855 0.376013 3.211562 -2.882457 -1.082376 3.399334 3.591012 2.995870 1.398001 0.715814 1.270451 2.008433 -2.014160
wb_dma_de/always_11/stmt_1/expr_1 -0.718874 0.293923 0.117304 1.578740 -1.157533 -1.319581 -1.497301 -0.927719 -2.050022 -0.864999 -0.296986 -0.438818 -0.262703 0.313612 -1.238821 -0.244829 0.223231 -0.236234 1.159338 0.456494
wb_dma_ch_rf/input_ptr_set 1.669875 -1.519041 0.311420 -2.020552 0.572055 1.336302 -0.004445 1.027907 0.943841 -1.062675 -1.444892 1.689930 -1.024852 -0.684541 1.317783 2.421752 1.166432 -0.326345 2.077796 -0.999491
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.132770 0.430406 1.726774 0.522767 -1.202533 -0.486781 -1.470369 -2.238096 -2.414594 -1.141899 0.336497 -0.060413 -0.511921 1.235200 -4.104321 0.048651 0.327582 0.597178 1.038955 -0.484250
wb_dma_ch_sel/assign_12_pri3 1.702131 -1.581466 0.366660 -2.101344 0.584926 1.338639 0.042696 0.960209 0.928985 -1.072039 -1.416236 1.784101 -1.016241 -0.672504 1.289777 2.490337 1.148577 -0.291837 2.007613 -1.007343
wb_dma_de/assign_65_done/expr_1/expr_1 1.505376 3.657488 0.201414 -0.566686 1.862705 2.273613 -1.086758 2.614566 -0.561357 0.186610 -0.864488 0.303015 -1.008764 -2.008883 -0.256796 -2.633033 0.638140 -0.955862 -0.693990 -0.534417
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.653221 -1.552597 0.348337 -2.040487 0.658231 1.414432 0.052798 1.015710 0.935820 -1.057507 -1.428435 1.689239 -1.057057 -0.677448 1.249336 2.454145 1.193624 -0.281837 2.065628 -1.093209
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.127661 0.894719 0.116115 0.736694 0.664940 -0.279507 -0.245245 -0.152667 -1.121807 0.275543 1.106448 2.584269 0.337898 -1.323502 -0.904990 -1.979555 -2.021014 -0.612186 -1.428117 0.841149
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.806339 1.294492 -4.142621 1.845025 -1.552315 0.282206 1.127910 3.948098 -0.308939 -0.334598 -0.954171 -2.340284 3.648004 0.125516 1.693417 0.373698 0.934444 0.459116 2.818640 -3.113195
assert_wb_dma_ch_sel/input_valid 0.659162 -1.171299 0.263446 -0.882591 1.655427 1.729778 0.128225 1.270874 0.695526 -0.449945 -0.169469 0.061173 -1.608737 -0.140805 -0.640803 1.359683 0.904331 0.427527 1.369383 -2.239188
wb_dma/input_wb0_stb_i -0.744899 1.705827 -2.473264 4.116036 -3.205389 -1.759119 -0.841021 1.831369 -1.070463 -1.190025 0.512004 -2.341237 -0.272641 -1.188222 2.955172 0.186436 0.929455 -1.210186 6.796206 -0.711796
wb_dma/wire_ch1_csr 0.682702 0.477151 -0.858455 1.140841 -0.379366 -1.251451 -2.375602 -1.079610 -0.687603 1.378077 -2.323705 -2.088448 1.973466 0.740788 1.728258 -0.102583 1.835679 1.221631 -4.319289 4.007411
wb_dma_rf/assign_5_pause_req 0.158006 3.497726 1.108037 1.257711 -1.128009 -0.659131 4.047253 -0.667903 0.704884 2.767341 -3.572260 1.864006 -2.279240 -2.997487 -1.324563 -2.918617 -1.695416 -2.812243 -2.962663 0.503398
wb_dma_de/always_12/stmt_1 1.520249 3.757030 0.242074 -0.641087 2.030958 2.333661 -1.126983 2.684532 -0.399544 0.191454 -0.835784 0.264825 -1.222090 -2.112955 -0.198646 -2.618172 0.814934 -0.906790 -0.656349 -0.626696
wb_dma_wb_if/wire_wb_ack_o -0.771111 -1.417006 -0.057519 0.938445 -0.261877 -1.944222 -0.715551 -0.660068 -1.534042 -0.414138 -2.667059 -0.260862 -1.535210 0.097379 -1.862182 -0.868306 -0.397285 -1.856520 -3.949443 1.288664
wb_dma_ch_rf/always_5/if_1/block_1 0.187659 -1.168896 0.383776 -0.776604 -1.020458 -0.588510 -0.125262 -2.234632 -1.530528 -0.873819 -1.126004 -0.947555 0.018470 1.058153 -0.677957 -0.422006 -0.017904 0.134625 -2.916892 0.840728
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.966060 1.327507 -2.307834 0.003844 -0.640675 1.613435 1.295503 2.940574 -0.371130 -0.983238 -1.161755 2.399015 0.058295 -2.548839 2.660170 1.178743 1.281036 -1.041936 2.338373 -2.627221
wb_dma_ch_arb/assign_1_gnt -0.600220 -0.935718 -1.682643 -1.431180 -1.538460 -1.048305 0.746902 0.250104 -3.237002 -2.971261 -4.603665 2.872451 4.841045 1.373317 -2.908597 2.838717 0.313458 1.356014 -0.716795 -3.713776
wb_dma_rf/input_dma_err 1.079822 1.361811 -2.345249 -0.112682 -0.460113 1.824599 1.233368 3.146226 -0.471918 -1.034511 -1.179362 2.503526 0.009326 -2.594079 2.512986 1.162515 1.254199 -1.039869 2.390551 -2.827776
wb_dma/wire_wb0_addr_o -0.727770 0.305096 0.097763 1.557813 -1.152437 -1.284095 -1.494496 -0.932417 -1.988374 -0.885480 -0.260036 -0.444645 -0.278590 0.287463 -1.182164 -0.198285 0.209522 -0.229540 1.226683 0.411415
wb_dma_de/assign_73_dma_busy/expr_1 0.335794 2.340089 1.344791 -0.493496 0.166403 -0.221098 2.025690 -0.670714 1.554850 0.402044 -1.066756 -2.136075 -3.225981 -1.636988 -3.694813 -2.905261 -0.565817 -0.463272 -1.408858 -1.691730
wb_dma/input_dma_nd_i 0.516979 1.637233 -1.631888 -0.499393 1.835994 3.601501 -0.082498 4.546830 -0.543257 -0.559511 -1.450629 -1.940397 -0.592102 -0.086841 -0.795582 0.672384 2.676333 0.575120 2.412137 -5.010995
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.673424 0.725674 0.733154 1.132662 -1.363353 -1.781709 1.065243 -2.118097 2.085116 0.893309 1.110157 -1.621403 -1.768178 -0.972395 2.102172 -0.675564 0.190836 -0.394248 -1.133226 2.294631
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.681612 0.749049 0.782304 1.154270 -1.339222 -1.767181 1.037611 -2.162452 2.110867 0.956834 1.080263 -1.691117 -1.717950 -0.941516 2.030638 -0.772150 0.177208 -0.438801 -1.265612 2.369028
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.191893 0.909161 0.065181 0.732084 0.618850 -0.274236 -0.233656 -0.107926 -1.167697 0.262442 1.094045 2.635830 0.328470 -1.322195 -0.833928 -1.970661 -1.994137 -0.645728 -1.367799 0.804992
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.062712 1.268708 -2.306621 -0.198466 -0.537936 1.748446 1.248480 3.019844 -0.399875 -1.034625 -1.358745 2.380283 0.035346 -2.489853 2.660308 1.317334 1.433700 -0.983505 2.288623 -2.706830
wb_dma_ch_sel/assign_3_pri0 0.534391 1.639506 -1.659024 -0.525299 1.811815 3.581086 -0.106724 4.507630 -0.585395 -0.609673 -1.545433 -1.912222 -0.545087 -0.073491 -0.735472 0.722164 2.716413 0.560752 2.367738 -4.969972
wb_dma_de/always_23/block_1/stmt_8 -0.687032 0.312157 0.062312 1.607735 -1.139444 -1.244336 -1.468533 -0.811288 -1.965767 -0.900596 -0.204245 -0.467441 -0.306965 0.262265 -1.108077 -0.197949 0.279033 -0.239337 1.367731 0.316195
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.466719 -0.757897 -1.863734 -1.289867 -1.267173 -0.843346 0.853240 0.647975 -2.970873 -2.747855 -4.436665 2.903104 4.639272 1.154504 -2.543835 2.989414 0.385782 1.497040 -0.281562 -4.119183
wb_dma_de/always_23/block_1/stmt_1 -1.413279 3.270054 -1.292709 0.220117 -0.754961 -0.150409 1.302248 -0.593987 0.063241 4.909591 -3.616426 0.366735 1.929741 0.474956 -2.363265 -0.678515 0.593863 -1.147126 -0.918981 1.145281
wb_dma_de/always_23/block_1/stmt_2 1.262806 0.167457 -0.458348 -2.012670 2.847060 1.720397 -2.482080 3.200358 0.967375 0.259532 -2.945747 -3.159355 -0.713528 0.220743 0.025842 -0.740065 2.437314 -0.783406 0.109670 0.272390
wb_dma_de/always_23/block_1/stmt_4 1.205381 0.433369 -0.415602 -2.212694 0.905803 -0.632603 -0.040285 1.118601 2.286449 0.614240 -5.315495 -2.212766 -1.638335 -0.872566 2.395721 0.840454 2.213704 -1.227906 -0.495504 0.991258
wb_dma_de/always_23/block_1/stmt_5 3.329748 0.015868 -1.350889 -1.723815 1.768480 3.639911 -1.095906 5.741770 -0.459028 -0.342557 -2.825652 0.062673 1.208772 0.867448 2.238995 1.698587 1.148955 -0.635643 4.575074 -2.572090
wb_dma_de/always_23/block_1/stmt_6 0.460212 2.190122 -1.736169 1.864494 -0.265458 0.653082 -1.085860 3.646673 -0.192252 -0.276557 0.454457 -2.181833 0.276846 -0.704102 1.674114 -1.051283 0.351473 -0.677049 4.930954 -1.383993
wb_dma_rf/inst_u25 1.024135 1.317713 -2.350174 -0.032878 -0.630192 1.702835 1.285547 3.037859 -0.382668 -1.005854 -1.135607 2.372771 0.001167 -2.548245 2.648801 1.275683 1.302330 -1.018034 2.492095 -2.736867
wb_dma_wb_mast/input_mast_go 0.133634 0.937339 0.089203 0.707237 0.621381 -0.273587 -0.248875 -0.159240 -1.137573 0.244513 1.096970 2.559489 0.355381 -1.323574 -0.889305 -1.981848 -1.985932 -0.611908 -1.440133 0.813475
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.080083 2.764349 0.783345 1.422513 0.530720 -0.336829 -1.054611 0.683592 0.891830 0.788137 1.066602 -3.184711 -1.485321 -0.640977 0.386508 -2.965956 -0.210424 -0.468497 0.385320 1.181529
wb_dma_ch_sel/assign_125_de_start/expr_1 -3.738875 3.209871 -1.549997 0.203648 2.795794 -3.531491 -3.962737 -0.505810 -0.262241 0.020104 -1.768102 1.613452 -1.338623 -3.559315 0.393067 -0.882090 2.022119 -1.251028 0.121676 2.364681
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.146003 2.670068 0.451117 0.713323 -1.288955 -2.082131 2.175168 -1.581787 -0.017565 1.418883 -2.301674 0.668599 -0.739777 -1.753336 -3.021912 -2.827795 -1.325859 -2.176744 -2.024439 0.529941
wb_dma_ch_sel/assign_151_req_p0 0.054262 2.251101 -0.671481 1.083408 -1.708518 0.029817 -0.586497 0.948656 -0.290663 -1.026266 -1.817483 -2.448488 -2.052992 -1.170413 1.883161 0.642501 3.242578 -0.804366 2.731742 -0.809798
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.887449 -1.447440 -2.841252 -0.717014 1.057239 0.743592 -0.471677 3.243259 -0.066610 -0.581317 -2.220700 1.439817 0.791580 -1.504408 1.867367 1.050733 0.954538 -1.511544 1.499951 -0.806498
wb_dma_wb_mast/reg_mast_dout -0.102744 -0.024749 1.465480 0.177151 -0.748198 -2.209049 0.015323 -1.344911 -2.032686 0.964218 -4.835838 -1.246556 0.504267 3.472363 0.050156 -0.597714 -0.964327 -1.843632 -5.528578 3.152235
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.322134 2.191468 -0.816164 -1.263828 -5.719735 -0.289584 3.794400 -1.447435 0.161997 -0.859840 -0.285949 -1.220291 3.379888 0.805148 3.957295 0.012131 1.264600 -0.177562 -4.786978 0.378004
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.217404 0.888817 0.007871 0.706069 0.651027 -0.191772 -0.232954 -0.052589 -1.141438 0.200022 1.079161 2.625725 0.285914 -1.376918 -0.818829 -1.863707 -1.933544 -0.619210 -1.233928 0.693748
wb_dma_ch_sel/assign_100_valid -2.652334 3.431917 -2.115859 -1.668897 -4.119977 0.551549 -0.835539 -1.772726 -1.315251 -1.241272 -1.016411 -2.579547 2.695645 0.713250 0.138902 1.475113 6.174172 1.117046 -1.614312 -0.430623
wb_dma_ch_sel/assign_131_req_p0 -0.392207 0.623990 0.563341 0.079961 -2.978558 0.326089 -0.330794 0.100578 -1.867980 -3.368103 -1.144068 -2.528271 0.809275 0.967405 -2.586283 -0.011293 1.895159 0.273947 1.249341 -2.515589
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.138902 2.114172 -0.514433 0.964498 -1.518753 0.206518 -0.668357 1.014545 -0.272458 -1.057291 -1.794758 -2.361780 -2.158404 -1.153246 1.658450 0.694955 3.226144 -0.770144 2.722545 -0.976702
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.704092 1.966021 -2.838127 1.116664 -1.691359 0.687368 1.458810 2.364496 -0.131116 -0.263680 -1.009256 -1.780504 0.696534 -0.660551 2.351865 0.865683 2.197820 -0.090659 1.832353 -2.582377
wb_dma_ch_rf/input_dma_done_all 1.293724 0.094113 -0.390985 -2.082471 2.982754 1.791087 -2.517024 3.225152 0.982742 0.236583 -3.008657 -3.125056 -0.779399 0.240903 -0.076369 -0.708809 2.445186 -0.764049 0.047053 0.195313
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.255816 -2.382463 -0.671278 -2.027020 2.699644 2.586748 -0.722406 4.922086 0.007036 1.873786 -5.671013 -0.600683 1.777249 2.736701 1.576714 1.537141 -0.409475 -1.094131 1.547994 -0.108224
wb_dma_pri_enc_sub/wire_pri_out 1.769058 -0.598519 0.390642 -1.281667 1.234748 1.086833 -0.242805 0.855367 -0.272815 -0.816391 -0.319842 4.176042 -0.667638 -1.904818 0.343204 0.392604 -0.803957 -0.886391 0.572884 -0.248185
wb_dma_ch_rf/input_wb_rf_din -0.159706 0.321849 0.314582 -0.147739 -6.621126 -1.258050 -3.585293 -1.813388 -0.772934 0.163096 -1.392052 -4.356330 4.641610 2.713059 1.890920 -1.877850 2.469618 -2.843603 2.104053 8.373957
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.478995 0.827563 -0.443993 -1.335087 3.564026 1.596433 -2.755518 3.114925 -0.163087 0.505706 -1.932389 -0.498887 -0.411595 -1.036440 -0.818263 -2.511233 0.540828 -1.410355 -1.131020 0.953577
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.140295 2.109192 -0.584967 0.898829 -1.740646 0.023072 -0.611322 0.821917 -0.294672 -1.114635 -1.873661 -2.226207 -1.959135 -1.126914 1.780622 0.762967 3.161564 -0.794324 2.652025 -0.783380
wb_dma_ch_sel/assign_139_req_p0 0.130831 2.081924 -0.462996 0.958157 -1.644923 0.033325 -0.533758 0.814501 -0.221457 -0.968298 -1.727973 -2.297358 -2.009575 -1.091071 1.704661 0.599175 2.984465 -0.786155 2.441669 -0.743683
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.207406 0.839552 0.057235 0.718692 0.677323 -0.221090 -0.243146 -0.092171 -1.096773 0.210306 1.056587 2.521985 0.281132 -1.317322 -0.796282 -1.849180 -1.906539 -0.592034 -1.213678 0.724284
wb_dma_ch_sel/always_38/case_1 -3.721585 3.077984 -1.474903 0.079491 2.650219 -3.485285 -3.752408 -0.586722 -0.179534 -0.064968 -1.775245 1.658282 -1.386993 -3.535211 0.345210 -0.764327 2.070012 -1.251965 0.037718 2.161231
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.929714 0.567854 -2.274310 0.646498 -1.939535 0.358146 0.920011 -1.010391 -0.701994 2.880474 -1.845447 1.886615 3.296855 -0.147411 -2.970483 0.892097 3.008988 -0.871856 -3.397890 0.895867
wb_dma/constraint_wb0_cyc_o 0.132305 0.941159 0.069320 0.741601 0.600625 -0.258712 -0.232684 -0.163867 -1.151183 0.247605 1.050718 2.500478 0.360052 -1.270626 -0.838158 -1.968783 -1.929918 -0.616384 -1.386939 0.842054
wb_dma/input_wb0_addr_i -0.863675 3.223907 0.713794 0.821906 -4.049506 -4.000943 -1.090653 -0.721273 -2.242015 -0.486435 -2.624639 -0.386721 2.988188 0.852656 -0.235478 -4.028399 -2.964211 -2.901340 -3.663749 4.438916
wb_dma_de/input_mast1_drdy 0.731244 2.359428 -0.896903 -0.811482 -0.008123 0.884110 0.130938 1.214063 -1.989903 -0.437025 -1.564573 3.062579 1.514075 -1.490540 0.078559 -1.190661 -0.290704 -0.830998 -2.015187 -0.425617
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.107238 1.548066 1.680883 0.246514 0.569559 -0.603166 -0.674942 -1.332566 0.918142 1.059066 0.591247 -1.933097 -1.379478 -0.139543 -0.536423 -2.275471 -0.123319 -0.122020 -2.295334 2.268744
wb_dma_wb_if/input_wb_ack_i -0.755266 -0.981715 -0.418529 1.599636 -1.156080 -1.894522 -1.304739 -1.122719 -4.149744 1.107347 -6.125413 -0.582638 -1.829205 1.956884 -1.790947 -0.901730 0.441667 -3.911928 -6.335660 3.548752
wb_dma_ch_sel/wire_pri_out 1.767946 -0.583508 0.369261 -1.294705 1.201548 1.123844 -0.179681 0.860369 -0.290059 -0.841923 -0.392958 4.158003 -0.591799 -1.922845 0.339265 0.425442 -0.760967 -0.904664 0.536181 -0.286132
wb_dma_ch_rf/assign_3_ch_am0 1.191365 -0.332640 -0.937571 1.434736 0.232128 1.857511 -0.484825 1.606659 -0.113239 1.972550 1.608229 -0.993950 1.379945 1.144350 2.445099 -0.300528 0.032921 -0.080981 -0.507061 0.944997
wb_dma_rf/input_ch_sel 2.168431 -1.540924 1.241178 -0.999653 -0.829479 -1.981972 3.817563 -1.637793 3.589907 1.936576 -4.202831 -0.798139 -3.014715 -1.187868 -0.111364 -0.349093 -1.562032 -1.765502 -1.887926 1.326170
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.919655 2.086948 -0.597471 -0.974810 -4.148822 -0.151561 5.040101 -1.636151 0.438558 0.167826 0.283014 -0.788857 0.652196 -0.334952 3.030631 -1.442521 0.227544 -1.433443 -6.327549 -0.063842
wb_dma_de/always_23/block_1/case_1 -1.262447 3.230192 -1.290421 0.076282 -0.577490 -0.004695 1.322126 -0.424125 0.045054 5.003113 -3.802400 0.606456 1.735374 0.364179 -2.219901 -0.604934 0.640463 -1.260655 -0.870764 1.141006
wb_dma/wire_pause_req 0.295808 3.753964 1.040413 1.363926 -1.121680 -0.685129 4.049254 -0.543845 0.888628 2.808343 -3.478484 1.711083 -2.522651 -3.232478 -0.703189 -2.869585 -1.604478 -2.816518 -2.474270 0.489269
wb_dma_wb_if/input_mast_go 0.168707 0.849767 0.093278 0.718270 0.642664 -0.247744 -0.252283 -0.151313 -1.092120 0.239494 1.047328 2.536364 0.305124 -1.303366 -0.834449 -1.956226 -1.976714 -0.655507 -1.366093 0.789178
wb_dma_ch_rf/input_de_csr 2.868413 -4.185322 1.018861 -2.451704 2.019264 0.788598 0.416253 0.682314 1.491245 1.171693 -4.374594 1.123128 -0.709367 1.124376 0.560208 2.491197 -0.290276 -0.753064 -0.588108 1.019518
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.779225 -0.576623 0.336510 -1.289263 1.197316 1.131578 -0.229801 0.875456 -0.235565 -0.812948 -0.356901 4.130391 -0.644139 -1.940296 0.386487 0.435282 -0.713106 -0.900862 0.622989 -0.307370
wb_dma_de/input_mast0_din 3.912925 -5.635109 0.146068 -1.824586 0.863013 -0.088720 1.076815 1.175602 2.277067 1.793098 -4.263494 1.696535 0.567960 1.755412 4.064909 3.756912 -1.526451 -1.454347 1.458507 2.401764
wb_dma_pri_enc_sub/always_3 1.806725 -0.643034 0.435614 -1.309875 1.238455 1.072605 -0.246796 0.840259 -0.240102 -0.789297 -0.353026 4.245323 -0.697363 -1.961525 0.373129 0.406032 -0.823966 -0.920172 0.565828 -0.171819
wb_dma_pri_enc_sub/always_1 1.769832 -0.582040 0.353741 -1.302501 1.172077 1.043787 -0.241074 0.865596 -0.240613 -0.814934 -0.340991 4.139486 -0.635558 -1.939139 0.478196 0.440782 -0.751457 -0.946584 0.641052 -0.146527
wb_dma_ch_sel/reg_adr0 -1.007892 0.416910 0.340586 -2.623400 -7.163875 -2.091888 4.055762 -3.312331 0.178898 -3.750367 -2.135863 0.448318 2.541029 0.119985 2.433925 1.873553 1.541863 -0.788639 -1.855279 -0.014215
wb_dma_ch_sel/reg_adr1 -1.133901 0.433697 1.686923 0.545234 -1.205903 -0.505390 -1.535128 -2.179724 -2.517322 -1.154364 0.162179 -0.115385 -0.485184 1.244311 -4.225562 0.005842 0.390956 0.511815 1.119408 -0.508230
wb_dma_ch_sel/assign_1_pri0 0.513553 1.730048 -1.700128 -0.561719 1.847405 3.680925 -0.084955 4.589345 -0.616727 -0.564762 -1.576764 -1.983466 -0.550675 -0.062646 -0.796921 0.674585 2.789965 0.584664 2.362969 -5.059413
wb_dma_ch_pri_enc/wire_pri26_out 1.768145 -0.563952 0.352455 -1.292099 1.158811 1.042554 -0.226995 0.815094 -0.274783 -0.815491 -0.376194 4.183891 -0.585893 -1.957049 0.416005 0.384510 -0.770531 -0.953843 0.573226 -0.195550
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.737146 1.966946 -2.788842 1.181877 -1.858721 0.646994 1.536474 2.274327 -0.113165 -0.242198 -0.882538 -1.752262 0.702608 -0.655683 2.428342 0.886187 2.115371 -0.093500 1.892062 -2.564502
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.582340 3.543428 0.224146 -0.712468 2.049011 2.460958 -1.105482 2.819042 -0.417929 0.128013 -0.954837 0.257365 -1.173429 -1.980953 -0.195288 -2.371262 0.920516 -0.905065 -0.493833 -0.823873
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.802010 2.967290 -1.912050 2.449820 -5.010081 -0.398190 -2.207648 4.547402 0.471570 0.872610 -0.750116 -3.733001 5.968235 1.916216 8.230621 -0.654697 -0.347801 -1.629733 8.376104 3.969704
wb_dma/wire_ptr_set 1.689353 -1.541329 0.305814 -2.026104 0.684527 1.400277 0.002020 1.050235 0.926678 -1.076207 -1.332703 1.721236 -1.061329 -0.730504 1.302373 2.434027 1.131058 -0.315324 2.134888 -1.076035
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.826946 -0.601522 0.387083 -1.277416 1.275785 1.163876 -0.218287 0.907424 -0.277035 -0.840691 -0.286078 4.302900 -0.670799 -2.001324 0.384570 0.397147 -0.778381 -0.930970 0.630276 -0.283590
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.361550 1.073792 -0.525887 -1.158450 3.563787 1.517028 -2.843034 3.230071 -0.164155 0.554289 -1.900576 -0.894468 -0.290789 -1.000175 -0.837924 -2.722445 0.589382 -1.387154 -1.135740 0.976682
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.711200 1.923152 -2.805027 1.148355 -1.757609 0.697043 1.542795 2.329872 -0.085199 -0.294914 -0.898858 -1.669759 0.658652 -0.718189 2.450908 0.974076 2.184517 -0.101689 2.015918 -2.611050
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.122161 2.801270 -1.922724 0.352532 0.172494 1.927797 -0.239214 3.271831 -1.247614 -0.113508 -1.285426 -2.015268 0.965210 0.074116 -0.106269 -0.660346 1.836727 0.151985 1.075978 -2.772073
wb_dma_de/reg_ptr_set -1.175663 -0.461140 -1.243149 -3.272118 2.803564 -3.346415 -2.323645 -1.351290 3.880278 -1.022882 -1.170854 0.191600 -2.029564 -2.661054 3.527342 2.444326 2.570916 0.686494 0.483003 1.872582
wb_dma/wire_dma_nd 0.587417 1.662987 -1.690413 -0.571072 1.792631 3.632390 -0.140703 4.620160 -0.581502 -0.613979 -1.574499 -1.964904 -0.554225 -0.077501 -0.705037 0.680996 2.752790 0.570343 2.435787 -4.970561
wb_dma_rf/assign_3_csr -2.037320 0.519035 0.917511 0.800328 0.671430 -0.855461 -0.315548 -0.991076 0.173189 1.632057 -0.526439 1.229702 -0.452478 -0.566975 -0.499818 -0.762869 -0.153320 -1.422356 -1.128007 2.207973
wb_dma_rf/assign_4_dma_abort 1.010851 1.396542 -2.313067 -0.031492 -0.588445 1.621466 1.275617 2.952632 -0.485635 -0.984035 -1.193521 2.545784 0.102689 -2.626465 2.601660 1.097581 1.164296 -1.056890 2.192780 -2.593479
wb_dma_ch_sel/assign_123_valid 0.804807 1.973834 -0.685738 -0.560520 -0.423595 1.484808 0.899052 1.955176 1.750809 -0.221734 -1.494135 -2.002518 -1.877858 -1.492597 2.985383 0.902685 3.066565 -0.492764 1.527393 -1.451320
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.219094 2.214541 -3.241319 0.971588 0.473502 1.576231 -0.472268 4.834589 -1.459465 -0.133278 -1.384007 -2.524328 3.904558 0.923900 -0.891052 -1.205002 0.587040 0.753754 1.699083 -3.414560
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.092219 1.602831 1.686426 0.287124 0.655357 -0.533196 -0.722090 -1.250408 1.001224 1.087814 0.688556 -2.003955 -1.461974 -0.170671 -0.469450 -2.334797 -0.108327 -0.131358 -2.187831 2.168705
wb_dma_rf/wire_ch4_csr 0.010725 0.250568 0.038141 -0.242499 -1.472703 -0.199976 -1.098434 -1.477688 -1.608975 0.247301 -2.706888 -1.909096 2.368179 1.703865 -0.662698 -0.254534 2.159636 0.666110 -5.764339 2.177914
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.666018 0.708727 0.691253 1.140025 -1.366711 -1.719362 1.053890 -2.094365 2.119147 0.853749 1.150011 -1.693137 -1.725773 -0.949011 2.162696 -0.597808 0.262896 -0.389268 -1.026798 2.247000
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.345484 2.024090 -0.779330 -1.339714 -5.625766 -0.259226 3.881748 -1.497256 0.122524 -1.082096 -0.345110 -1.009141 3.268004 0.710273 3.940679 0.234796 1.348243 -0.126999 -4.849380 0.106633
wb_dma_ch_pri_enc/wire_pri0_out 1.815358 -0.612431 0.325743 -1.310646 1.286996 1.145612 -0.228012 0.913804 -0.247250 -0.837368 -0.375927 4.265380 -0.679067 -2.031627 0.400352 0.479710 -0.724585 -0.935170 0.648871 -0.322163
wb_dma_ch_rf/assign_10_ch_enable -4.001951 0.620517 -2.294259 0.550412 -2.184936 0.380469 0.948441 -0.973042 -0.797155 3.028629 -2.041718 1.834257 3.586704 0.089886 -3.034770 0.931171 3.076215 -0.952608 -3.413481 0.966580
wb_dma_wb_slv/reg_slv_we 1.474613 1.187554 -1.913338 -2.938293 -3.245377 -2.248004 -0.079052 -3.384522 -4.943312 -1.710018 -2.763375 -0.870074 2.574054 2.572175 -0.695608 -1.547290 -1.383438 0.833139 -3.322377 0.837770
wb_dma_de/input_txsz 0.015461 2.306058 0.738640 -3.291445 3.121946 0.534955 -4.004290 1.075321 -0.493915 -1.177321 -1.989267 -0.166560 -0.786367 -1.373177 -3.536664 -2.517951 1.233231 -0.845462 -0.529550 0.525366
wb_dma_wb_if/wire_mast_dout -0.218707 0.221909 1.446552 0.403272 -0.850656 -2.103374 0.029619 -1.343549 -2.081150 0.842725 -4.405500 -1.255984 0.345110 3.415001 0.112028 -0.502295 -0.835436 -1.654587 -5.191794 2.856188
wb_dma_ch_rf/wire_ch_enable -4.097691 0.457855 -2.453876 0.604549 -1.768313 0.285796 0.660755 -0.961216 -0.467191 3.053488 -1.894937 1.809418 3.274937 -0.183835 -2.632185 1.073748 3.307892 -0.901843 -3.416098 1.175588
wb_dma_rf/wire_csr_we 3.656660 4.422989 1.006847 -0.631968 -1.483248 0.126645 3.556693 0.007819 0.350273 0.197225 -4.064440 0.514212 -3.197041 -2.851949 2.741622 -1.627338 -1.044429 -1.539049 -0.893494 -0.915649
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.184251 0.980381 0.066661 0.758446 0.659456 -0.258785 -0.268943 -0.149632 -1.218431 0.254431 1.143411 2.720169 0.378342 -1.368338 -0.901007 -2.107973 -2.075418 -0.655544 -1.472777 0.856567
wb_dma_ch_sel_checker/input_dma_busy 1.039156 -0.426420 0.077891 -1.178870 -0.952852 -0.296812 -0.078326 -0.244245 0.278963 -0.625446 -1.186503 1.653482 0.453077 -0.526808 1.921730 1.117647 0.260331 -0.716348 0.742420 1.115571
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.151234 0.887091 0.060527 0.698127 0.595154 -0.255987 -0.243073 -0.104520 -1.131007 0.234530 1.049438 2.533200 0.383292 -1.276651 -0.803798 -1.950351 -1.915053 -0.611594 -1.318293 0.763848
wb_dma_ch_rf/assign_9_ch_txsz -0.285491 2.230560 2.192092 -4.344272 3.149794 -0.827734 -5.379236 -1.112827 -1.580614 -3.069558 -1.607791 -0.322528 -1.932204 -1.066736 -3.969987 -2.900607 0.726969 -0.932941 -1.118622 1.223363
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.462584 -2.283201 1.074230 -2.487073 -1.174281 1.017156 0.652960 -0.138362 -0.201426 -3.230805 -1.309500 1.448571 -0.858033 -0.416795 0.616190 1.785140 1.181859 -0.733461 -0.067978 -1.149509
wb_dma_de/assign_65_done 1.479629 0.920253 -0.277357 -1.372199 3.742490 1.677570 -2.692004 3.090508 -0.132414 0.495823 -1.800941 -0.509826 -0.550347 -1.091825 -0.970834 -2.549667 0.540707 -1.302616 -1.305373 0.896855
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.393088 1.760061 -2.948094 -0.615261 1.408849 -2.318879 -1.341186 0.936621 -1.142141 -0.715725 -4.117818 2.503926 0.048195 -2.270084 1.631379 1.899978 1.250243 0.134076 1.057607 -1.040010
wb_dma_de/always_2/if_1/if_1 -1.346061 1.729656 -1.711067 -1.086966 -0.849625 -0.195876 0.317608 -1.218046 -1.363104 -1.074831 1.233751 -0.030265 3.897365 1.151763 1.781118 0.744298 1.572682 2.964120 -6.930337 -1.097192
wb_dma_wb_mast/assign_2_mast_pt_out -0.797819 -1.184808 -0.189379 1.164874 -0.315111 -1.942629 -0.570281 -0.410622 -1.415984 -0.471448 -2.326186 -0.220934 -1.896978 -0.168869 -1.619071 -0.799919 -0.398106 -1.855470 -3.410252 0.943549
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.136338 2.180140 -0.562205 1.053026 -1.635951 0.138918 -0.642206 0.979679 -0.292981 -1.060246 -1.780354 -2.403904 -1.991666 -1.116474 1.746802 0.649258 3.200301 -0.751126 2.702850 -0.840121
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.828000 -0.611162 0.417476 -1.324797 1.265019 1.132696 -0.231809 0.925843 -0.187656 -0.847483 -0.378189 4.231320 -0.739566 -1.969726 0.390403 0.481761 -0.726859 -0.933968 0.723602 -0.300104
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.030218 1.311397 -2.223161 -0.081023 -0.563470 1.599442 1.215516 2.903167 -0.450161 -1.007761 -1.210090 2.545739 0.070970 -2.543504 2.567566 1.133865 1.182809 -1.073971 2.206856 -2.513584
wb_dma_ch_sel/assign_112_valid 0.763617 1.993379 -0.736748 -0.528284 -0.634336 1.361529 0.839112 1.916110 1.669104 -0.246821 -1.649648 -1.976068 -1.618572 -1.399332 3.019657 0.882175 3.041930 -0.512222 1.472225 -1.309505
wb_dma_de/always_23/block_1/case_1/block_8 0.094815 -3.550405 -1.501612 -2.965981 0.601490 -2.325260 -1.570614 0.055089 2.355767 -2.012595 -2.794433 0.932999 -0.763078 -1.661135 2.980042 3.056887 1.704498 -1.390236 2.597827 1.453534
wb_dma_de/always_23/block_1/case_1/block_9 0.098640 -3.414694 -1.533745 -3.050340 0.696148 -2.200101 -1.553701 0.169429 2.394677 -2.126995 -2.866693 1.059380 -0.975363 -1.853351 2.984560 3.089251 1.782186 -1.392604 2.719933 1.236332
wb_dma_ch_rf/assign_28_this_ptr_set 3.119749 -1.559948 1.628169 -1.964268 0.340785 1.587027 2.161970 0.241645 1.142003 0.765202 -3.593552 2.277220 -1.457866 0.106735 1.296366 2.722768 0.007619 -0.333854 -0.040390 -0.601880
wb_dma_ch_rf/always_22 1.203893 -0.403891 -0.916640 1.423641 0.156239 1.867775 -0.461247 1.612041 -0.101755 1.961450 1.628535 -0.969128 1.311432 1.095916 2.555243 -0.273772 0.004898 -0.154107 -0.418749 0.997092
wb_dma_de/always_23/block_1/case_1/block_1 -1.726510 2.467124 -1.340582 -0.240710 0.703261 0.800952 -0.480946 0.229467 -0.285757 5.326055 -3.491028 1.070876 2.947841 1.515061 -0.242502 0.880285 1.942501 -0.847446 -1.058900 2.433961
wb_dma_de/always_23/block_1/case_1/block_2 -2.068614 2.634869 0.390812 0.679507 -1.199022 -2.022233 2.042677 -1.490288 0.027175 1.475875 -2.393785 0.734159 -0.734037 -1.774616 -2.796840 -2.766415 -1.211161 -2.187069 -2.003206 0.670323
wb_dma_de/always_23/block_1/case_1/block_3 1.024797 4.438628 -1.348794 -1.594446 1.849634 1.872589 -1.290675 3.785256 -1.316443 1.951376 -1.036829 -0.251536 5.277216 2.298208 -0.761426 -1.839926 -0.885746 1.246899 -0.345325 -1.259130
wb_dma_de/always_23/block_1/case_1/block_4 1.332453 3.731061 -1.492730 -2.837124 2.717402 2.666868 -0.150536 4.374238 0.358053 2.354243 -0.938795 -0.036090 5.455787 1.996702 -0.197720 -1.588701 -0.977806 1.354268 -1.375423 -1.669935
wb_dma_ch_rf/always_27 -0.276645 2.926594 -1.514861 -0.570979 2.193260 -2.433254 -1.813685 0.002579 -0.035083 0.163384 -3.397295 1.141319 -1.431670 -2.634368 1.485021 0.372704 1.357881 0.175030 -0.534777 0.555279
wb_dma_de/always_23/block_1/case_1/block_7 0.198531 -5.318322 -1.338310 -1.731039 -0.726900 -0.727831 -0.572153 -1.894437 1.276630 0.996356 -5.746362 0.500516 -1.957907 -0.410316 1.329534 4.496115 4.111991 -2.334232 0.280247 3.299466
wb_dma/assign_4_dma_rest 1.451656 -0.122415 1.275358 -0.006916 -0.157592 0.269528 2.009739 -0.709360 0.253727 1.734572 -2.141865 0.634784 -0.459835 0.749738 0.052263 0.435561 -1.065900 -0.014990 -1.850995 0.355208
wb_dma_ch_rf/always_23/if_1 -1.155731 0.511113 1.767626 0.470650 -1.151993 -0.422418 -1.558849 -2.189116 -2.457306 -1.142638 0.296883 -0.141475 -0.540177 1.239977 -4.308062 0.036835 0.389517 0.610745 1.164728 -0.608222
wb_dma_ch_sel/reg_ndr_r 0.527271 1.623781 -1.670004 -0.466221 1.824304 3.615877 -0.110299 4.569707 -0.527766 -0.610518 -1.456750 -1.966455 -0.631136 -0.113506 -0.728934 0.689138 2.730004 0.567859 2.512264 -5.024494
wb_dma_de/assign_66_dma_done/expr_1 0.186698 2.717955 -1.715274 -2.014794 3.273339 -1.400985 -0.637131 0.906695 1.844996 0.819191 -3.232662 1.194433 -1.247842 -2.896917 2.611451 0.596073 1.403967 0.406411 -1.471011 0.046680
wb_dma_ch_sel/reg_req_r 1.365172 -3.259521 -0.280333 -2.641015 0.079825 -2.041009 0.620577 -0.658945 2.458501 -0.212012 -4.668212 1.380760 -1.052477 -0.848614 3.002997 3.231215 0.542100 -1.313628 0.630718 1.723701
wb_dma_ch_rf/reg_pointer_r -0.243023 -1.788803 3.128594 -1.658033 -0.973645 0.681611 0.201084 -3.439715 -0.874915 0.292713 -2.707016 -0.928727 -0.062275 1.750831 -1.863196 -0.995696 0.699887 -1.179646 -6.620533 3.264995
wb_dma_ch_sel/assign_105_valid 0.775120 1.984551 -0.717572 -0.557884 -0.571926 1.406595 0.842209 1.888480 1.643256 -0.202370 -1.646440 -2.003443 -1.686788 -1.420822 2.968607 0.910923 3.092816 -0.545105 1.419654 -1.291157
wb_dma_ch_pri_enc/wire_pri5_out 1.815805 -0.598448 0.384251 -1.303273 1.283463 1.164528 -0.208165 0.910170 -0.266456 -0.828388 -0.310297 4.417710 -0.662763 -2.068873 0.361500 0.411201 -0.838304 -0.944672 0.672356 -0.303000
wb_dma_ch_sel/always_39/case_1 0.570908 1.694680 -1.689681 -0.540565 1.748191 3.582203 -0.117453 4.586222 -0.590595 -0.580157 -1.573708 -1.977305 -0.522688 -0.075666 -0.748891 0.656348 2.715033 0.573692 2.393255 -4.942948
wb_dma_ch_sel/always_6 0.103329 -3.495534 -1.619089 -2.948903 0.451700 -2.312536 -1.500539 0.097362 2.327645 -2.061482 -2.826436 0.983843 -0.675736 -1.686350 3.109294 3.103132 1.757588 -1.407851 2.643959 1.423730
wb_dma_ch_sel/always_7 1.516864 -4.351577 -0.228089 -2.735668 2.352767 0.446176 -1.779351 1.333940 1.260706 -0.640989 -2.433028 0.699637 -0.219727 0.392996 0.500226 2.217139 0.831121 -0.816154 1.197917 0.866158
wb_dma_ch_sel/always_4 -1.791784 2.930182 -2.628653 -0.695499 2.330982 -2.975558 -3.833540 0.380754 -0.293196 -1.600192 -1.505533 0.509899 -1.177865 -3.370618 1.314051 -0.126337 2.407772 0.032355 0.968316 0.441463
wb_dma_ch_sel/always_5 -3.189559 2.497386 -1.492606 -1.311682 3.670676 -2.549773 -2.424130 -0.125759 1.536661 0.649035 -1.322134 2.107884 -0.990150 -3.623147 1.412880 -0.540785 1.620944 -0.869699 -1.427052 2.098047
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.119520 5.004006 -0.623749 -1.607170 -2.615658 -1.746611 2.233879 -1.056445 0.139838 -0.521374 -2.143684 -0.803750 2.189583 -1.034608 -1.356381 -2.277640 -0.458996 0.814731 -3.632447 -1.514347
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.327851 1.627979 -3.865228 3.037811 -2.324257 -0.838483 -0.341695 3.008509 -2.279505 -1.078649 -1.424326 -2.664444 3.256627 0.449900 0.288687 0.014194 1.147463 0.201889 3.512856 -2.676087
wb_dma_ch_sel/always_1 1.379867 -3.180529 -0.386215 -2.653212 0.137362 -2.064598 0.651918 -0.585905 2.560093 -0.189461 -4.773987 1.331422 -1.105555 -0.970208 3.128938 3.251403 0.608278 -1.359080 0.764284 1.640518
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.624959 -1.522297 0.341922 -2.008755 0.633184 1.353204 0.005028 1.008652 0.908025 -1.046537 -1.356055 1.639240 -1.044698 -0.680881 1.214517 2.385371 1.161797 -0.285365 2.038850 -1.035085
wb_dma_ch_sel/always_8 2.946584 -1.530861 1.567518 -1.841478 0.281686 1.493930 2.079659 0.164083 1.091809 0.762419 -3.432382 2.053153 -1.389635 0.189792 1.224824 2.590665 0.056533 -0.303400 -0.054081 -0.537762
wb_dma_ch_sel/always_9 1.652724 -1.540944 0.346520 -2.063993 0.637032 1.380643 0.034752 0.972934 0.911651 -1.082784 -1.385038 1.695745 -1.049088 -0.627481 1.253168 2.407627 1.155681 -0.296270 2.007229 -1.042902
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.784158 -0.593994 0.412199 -1.288586 1.223840 1.120012 -0.202897 0.866246 -0.283819 -0.813435 -0.305957 4.225878 -0.692347 -1.978495 0.331671 0.394564 -0.789469 -0.893340 0.630244 -0.251653
wb_dma_de/assign_67_dma_done_all 1.260248 -0.020941 -0.471372 -2.046133 3.005157 1.665674 -2.563929 3.174970 0.960316 0.271647 -3.042346 -3.098464 -0.704247 0.241721 -0.043291 -0.649362 2.451926 -0.815305 0.044142 0.278487
wb_dma_ch_rf/wire_ch_txsz -0.357661 2.445577 2.298372 -4.187097 3.185025 -0.917993 -5.464033 -1.193430 -1.547986 -3.093769 -1.446039 -0.292806 -2.172697 -1.303448 -3.911020 -3.190582 0.565677 -1.120402 -1.024264 1.423314
wb_dma_ch_sel/assign_99_valid -2.882362 3.249797 -2.072321 -1.805936 -3.994063 0.402059 -0.937721 -2.046673 -1.398710 -1.431519 -1.127995 -2.383159 2.424708 0.613944 -0.179420 1.590899 6.306518 1.075082 -1.774012 -0.492428
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.158001 0.426538 1.707363 0.520419 -1.141065 -0.473425 -1.532283 -2.155971 -2.485942 -1.192010 0.334694 -0.086884 -0.519217 1.266340 -4.342608 0.053215 0.294214 0.636075 1.143669 -0.657389
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.316896 0.560042 -3.179551 -1.319276 -3.406597 -0.378689 -0.031236 -0.339275 -1.772372 1.454571 -1.597984 -1.271341 5.322064 2.580913 -1.668001 -0.785371 1.286353 0.606616 -2.224451 1.915301
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.304250 3.633857 -0.632055 4.032492 -2.945724 -2.887008 -1.803679 0.118326 -0.912416 -0.508925 1.205838 -0.053451 -1.041673 -3.168623 3.452695 -2.915825 -1.009724 -2.671671 4.033494 3.385353
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.828771 -1.881686 2.531424 -3.337556 -1.364993 1.668612 0.490127 -1.439066 -0.783914 -3.364798 -0.848955 1.608905 -0.847070 0.624358 -2.638855 1.965269 1.332358 0.168759 -0.117095 -2.089970
wb_dma/wire_ch2_txsz 1.506285 -4.239888 -0.242543 -2.708381 2.329047 0.522436 -1.710709 1.321997 1.219216 -0.624210 -2.437387 0.666136 -0.252352 0.373351 0.447464 2.203063 0.888721 -0.788712 1.183417 0.761465
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.381143 4.070918 -1.552678 -2.781214 2.886202 2.707584 -0.291052 4.489761 0.342189 2.354784 -0.882943 0.131583 5.312419 1.756879 0.003020 -1.550576 -0.894199 1.467362 -1.194604 -1.750615
wb_dma_de/always_23/block_1 -1.433012 3.348404 -1.372514 0.066185 -0.621513 -0.086163 1.161455 -0.568532 0.029204 5.020728 -3.685482 0.271726 1.857898 0.446817 -2.225008 -0.714492 0.757624 -1.176961 -1.149152 1.264076
wb_dma_ch_rf/always_22/if_1 1.246634 -0.371167 -0.863871 1.380893 0.292216 1.874429 -0.567272 1.601994 -0.129894 1.973936 1.508529 -0.983438 1.313192 1.116037 2.441905 -0.349541 0.029792 -0.148192 -0.522698 1.066721
wb_dma_de/wire_mast1_dout 1.865844 -3.873353 -0.544103 -0.926015 2.578995 -0.334268 -2.665530 2.061284 0.218506 1.283263 -1.458023 -0.560348 2.303780 2.532201 0.706577 -0.025198 -1.933754 -0.970859 0.842282 2.956491
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.211239 -1.152030 0.371875 -0.812391 -0.985572 -0.542751 -0.131131 -2.232903 -1.545840 -0.900065 -1.144177 -0.853251 -0.000899 0.993805 -0.689216 -0.391986 -0.077411 0.142506 -2.821181 0.785089
wb_dma_de/always_8/stmt_1 1.561270 3.744514 0.208414 -0.695663 2.033657 2.432312 -1.064193 2.787086 -0.579569 0.158044 -0.993337 0.411261 -1.112209 -2.057965 -0.316253 -2.550070 0.778389 -0.909727 -0.721195 -0.821476
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.231775 -1.187333 0.392209 -0.869766 -1.074985 -0.597876 -0.100831 -2.286459 -1.593152 -0.944208 -1.198230 -0.871563 0.151556 1.111249 -0.702951 -0.344358 -0.046166 0.214992 -2.954222 0.760268
wb_dma_ch_rf/wire_ch_done_we 0.835842 0.174550 -1.190733 -0.462438 1.656205 0.335625 -0.956777 2.102484 0.982289 0.381438 -1.426115 -0.353151 -0.767004 -1.805220 1.564080 -1.108665 0.844806 -1.596864 -0.482605 1.128745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.714749 1.934304 -2.752279 1.117534 -1.749529 0.673550 1.473837 2.321816 -0.102650 -0.229731 -0.957964 -1.766219 0.697433 -0.674391 2.323074 0.911126 2.165047 -0.115280 1.883342 -2.561929
wb_dma_wb_slv/wire_wb_ack_o -0.914123 -1.354468 -0.078232 1.184077 -0.233902 -1.915399 -0.525418 -0.600787 -1.475429 -0.458599 -2.378891 -0.432132 -2.039670 -0.015815 -1.826320 -0.804788 -0.368316 -1.770284 -3.966099 0.946664
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.827933 -1.869088 2.546204 -3.296801 -1.156522 1.696285 0.343305 -1.361787 -0.689497 -3.249218 -0.718536 1.556674 -0.921599 0.634912 -2.664108 1.821589 1.245302 0.155967 -0.120095 -1.994185
wb_dma_de/reg_ld_desc_sel -0.639745 6.215319 0.564441 -0.978889 -0.244562 4.040873 4.807755 1.770466 1.745129 3.214444 0.118594 -3.654040 -2.240681 -0.036474 -0.633352 -2.557456 1.835698 -0.395177 -3.322628 -3.954943
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.050322 2.157766 -0.422756 0.978515 -1.638716 0.094681 -0.597412 0.771777 -0.271359 -1.005737 -1.748582 -2.453779 -2.090699 -1.024755 1.652554 0.623144 3.180198 -0.722171 2.442398 -0.748499
wb_dma_de/assign_83_wr_ack 1.415230 0.805360 -0.369502 -1.340242 3.630153 1.520289 -2.739042 3.067885 -0.108373 0.489353 -1.855645 -0.612051 -0.427335 -1.017949 -0.929407 -2.550148 0.548374 -1.322631 -1.243869 0.973864
wb_dma/wire_dma_done_all 1.174835 0.118137 -0.446768 -1.991874 2.789123 1.649287 -2.424089 3.037225 0.934199 0.285496 -2.927420 -3.254682 -0.612820 0.325746 -0.097050 -0.804892 2.418619 -0.758529 -0.163986 0.315967
assert_wb_dma_rf/input_ch0_am1 -0.159159 0.639590 0.369593 -0.306786 0.550254 -1.896632 -0.004161 -1.216114 -1.485592 -1.250131 -1.271686 0.501530 -0.681665 0.160748 -0.048263 -0.247442 -0.957604 0.377125 -2.794216 -0.155552
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.051587 -3.440355 -1.560554 -2.870618 0.456099 -2.316194 -1.423463 0.052022 2.374187 -2.025394 -2.767545 0.967756 -0.821538 -1.728885 3.112183 3.118987 1.740450 -1.386415 2.660371 1.352080
wb_dma_ch_sel/input_ch0_csr 0.069724 3.173129 0.743067 1.347491 1.007470 -2.318771 -1.025819 0.494187 0.251596 2.073542 -2.984874 -0.678592 2.140855 0.203680 2.275363 -1.554974 -1.163593 0.638278 -3.528151 2.919593
wb_dma_ch_arb/reg_state -0.456083 -0.793164 -1.654988 -1.524015 -1.354313 -0.789037 0.630858 0.485962 -3.167748 -2.836286 -4.643537 2.790890 4.814749 1.422875 -2.871498 2.918122 0.500407 1.487871 -0.558873 -3.835896
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.858863 4.337289 -1.403066 -1.507992 1.772498 1.743493 -1.249988 3.643308 -1.416658 1.934614 -1.059839 -0.269416 5.333391 2.402176 -0.817199 -1.755527 -0.869657 1.278302 -0.533313 -1.228284
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.056369 2.144499 -0.556145 0.930608 -1.695485 0.049485 -0.603615 0.783035 -0.282043 -1.041156 -1.884655 -2.407641 -1.962259 -1.075953 1.713006 0.690017 3.218312 -0.763784 2.414578 -0.734660
wb_dma_wb_mast -0.897894 -0.904501 -0.709537 2.824006 -1.204136 -2.390617 -1.993814 -0.755093 -4.677314 0.867947 -6.424867 -1.205980 -1.089274 2.422210 -2.557424 -0.606634 0.301266 -3.146171 -5.036949 2.818283
wb_dma_ch_sel/assign_124_valid 0.740617 1.927138 -0.785899 -0.493840 -0.568529 1.397532 0.826090 1.971901 1.639571 -0.265714 -1.630408 -1.961557 -1.693729 -1.474459 2.976185 0.891862 3.028224 -0.533182 1.559923 -1.395950
wb_dma_de/always_18/stmt_1 -1.825054 -2.164734 -1.162795 2.303801 -2.047904 -0.006284 -2.696422 -2.181226 -3.081895 0.384117 -1.723681 -1.288028 -1.200522 0.721987 -2.507834 1.394659 4.140289 -1.475967 0.732687 2.261568
wb_dma_ch_rf/wire_ch_csr_dewe 4.404336 -2.631110 -0.589157 -2.320805 2.936600 2.774680 -0.690196 4.877427 0.079853 1.775510 -5.856329 -0.137435 1.543636 2.571963 1.568117 1.879875 -0.268495 -1.076626 1.535915 -0.245987
wb_dma_ch_pri_enc/input_pri2 1.659149 -1.525083 0.349191 -2.024672 0.573439 1.322326 0.040416 0.945075 0.919589 -1.053319 -1.416222 1.729419 -1.014212 -0.671106 1.290100 2.425339 1.121602 -0.311525 2.020063 -0.983533
wb_dma_ch_pri_enc/input_pri3 1.653489 -1.504794 0.312007 -1.990164 0.590818 1.329347 0.014754 0.970123 0.884032 -1.049667 -1.381400 1.723187 -0.999984 -0.685705 1.276419 2.385883 1.170888 -0.320428 2.041549 -1.019290
wb_dma_ch_pri_enc/input_pri0 0.670655 -1.217295 0.264639 -0.910690 1.661520 1.705341 0.132589 1.271358 0.687308 -0.461568 -0.145681 0.067944 -1.582171 -0.153656 -0.645091 1.380442 0.901044 0.455374 1.365545 -2.259094
wb_dma_ch_pri_enc/input_pri1 1.788049 -0.616259 0.402392 -1.279396 1.217963 1.096371 -0.202583 0.823527 -0.234382 -0.804053 -0.321014 4.247598 -0.679970 -1.990131 0.369473 0.399075 -0.810772 -0.932347 0.620543 -0.248763
wb_dma_wb_if/input_slv_pt_in -0.837738 -1.324109 -0.048378 1.129258 -0.324484 -1.941370 -0.570838 -0.663925 -1.449559 -0.432631 -2.276501 -0.291512 -1.749420 -0.005729 -1.755630 -0.841232 -0.477070 -1.767224 -3.815269 1.098752
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.589149 -0.842160 -0.974344 0.887824 -1.941121 -1.231751 1.715800 -0.848552 1.167874 -0.139345 0.359010 0.254045 -0.322671 -0.825135 2.646489 1.580717 0.364666 -0.334484 1.021995 0.164046
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.086248 1.290468 -2.268190 -0.176008 -0.442670 1.740389 1.231790 3.020711 -0.386613 -1.049609 -1.213752 2.597952 -0.022014 -2.603023 2.612633 1.242925 1.257071 -1.027041 2.281705 -2.696039
wb_dma/wire_de_adr1_we -0.672386 0.357214 0.042191 1.601899 -1.112908 -1.272934 -1.483176 -0.818154 -1.954715 -0.858203 -0.244167 -0.490272 -0.298373 0.256053 -1.061830 -0.239315 0.242258 -0.245935 1.311554 0.411881
wb_dma_ch_sel/assign_6_pri1 1.784042 -0.517543 0.324993 -1.281312 1.140648 1.075034 -0.219569 0.849159 -0.304460 -0.837100 -0.371945 4.251141 -0.593703 -1.977883 0.390774 0.348190 -0.810962 -0.925761 0.577001 -0.189015
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.689036 -1.263528 0.255463 -0.899086 1.758794 1.799878 0.129432 1.347756 0.737164 -0.458488 -0.104983 0.065745 -1.643996 -0.174290 -0.665866 1.430970 0.921313 0.444880 1.479486 -2.317226
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.265975 2.743364 -1.057703 1.877730 1.571672 1.415766 -2.375277 3.742481 -1.562975 -0.287428 -0.955118 -4.712112 0.554729 0.862948 -3.034087 -2.318767 1.395459 0.812715 1.969471 -2.789045
wb_dma_rf/wire_csr -2.122196 0.606598 0.937041 0.813891 0.784468 -0.785208 -0.313306 -0.919730 0.260860 1.725898 -0.544386 1.308179 -0.631642 -0.761940 -0.461574 -0.777425 -0.122539 -1.555578 -0.991418 2.213256
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.559683 -0.807520 -0.942546 0.879901 -1.892424 -1.175911 1.693887 -0.839273 1.134585 -0.123725 0.432519 0.257735 -0.294463 -0.809032 2.541353 1.547868 0.350344 -0.243444 1.046485 0.116667
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.145674 -2.396864 -1.573591 -2.207622 0.926568 -2.531750 -1.587306 -0.090116 1.277801 -1.897964 -1.630137 3.467776 -0.513112 -3.087467 2.356495 1.318372 -0.053455 -1.912387 1.500578 1.904127
wb_dma_ch_sel/always_37/if_1 0.042478 4.321887 -1.044210 -2.614511 -2.008442 -1.307942 2.887863 -0.497586 1.585455 -0.287657 -1.800526 -0.471767 2.926610 -1.172963 -0.361674 -1.898403 -0.537198 1.007165 -4.006239 -1.540131
wb_dma_de/always_6/if_1/cond 1.020190 0.897488 -0.675802 -1.623324 2.630092 -0.987416 -4.664431 3.127190 2.097028 -1.131766 -2.032028 -3.228229 -1.808333 -1.880537 1.929469 -1.555284 1.618616 -1.909228 4.392287 2.036441
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.956917 4.183242 -1.382987 -1.447097 1.878736 1.730793 -1.501170 3.715233 -1.198226 1.941040 -0.926216 -0.507982 5.093558 2.305775 -0.728275 -1.698828 -0.769861 1.269119 -0.126542 -1.172899
wb_dma_ch_rf/always_8/stmt_1 -0.153393 3.781250 0.892467 0.194337 -1.296983 -1.710949 1.973983 -1.500137 1.009686 0.877388 -1.178774 -2.105974 -1.792132 -1.750166 -2.887815 -4.163016 -1.202110 -0.970290 -2.577024 0.135520
wb_dma_ch_sel/assign_108_valid 0.845224 1.968291 -0.725157 -0.523057 -0.532357 1.380734 0.861046 1.971795 1.784066 -0.230978 -1.509578 -1.898418 -1.824058 -1.536126 3.148756 0.976709 3.042001 -0.518109 1.723003 -1.350160
wb_dma_ch_pri_enc/wire_pri9_out 1.766882 -0.546114 0.396205 -1.271613 1.176896 1.047201 -0.259698 0.800669 -0.317486 -0.774126 -0.309540 4.225307 -0.594456 -1.950593 0.341415 0.340454 -0.821049 -0.915661 0.450258 -0.149113
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.424254 -2.236934 1.026399 -2.437307 -1.115824 0.970349 0.582036 -0.147175 -0.154364 -3.066485 -1.275736 1.431681 -0.851494 -0.392926 0.577887 1.741599 1.102023 -0.690037 -0.035518 -1.080080
wb_dma_ch_sel/wire_pri2 1.676453 -1.574191 0.361350 -2.075560 0.579810 1.362253 0.046021 0.944789 0.892102 -1.092945 -1.403818 1.719375 -1.004542 -0.657937 1.252465 2.474725 1.198993 -0.300718 1.973278 -1.017541
wb_dma_ch_sel/wire_pri3 1.659968 -1.511441 0.372478 -2.027959 0.588074 1.313093 0.009659 0.935273 0.918333 -1.067185 -1.343125 1.705756 -0.985861 -0.642722 1.288397 2.400235 1.105990 -0.307134 2.017990 -0.984337
wb_dma_ch_sel/wire_pri0 0.531484 1.674426 -1.649891 -0.516770 1.791082 3.565435 -0.086301 4.543197 -0.592366 -0.574354 -1.498944 -1.998468 -0.550299 -0.052688 -0.769569 0.644142 2.698906 0.570383 2.365025 -4.990842
wb_dma_ch_sel/wire_pri1 1.768859 -0.630971 0.386475 -1.284338 1.231491 1.054874 -0.259788 0.819479 -0.194244 -0.791138 -0.268520 4.148333 -0.678742 -1.941249 0.428156 0.492916 -0.781199 -0.920178 0.703870 -0.192289
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.363636 2.809162 0.165602 -1.391084 1.359944 2.607095 -0.865319 2.826608 0.587964 -0.112665 -2.017248 -2.211143 -1.452791 -0.733661 0.559561 -0.612057 2.723184 -0.277354 0.638370 -1.497566
wb_dma_rf/input_ptr_set 1.610036 -1.488805 0.317686 -1.996331 0.560917 1.308782 0.038214 0.955784 0.917533 -1.049825 -1.396911 1.608104 -0.992055 -0.619444 1.247322 2.344856 1.144606 -0.316272 1.978738 -1.018591
wb_dma_rf/always_2/if_1/if_1 1.431320 4.518543 1.680938 0.296219 -0.881318 -0.635755 3.044195 -0.832856 0.179805 1.686335 -4.127917 1.558929 -3.104860 -2.927852 1.907792 -2.173529 -1.201978 -2.608912 -1.701318 0.993191
wb_dma_de/assign_77_read_hold 0.121409 0.939956 0.047705 0.744545 0.584240 -0.302617 -0.251478 -0.146447 -1.168445 0.282233 1.073887 2.546694 0.366292 -1.320947 -0.860082 -1.992261 -1.992537 -0.632569 -1.429092 0.839068
wb_dma_pri_enc_sub/input_valid 0.184863 0.915564 0.067059 0.765481 0.624294 -0.261039 -0.252196 -0.128260 -1.177216 0.249816 1.099583 2.636192 0.370094 -1.349632 -0.841987 -2.012560 -2.016732 -0.654437 -1.390614 0.820190
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.871682 -0.601358 0.315137 -1.382191 1.253774 1.207775 -0.261118 1.011415 -0.214222 -0.869082 -0.414877 4.217945 -0.674122 -1.991289 0.494528 0.557011 -0.648915 -0.909300 0.811328 -0.339194
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.408984 1.015309 -3.000579 0.127328 2.072511 3.274199 -0.284810 6.088397 -0.718433 -0.603944 -1.446370 -2.461635 2.451186 0.773963 -1.505787 0.151726 1.443660 1.238385 3.105915 -5.679679
wb_dma_ch_rf/always_27/stmt_1 -0.372603 3.110512 -1.598482 -0.475578 2.078275 -2.573514 -1.869907 0.033836 -0.103305 0.112115 -3.399245 0.988191 -1.404706 -2.654651 1.497777 0.267755 1.382696 0.152047 -0.528088 0.545159
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.037738 -2.242228 -1.188815 0.663269 -0.844763 -2.460975 0.311360 0.222015 -2.850583 0.236987 -5.226788 -1.838323 5.248813 1.484237 -6.549753 -5.693698 -2.445624 -2.936799 -8.787029 3.011933
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.021803 -3.372651 -1.543669 -2.975384 0.403137 -2.376813 -1.407526 -0.007544 2.359004 -2.180338 -2.831022 1.143589 -0.883474 -1.866023 3.168088 3.156169 1.756723 -1.427817 2.701749 1.339778
wb_dma_ch_sel/wire_valid -4.027719 0.566491 -2.165277 0.396084 -2.116036 0.365308 1.075612 -1.188123 -0.569136 2.931458 -2.001760 1.889472 3.272913 0.011200 -2.986353 1.098073 3.160756 -0.887138 -3.234597 0.826262
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.186225 0.919306 0.068102 0.748965 0.644083 -0.246603 -0.242022 -0.091146 -1.147158 0.238752 1.091695 2.621175 0.339269 -1.318897 -0.824732 -1.946482 -1.937093 -0.600155 -1.359107 0.776320
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.692057 -1.236716 0.265891 -0.891544 1.695545 1.727038 0.099174 1.345609 0.732980 -0.466163 -0.158783 0.076127 -1.605185 -0.183864 -0.619690 1.364735 0.936624 0.439816 1.426807 -2.265428
wb_dma_de/wire_chunk_cnt_is_0_d 1.551571 3.583909 0.143853 -0.708155 1.891403 2.418180 -1.040121 2.714492 -0.512180 0.082400 -0.998653 0.329667 -1.063595 -2.016848 -0.170273 -2.378117 0.877873 -0.861941 -0.572907 -0.757599
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.453335 -2.132704 0.985938 -2.401943 -1.149621 0.977707 0.593345 -0.034816 -0.180430 -3.118276 -1.274995 1.395946 -0.780799 -0.431000 0.657493 1.750207 1.177107 -0.717858 0.010542 -1.143238
wb_dma_ch_sel/assign_109_valid 0.835287 1.983292 -0.722201 -0.613322 -0.517321 1.471214 0.800868 1.949771 1.669856 -0.204493 -1.658847 -2.051567 -1.713927 -1.394712 2.941092 0.877616 3.099448 -0.511312 1.469341 -1.318748
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.734750 -0.529078 0.360466 -1.239865 1.189500 1.028684 -0.221509 0.790627 -0.301979 -0.763669 -0.283932 4.193138 -0.621901 -1.967494 0.360458 0.314460 -0.852653 -0.899783 0.563126 -0.176633
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.522968 3.888809 -1.834620 3.196949 -4.452774 -3.028751 0.309972 0.624471 -1.531224 -2.639258 -1.160863 -2.913033 -1.845631 -2.262209 3.314814 -1.244296 -0.184278 -1.671279 6.867624 -1.432209
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.486440 1.414124 -3.795396 3.154439 -2.517947 -0.997163 -0.227322 2.731667 -2.266324 -1.106886 -1.324903 -2.612370 3.341662 0.584158 0.204324 0.090248 1.025909 0.269838 3.307104 -2.580614
wb_dma_de/assign_75_mast1_dout 1.939386 -3.901037 -0.526913 -0.979267 2.702721 -0.243586 -2.773170 2.137191 0.236743 1.322255 -1.462218 -0.469600 2.285998 2.511951 0.675008 -0.001611 -1.916046 -0.960901 0.899877 3.003337
wb_dma/constraint_csr -0.061488 1.653835 1.693295 0.302680 0.687816 -0.503654 -0.731107 -1.209699 1.005326 1.074103 0.727439 -2.014766 -1.513684 -0.207977 -0.451138 -2.355372 -0.130333 -0.156471 -2.136737 2.192117
wb_dma_ch_rf/always_5/if_1 0.224348 -1.165889 0.381724 -0.818263 -0.950636 -0.557020 -0.133079 -2.232064 -1.521028 -0.926204 -1.115991 -0.821270 -0.013082 0.973298 -0.647031 -0.376442 -0.065129 0.149877 -2.793342 0.742636
wb_dma_ch_pri_enc/wire_pri21_out 1.721359 -0.551607 0.365291 -1.217416 1.184525 1.081511 -0.205172 0.816434 -0.307890 -0.789161 -0.286816 4.177552 -0.609036 -1.948150 0.345275 0.398880 -0.780642 -0.928574 0.567361 -0.245200
wb_dma_ch_sel/assign_157_req_p0 0.122502 2.233129 -0.570374 1.020826 -1.697697 0.132294 -0.581513 0.967683 -0.226128 -0.993486 -1.723095 -2.418035 -2.065428 -1.166689 1.894724 0.711748 3.263918 -0.741833 2.756794 -0.824893
wb_dma_wb_mast/assign_1/expr_1 1.076249 -3.055906 -1.778253 1.889317 2.203196 -2.138496 -4.462357 2.591200 -2.896898 0.453719 -0.649775 0.826395 4.894700 2.118569 -1.914232 -2.492498 -4.488266 -1.183342 1.604130 3.169856
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.673036 2.044856 -2.849426 1.182895 -1.662715 0.765488 1.414165 2.483383 -0.168619 -0.267871 -1.016886 -1.815229 0.720864 -0.665615 2.314714 0.812108 2.165602 -0.150198 1.995257 -2.671938
wb_dma_de/reg_mast1_adr -2.780494 -0.109175 -3.127389 -0.105660 0.364885 -2.270872 3.170342 -0.019014 0.908676 -0.246476 -0.759322 1.887093 1.904570 -1.006250 0.407473 1.832260 -0.482831 1.130674 -1.120402 -3.371289
wb_dma_ch_pri_enc/wire_pri17_out 1.863094 -0.622060 0.400341 -1.326010 1.238920 1.093349 -0.202019 0.824964 -0.271430 -0.856893 -0.282755 4.380377 -0.654956 -2.030725 0.449590 0.457631 -0.842735 -0.967034 0.639359 -0.199979
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.085906 2.230614 -0.488292 1.048949 -1.646928 0.044772 -0.579762 0.879794 -0.214697 -0.909057 -1.738759 -2.550646 -2.110277 -1.113281 1.811622 0.496457 3.104733 -0.825192 2.574797 -0.676564
wb_dma_ch_sel/input_ch2_csr 0.746242 0.329956 -0.913312 1.129334 -0.448868 -1.250940 -2.362223 -0.935583 -0.657750 1.579998 -2.371128 -2.201530 2.346820 1.075975 1.676544 -0.060480 1.639190 1.250436 -4.160131 4.006731
wb_dma_ch_rf/assign_13_ch_txsz_we -0.083648 1.467700 0.750511 -3.919347 2.678566 0.786426 -3.711882 1.222954 0.571316 -1.316388 -3.034531 -2.531804 -1.171729 -0.119018 -2.760505 -0.828052 2.944506 -0.285566 0.528224 -0.207543
wb_dma_ch_sel/assign_130_req_p0 -0.348873 2.732945 -1.251038 1.898921 1.564562 1.322188 -2.391472 3.878932 -1.657942 -0.364544 -1.048670 -4.679887 0.712852 0.805252 -3.005510 -2.285112 1.420265 0.817690 2.079132 -2.927262
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.426943 -0.755980 -1.748732 -1.427338 -1.390092 -0.704965 0.828477 0.580452 -3.018747 -2.817755 -4.336192 2.821255 4.899122 1.394303 -2.613854 3.026155 0.435506 1.665111 -0.398265 -4.082134
wb_dma_ch_sel/assign_106_valid 0.857418 1.998548 -0.777208 -0.508617 -0.351721 1.555511 0.737520 2.184555 1.746125 -0.230606 -1.557695 -2.008923 -1.852749 -1.569861 3.036917 0.947081 3.168941 -0.524855 1.807475 -1.516913
wb_dma_ch_pri_enc/wire_pri28_out 1.771425 -0.628093 0.404067 -1.315145 1.162912 1.073520 -0.216582 0.812326 -0.235476 -0.804288 -0.388678 4.153509 -0.687671 -1.946647 0.434866 0.435875 -0.730266 -0.915110 0.625113 -0.202439
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.667355 -1.227139 0.274816 -0.885999 1.720826 1.740598 0.119387 1.271254 0.689794 -0.445514 -0.159145 0.032558 -1.601038 -0.145664 -0.692084 1.377877 0.876176 0.465173 1.405057 -2.271667
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.011840 1.312816 -2.264745 -0.068835 -0.545839 1.710879 1.255996 2.947028 -0.435921 -0.960791 -1.146960 2.526484 0.045043 -2.580023 2.554288 1.151565 1.175641 -1.044699 2.206688 -2.643650
wb_dma_ch_rf/always_11/if_1/if_1 0.665010 2.537235 -1.589401 0.199542 2.463022 3.382055 -0.356228 4.403468 -1.746445 -0.320562 -0.432605 0.632133 -0.193695 -1.408955 -1.659487 -1.291740 0.771097 -0.015666 0.982358 -4.209134
wb_dma_wb_if/wire_slv_adr -0.513276 4.705317 0.950828 -0.230077 -4.322395 -3.972132 -0.823509 -0.791460 -1.571314 -0.609069 -1.988535 0.117115 4.846899 0.305507 0.920590 -4.735054 -3.509935 -2.544919 -1.467510 4.973112
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.169616 -0.394207 -0.938462 1.413050 0.174143 1.877754 -0.477685 1.589843 -0.130516 1.918646 1.590646 -0.963921 1.342030 1.099882 2.481183 -0.249187 0.080203 -0.092507 -0.451724 0.918649
wb_dma_ch_sel/input_ch1_csr 0.608803 0.549081 -0.901636 0.923195 -0.364461 -1.375780 -2.308549 -1.219891 -0.482406 1.479343 -2.278696 -2.160468 2.128292 0.880203 1.837891 0.044879 1.903370 1.413002 -4.421081 4.001791
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.195065 0.939047 -0.001784 0.714854 0.603110 -0.167852 -0.251426 -0.005449 -1.180001 0.211107 1.054615 2.624017 0.397039 -1.376795 -0.799771 -1.891692 -1.897178 -0.614731 -1.268013 0.695873
wb_dma/wire_pt1_sel_i 1.614437 -4.388444 -1.944032 -0.214896 2.728963 -0.638906 -2.868335 3.636626 0.027698 1.089226 -1.337471 -1.126939 5.027294 3.206596 -0.100023 -0.379084 -2.936866 -0.317589 1.880354 2.054542
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.234193 1.624593 -1.271585 -0.700246 1.801440 -0.565948 -0.263277 -0.201152 0.498585 0.006553 0.753063 1.192206 0.108549 -0.821984 0.810521 1.478416 0.975564 2.197286 -0.316200 -1.664138
wb_dma/wire_pt1_sel_o -0.308166 0.251839 1.284063 0.035518 0.813201 0.151181 -0.047517 -1.388021 -2.665198 -0.784092 -2.379821 0.720550 2.639259 -0.514028 -2.513201 -3.128814 -0.306450 -1.277847 -6.454684 1.788048
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.560872 1.613992 -1.648696 -0.511310 1.846206 3.653195 -0.091952 4.553109 -0.531626 -0.601856 -1.417873 -1.932592 -0.667554 -0.152699 -0.711032 0.737752 2.741701 0.590653 2.506220 -5.078771
wb_dma_ch_pri_enc/inst_u16 1.787766 -0.608283 0.415570 -1.263644 1.210914 1.073001 -0.244686 0.859380 -0.245211 -0.799344 -0.300254 4.139294 -0.673143 -1.956646 0.383599 0.419265 -0.763417 -0.903246 0.633441 -0.189142
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.735702 0.322612 0.002502 1.586749 -1.162280 -1.294588 -1.498903 -0.865035 -2.004276 -0.882478 -0.270676 -0.461186 -0.283344 0.225140 -1.119410 -0.177511 0.261317 -0.251227 1.348965 0.341240
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.144648 0.407733 1.773248 0.384497 -1.073811 -0.367808 -1.548150 -2.178860 -2.422414 -1.188922 0.215853 -0.033004 -0.525928 1.266785 -4.430212 0.090576 0.374562 0.638606 1.128224 -0.728436
wb_dma_ch_sel/always_48/case_1 -0.381400 -0.734454 -1.778442 -1.403033 -1.240889 -0.867066 0.691692 0.664799 -3.050209 -2.881337 -4.506677 3.024613 4.755872 1.175020 -2.610312 2.955785 0.335067 1.519563 -0.309522 -3.975382
wb_dma_ch_sel/input_ch7_csr -0.029678 0.229999 0.182004 -0.334814 -1.283002 -0.461077 -1.029376 -1.563358 -1.419222 0.299606 -2.927105 -1.857002 2.086349 1.504918 -0.808247 -0.389852 1.965333 0.534737 -5.794873 2.266280
assert_wb_dma_rf/input_ch0_txsz -0.209257 0.592719 1.600116 -1.694316 0.318092 -1.582176 -2.089452 -2.204780 -1.353330 -2.278681 -0.537847 -0.293756 -1.342740 0.012692 -0.557020 -0.754932 -0.162637 -0.407135 -0.899492 1.133420
assert_wb_dma_rf -0.294794 1.289943 1.629720 -1.686551 0.640284 -3.006309 -1.774006 -2.819246 -2.546852 -3.020386 -1.799523 0.052173 -1.538447 0.240797 -0.568089 -1.008696 -0.964116 -0.108509 -3.372307 0.816727
wb_dma_ch_rf/reg_ch_am0_r 1.218060 -0.398437 -0.933027 1.421094 0.238132 1.852421 -0.546663 1.611687 -0.207004 1.930037 1.513915 -0.982806 1.352931 1.106868 2.410380 -0.323782 0.065801 -0.129840 -0.517351 0.987996
wb_dma_ch_rf/always_4/if_1 -0.213138 -1.825814 3.047304 -1.651504 -0.912409 0.660457 0.166478 -3.369297 -0.832017 0.269707 -2.640725 -0.840382 -0.067507 1.715949 -1.770079 -0.810534 0.713783 -1.143012 -6.346308 3.133877
wb_dma_de/always_4/if_1/if_1/stmt_1 1.317328 2.894247 0.150999 -1.321224 1.233635 2.552714 -0.869452 2.771393 0.521353 -0.056413 -2.004298 -2.305571 -1.389403 -0.707809 0.547289 -0.745609 2.707201 -0.324702 0.551775 -1.394953
wb_dma_de/always_14/stmt_1/expr_1 0.961826 1.393546 -2.398205 0.003124 -0.579520 1.668746 1.293964 3.073137 -0.367884 -1.013058 -1.208011 2.297017 0.000200 -2.573638 2.652269 1.196176 1.303305 -1.032916 2.402983 -2.767546
wb_dma_de/wire_use_ed 5.602725 4.343774 -0.525199 -1.784051 -0.979067 5.178539 2.078224 5.789907 0.849245 3.354721 -3.417794 -1.345586 3.691233 2.614122 5.862057 1.167914 0.611793 0.608849 1.876005 -1.324752
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.031327 2.689720 0.485989 0.727518 -1.085867 -1.931525 2.199276 -1.458000 0.204846 1.514930 -2.244893 0.785028 -0.995105 -1.980151 -2.963562 -2.841439 -1.336094 -2.164185 -1.932078 0.428694
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.749484 -0.535249 0.387865 -1.257419 1.190807 1.044954 -0.210760 0.818364 -0.248552 -0.815373 -0.268965 4.202497 -0.665513 -1.980539 0.419120 0.368834 -0.792002 -0.951731 0.617515 -0.174891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.700125 1.968386 -2.789673 1.163095 -1.731936 0.691386 1.490090 2.318595 -0.178563 -0.254877 -1.002642 -1.727851 0.663438 -0.663130 2.315674 0.872771 2.182893 -0.125996 1.853009 -2.597695
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.487227 -4.236750 -0.306297 -2.703741 2.249854 0.450183 -1.731175 1.368548 1.270536 -0.701885 -2.448849 0.635705 -0.197827 0.353922 0.555523 2.246427 0.911571 -0.802056 1.260644 0.774965
wb_dma_ch_sel/input_nd_i 0.535629 1.659114 -1.671884 -0.458708 1.753324 3.560890 -0.131054 4.532784 -0.582281 -0.602831 -1.435053 -1.922063 -0.552805 -0.099086 -0.705283 0.616777 2.625419 0.546959 2.517081 -4.946249
assert_wb_dma_ch_sel/input_req_i 0.639867 -1.209953 0.291331 -0.868370 1.693553 1.710013 0.116451 1.242475 0.675851 -0.468007 -0.147425 0.082537 -1.574949 -0.151299 -0.613361 1.324459 0.873200 0.426767 1.371420 -2.202922
wb_dma_ch_rf/reg_ch_rl -0.613416 0.662334 0.661014 1.102414 -1.353222 -1.726517 1.055110 -2.043721 2.117856 0.936743 1.030815 -1.628444 -1.743455 -0.969957 2.100322 -0.643090 0.217973 -0.433500 -1.119099 2.295404
wb_dma_de/reg_paused -2.137660 0.519009 0.909392 0.815607 0.624467 -0.835355 -0.281880 -1.017341 0.148453 1.681645 -0.590799 1.225541 -0.410188 -0.569353 -0.572065 -0.787683 -0.136614 -1.450380 -1.193146 2.272206
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.399927 1.021591 -0.432064 -1.275529 3.412212 1.461920 -2.738376 3.061098 -0.181166 0.471582 -1.946584 -0.696170 -0.353173 -1.018203 -0.860826 -2.627829 0.548349 -1.377157 -1.202989 1.040157
wb_dma_wb_if/wire_mast_drdy -0.394801 -3.986052 -3.606377 0.160757 0.214310 1.874483 -1.578968 1.577264 -1.205741 0.502814 -2.874460 0.925233 -0.415190 -1.063401 0.089950 2.434681 4.307129 -2.526617 1.084407 0.940978
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.051329 -1.964938 -0.648263 0.021566 -0.244210 0.527768 1.835298 0.447789 1.820055 -0.589737 0.314730 0.265279 -1.866276 -0.907094 1.834734 2.882398 1.242080 0.183610 2.357288 -2.152287
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.478025 -4.299074 -0.268207 -2.663555 2.293245 0.379815 -1.773303 1.320242 1.226856 -0.635953 -2.433680 0.611208 -0.212866 0.411080 0.488898 2.167909 0.833220 -0.796273 1.186465 0.906547
wb_dma_ch_sel/assign_100_valid/expr_1 -2.831824 3.403815 -2.056335 -1.784004 -4.110756 0.475042 -0.825622 -2.025638 -1.336037 -1.368912 -0.905493 -2.543735 2.485696 0.653153 -0.015846 1.533530 6.258180 1.158515 -1.798278 -0.480984
wb_dma_wb_if/inst_u1 -1.157112 -0.582644 0.499316 -0.346223 -1.579356 -0.923571 0.117795 -2.632796 -3.520126 -0.086379 -3.566747 -0.145784 2.864584 1.228669 -2.696924 -2.425347 -0.344443 -2.079645 -6.155473 2.897950
wb_dma_wb_if/inst_u0 -1.035460 -0.920137 -0.923058 2.772038 -1.358927 -2.417473 -2.252548 -0.816027 -4.740752 1.113246 -6.725763 -1.221451 -0.942428 2.415117 -2.694472 -0.624003 0.652322 -3.417253 -4.943127 3.257673
wb_dma_ch_sel -0.829843 1.660891 0.221708 0.510519 -1.954844 -0.953785 0.546513 -1.720974 -0.626557 1.606022 -3.403785 -1.001465 1.554338 0.102506 -1.699472 -1.461074 1.089882 -0.691699 -4.865420 2.114839
wb_dma_rf/input_de_csr_we 4.408634 -2.571221 -0.616428 -2.327284 2.857277 2.783965 -0.680396 4.820362 0.036850 1.778617 -5.870238 -0.193049 1.685376 2.633352 1.586708 1.834720 -0.261876 -1.061492 1.372857 -0.140238
wb_dma_rf/wire_ch0_adr0 0.814965 3.153795 -1.643293 -0.039474 -4.447037 0.154397 1.443755 -0.033551 1.475436 0.995436 0.978767 -2.066258 3.586670 0.618471 6.451804 0.896461 1.835460 1.058295 -0.711535 1.820180
wb_dma_rf/wire_ch0_adr1 -0.868227 0.973077 1.572215 -0.145419 -0.725981 -2.538256 -3.197930 -2.843636 -3.105110 -2.740462 -0.968524 -0.672098 -1.537976 0.262727 -1.666274 -0.939457 0.154458 -0.694172 -0.097553 1.414119
wb_dma_de/always_9/stmt_1/expr_1 -0.213007 1.453476 -0.865457 -0.051063 2.464966 0.518484 -2.644984 2.491822 0.182663 1.296616 -1.652903 -4.771693 0.203954 0.800043 -1.099821 -2.953569 1.357221 -0.511776 -1.508895 1.144327
wb_dma_ch_sel/always_42/case_1/cond 1.949399 -0.737916 0.638188 -0.896170 1.580025 0.169901 1.459343 0.146074 1.298957 2.083354 -3.489797 0.755178 -1.369970 -0.721462 0.877150 -0.420991 -0.528956 -1.229614 -4.077636 1.735083
wb_dma_wb_slv/input_wb_cyc_i -0.589163 -2.210450 -0.776283 2.209033 -1.216989 -2.659739 -0.896457 0.589804 -2.685214 -1.274129 -3.418069 -4.624633 3.380823 1.943558 -2.596323 -3.937612 -1.390337 -2.200804 -2.894062 2.322554
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.430116 -2.188209 1.000871 -2.417066 -1.171934 1.007718 0.616456 -0.095202 -0.132142 -3.105869 -1.203341 1.424341 -0.798030 -0.408493 0.669033 1.766323 1.153094 -0.655398 0.027189 -1.144677
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.442766 -1.190298 3.132009 -2.669661 0.113923 2.182816 2.004945 -1.116193 0.534871 0.574864 -2.927366 2.302255 -1.474718 1.189994 -1.903852 2.714262 0.076953 0.540360 -0.173021 -1.422549
wb_dma_de/reg_tsz_cnt 0.040762 2.151901 0.743872 -3.356866 3.088181 0.552934 -4.073774 1.118587 -0.563322 -1.184307 -2.072847 -0.072806 -0.623038 -1.237859 -3.668789 -2.488593 1.212738 -0.882902 -0.551008 0.524917
wb_dma_ch_sel/reg_ndr 0.553683 1.632532 -1.599161 -0.490120 1.808722 3.604174 -0.067218 4.535018 -0.552152 -0.583648 -1.433563 -1.963907 -0.601746 -0.078441 -0.765630 0.655678 2.660158 0.607978 2.466667 -4.972099
wb_dma_de/assign_83_wr_ack/expr_1 1.365613 0.974795 -0.526510 -1.297208 3.477269 1.462846 -2.811569 3.117271 -0.173978 0.491580 -2.006538 -0.766750 -0.288890 -1.046722 -0.825360 -2.577397 0.624506 -1.383561 -1.215662 0.995434
wb_dma_de/reg_de_txsz_we 0.917434 -0.213378 -0.291693 0.572127 3.634690 0.898553 -3.276663 3.863937 1.840889 0.720296 -0.011828 -4.888112 -2.075664 -0.089135 -0.151656 -2.148839 0.740908 -0.882930 3.275270 0.468510
wb_dma_ch_rf/reg_pointer_sr 0.252190 -1.210764 0.377397 -0.789879 -0.980271 -0.505783 -0.093646 -2.190831 -1.526726 -0.885923 -1.095010 -0.848442 -0.025684 0.982359 -0.677488 -0.418178 -0.050948 0.127273 -2.801139 0.743824
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.700549 -1.216433 0.294688 -0.904757 1.703350 1.738602 0.133779 1.293044 0.741063 -0.485882 -0.143927 0.101749 -1.620906 -0.169272 -0.656249 1.404172 0.907586 0.480616 1.391065 -2.258238
wb_dma_rf/input_de_adr1_we -0.710899 0.322895 0.060752 1.592551 -1.196489 -1.291450 -1.402798 -0.856738 -1.928950 -0.858566 -0.113905 -0.480379 -0.297004 0.269778 -1.049653 -0.211856 0.181200 -0.204809 1.298674 0.349729
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.421539 3.902226 -1.400405 -2.891186 2.786222 2.659803 -0.234563 4.308826 0.369640 2.492664 -0.883418 0.054549 5.374908 2.005142 0.006693 -1.584683 -1.014814 1.409122 -1.416304 -1.426201
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.684717 -0.554629 0.352704 -1.228653 1.100274 1.045939 -0.184628 0.733146 -0.254038 -0.809199 -0.342702 4.001721 -0.565788 -1.852872 0.377447 0.373099 -0.735308 -0.899571 0.480685 -0.185721
wb_dma_ch_sel/always_43/case_1/cond 0.056552 2.083178 0.670233 -3.441402 3.245524 0.514984 -4.092351 1.180638 -0.476000 -1.175217 -2.164141 -0.121939 -0.703214 -1.329578 -3.495890 -2.436498 1.284930 -0.896616 -0.616907 0.604666
wb_dma_ch_rf/reg_ch_adr0_r -0.196662 2.240584 -0.715916 -1.414975 -5.568821 -0.120740 3.823506 -1.423677 0.144487 -0.796194 -0.482041 -1.114954 3.289044 0.741215 3.928548 0.034552 1.295365 -0.250464 -4.810190 0.333760
wb_dma_ch_pri_enc/input_valid 0.145157 0.958110 0.072470 0.736077 0.565496 -0.280528 -0.268363 -0.152056 -1.147397 0.270703 1.048061 2.548192 0.355758 -1.288155 -0.843468 -1.994819 -1.963891 -0.630687 -1.404470 0.835852
wb_dma_ch_pri_enc/reg_pri_out1 1.831839 -0.533259 0.365843 -1.308529 1.218856 1.074997 -0.246027 0.866624 -0.300033 -0.814044 -0.328930 4.338556 -0.624114 -2.007971 0.412253 0.381221 -0.827793 -0.971095 0.615661 -0.187413
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.204783 -2.597785 -1.206798 0.822353 -0.959472 1.127969 -1.367856 -1.369298 -1.160253 1.170419 -1.394426 -0.821487 -0.915533 0.486169 -1.430091 1.601517 3.812831 -1.270116 -0.396340 2.016316
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.588151 -0.816690 -0.933158 0.892096 -1.967762 -1.236284 1.719254 -0.873958 1.095486 -0.144839 0.422063 0.261556 -0.296117 -0.751559 2.559000 1.539805 0.340365 -0.303892 0.961974 0.146811
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.428576 -0.142977 1.246926 0.016583 -0.241907 0.266858 2.010721 -0.727831 0.311475 1.749100 -2.150590 0.587895 -0.494170 0.728883 0.097236 0.440110 -1.042483 -0.018360 -1.892213 0.422653
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.058703 -1.035396 2.548028 -2.621376 -0.817177 1.447942 0.255318 -1.556270 -1.831213 -3.169898 0.228936 4.006170 -0.534313 -0.668424 -3.143387 0.098378 -0.491790 -0.497524 -1.422806 -1.229754
wb_dma_ch_sel/input_req_i 1.508505 -3.511252 -0.270662 -2.790262 0.319600 -1.950153 0.614689 -0.579107 2.572470 -0.172027 -4.791571 1.427107 -1.114490 -0.789699 2.966718 3.357957 0.544894 -1.329734 0.693578 1.643403
wb_dma_rf/assign_4_dma_abort/expr_1 1.040468 1.328280 -2.281293 -0.162518 -0.439571 1.749401 1.233879 3.061575 -0.420656 -0.986544 -1.295419 2.467638 0.066121 -2.562304 2.515584 1.143248 1.262283 -0.994937 2.198646 -2.731716
wb_dma_rf/always_1/case_1/stmt_8 0.213163 5.477932 0.204413 -1.311513 -1.252686 0.871527 3.070114 0.616073 1.575327 1.729127 0.058869 -1.084429 -0.348169 -0.858885 1.402643 -2.071531 -0.092607 0.053832 -1.138581 -0.816508
wb_dma_ch_rf/wire_ptr_inv 0.050128 -0.887382 1.912504 -1.800231 1.529554 2.386832 -0.017750 -0.157478 0.114794 -0.722291 0.390641 0.279760 -1.703891 0.866510 -3.887647 1.443839 1.013317 1.295368 1.113506 -3.118211
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.489496 1.449881 -0.681961 0.266403 -0.606191 -0.107408 -0.992194 1.203612 -1.050418 -0.407988 -0.012965 3.383748 1.184929 -2.092992 1.865067 -1.240091 -1.286857 -1.681712 1.631169 1.579294
wb_dma_ch_sel/assign_138_req_p0 0.148114 2.100396 -0.561976 0.910926 -1.625528 0.206237 -0.549028 0.950538 -0.220103 -1.090463 -1.807939 -2.316329 -2.093922 -1.122442 1.810010 0.827834 3.283086 -0.747930 2.796586 -0.996294
wb_dma_rf/always_1/case_1/stmt_1 -2.142368 0.456463 0.991613 0.818998 0.643997 -0.800827 -0.272599 -1.056838 0.172130 1.704654 -0.548921 1.250864 -0.443429 -0.535196 -0.584140 -0.781086 -0.169344 -1.506289 -1.196329 2.289109
wb_dma_rf/always_1/case_1/stmt_6 -0.529719 2.810677 -1.733158 0.339526 -3.600883 -2.210339 3.079111 -0.082007 -0.623730 0.270998 -1.157594 -1.765640 1.895187 -0.511907 -4.437783 -4.595163 -2.458491 -0.501221 -1.046236 -1.096164
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.356979 1.472305 -3.706191 3.121885 -2.351758 -0.889686 -0.370758 2.832684 -2.321424 -1.063185 -1.366501 -2.596229 3.220980 0.526868 0.184630 -0.001716 1.017858 0.218212 3.426962 -2.519029
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.654274 -1.215211 0.295917 -0.868850 1.717844 1.735187 0.149995 1.325938 0.699747 -0.465586 -0.138624 0.058982 -1.610025 -0.152199 -0.649447 1.359428 0.926528 0.447986 1.377008 -2.288572
wb_dma_ch_sel/always_43/case_1 -0.031698 2.388923 0.739419 -3.260139 3.097360 0.448670 -4.091866 1.057057 -0.608049 -1.190332 -2.020652 -0.197584 -0.661092 -1.289762 -3.678309 -2.731173 1.102395 -0.900322 -0.645424 0.609394
wb_dma_ch_sel/assign_9_pri2 1.671319 -1.552503 0.354166 -2.052281 0.618712 1.387658 0.010453 0.973587 0.931393 -1.098125 -1.392386 1.734484 -1.035479 -0.651333 1.274154 2.441013 1.198776 -0.320337 2.038167 -0.994801
wb_dma_pri_enc_sub/always_1/case_1 1.762632 -0.562392 0.373934 -1.267543 1.287553 1.133401 -0.260094 0.917741 -0.237503 -0.784690 -0.260038 4.168225 -0.710148 -1.991595 0.349125 0.343988 -0.808668 -0.910474 0.645047 -0.268483
wb_dma_rf/always_2/if_1 1.450008 4.702319 1.624415 0.223168 -1.109673 -0.682238 3.105217 -0.940028 -0.038892 1.550810 -4.262409 1.546783 -2.848446 -2.902514 1.742084 -2.452689 -1.348891 -2.631824 -1.891748 0.972407
wb_dma/wire_dma_abort 1.108404 1.285853 -2.374073 -0.097737 -0.397461 1.772082 1.164917 3.241193 -0.293329 -1.022531 -1.215214 2.402400 -0.082035 -2.657724 2.683853 1.255730 1.316251 -1.056406 2.672765 -2.807652
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.122651 -3.523439 -1.538276 -2.977485 0.499857 -2.329145 -1.361530 0.026926 2.394487 -2.067998 -2.818102 1.102681 -0.903898 -1.818160 3.162214 3.179974 1.709698 -1.430252 2.666966 1.376341
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.454978 -2.289694 1.060692 -2.520644 -1.208463 0.971083 0.701873 -0.232517 -0.166254 -3.197163 -1.287731 1.494249 -0.773098 -0.362355 0.612122 1.875095 1.159988 -0.669449 -0.131829 -1.147320
wb_dma_wb_if/input_wb_stb_i -0.766196 1.565398 -2.489610 4.111851 -3.261186 -1.837101 -0.854381 1.729227 -1.069193 -1.314546 0.512838 -2.286144 -0.360559 -1.192289 2.907408 0.298746 0.916791 -1.221150 6.938956 -0.746744
wb_dma_rf/input_de_txsz 0.242804 0.430766 -0.542842 -0.922621 3.975550 2.092134 -2.411291 3.494853 0.782662 0.838147 -1.785604 -4.741540 -1.269207 0.714729 -1.894905 -1.701859 2.223381 -0.027730 -0.552021 -1.004766
wb_dma_ch_pri_enc/wire_pri3_out 1.753240 -0.495496 0.371465 -1.252519 1.203582 1.067026 -0.240457 0.844825 -0.289448 -0.803619 -0.350723 4.178054 -0.618970 -1.984395 0.326011 0.317251 -0.838053 -0.949658 0.503430 -0.181051
wb_dma_ch_sel/wire_gnt_p1 0.160240 0.952758 0.100706 0.738382 0.572945 -0.276242 -0.263318 -0.192976 -1.167580 0.247653 1.075724 2.544288 0.418799 -1.300618 -0.887530 -2.019294 -2.005119 -0.634170 -1.473850 0.861496
wb_dma_ch_sel/wire_gnt_p0 -0.621934 -1.686786 -1.470131 -2.242465 -1.688678 -0.776709 0.874212 0.383455 -2.148601 -3.100296 -5.597211 0.727477 4.300514 2.517551 -2.382609 4.323543 1.807804 1.937488 0.225902 -4.418327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.472416 1.498593 -3.836784 3.039262 -2.586994 -0.943496 -0.187268 2.731650 -2.291296 -1.085199 -1.455370 -2.632314 3.307439 0.507453 0.307139 0.115706 1.152482 0.182416 3.254033 -2.561197
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.682048 -1.219384 0.279964 -0.863142 1.669846 1.694382 0.149878 1.268346 0.717026 -0.486646 -0.139234 0.084222 -1.589068 -0.175920 -0.645984 1.342091 0.869867 0.456748 1.385141 -2.212029
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.138126 0.594292 1.058519 0.880044 0.769316 -0.835241 -0.208329 -1.071607 0.273160 1.826855 -0.396653 1.407338 -0.665391 -0.762454 -0.500610 -0.832679 -0.245663 -1.525884 -1.087703 2.289102
wb_dma/input_wb0_err_i 1.004413 1.349031 -2.303360 -0.051127 -0.610044 1.630059 1.237313 2.998623 -0.411048 -0.989133 -1.223476 2.369968 0.071760 -2.514242 2.589579 1.146907 1.256083 -1.021463 2.335327 -2.608967
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.305461 -0.919427 0.826603 -1.512268 -1.555913 -0.608524 2.817351 -1.755190 -1.519991 -2.258826 -1.937130 1.005031 -0.493795 -0.070161 -2.725118 -0.876595 -0.383119 -1.535078 -4.786062 -1.693620
wb_dma_ch_sel/always_44/case_1/stmt_1 0.143388 1.243787 -0.556232 -1.263337 -5.936175 -1.686239 1.462054 -1.769276 1.534757 -1.877146 -0.573646 -0.445526 2.881145 0.039611 5.070899 2.834752 2.118043 0.592650 2.757754 1.513699
wb_dma_wb_mast/wire_wb_data_o 1.791560 -3.828751 -0.486698 -0.977028 2.536441 -0.309922 -2.554255 1.988685 0.250260 1.226668 -1.424726 -0.434754 2.195114 2.457909 0.666538 0.039900 -1.900081 -0.908664 0.816352 2.875621
wb_dma_de/always_6/if_1/if_1/stmt_1 0.012816 1.264604 1.061570 -1.107440 4.400309 2.610833 -2.757186 2.126709 -0.837899 0.646310 -0.015765 -1.878174 -1.094709 0.409089 -5.659392 -3.259913 0.368137 0.165391 -1.538442 -1.252503
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.135069 0.927777 0.108664 0.706088 0.585108 -0.276216 -0.241107 -0.186195 -1.127654 0.241533 1.042763 2.500619 0.338160 -1.303552 -0.871216 -1.997157 -1.976728 -0.638252 -1.429725 0.807755
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.647475 -1.170589 0.237650 -0.813450 1.666653 1.666632 0.100458 1.306603 0.711386 -0.470647 -0.107660 0.028432 -1.573699 -0.177684 -0.586927 1.345956 0.864684 0.451921 1.391111 -2.188088
wb_dma_ch_sel/always_38/case_1/cond -1.822750 3.190742 -2.749794 -0.788495 2.571934 -2.972004 -4.041564 0.529918 -0.422669 -1.597201 -1.689251 0.614345 -1.134597 -3.470654 1.210261 -0.248266 2.500671 0.052898 0.859228 0.359814
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.698711 -2.703476 -0.680659 -3.763067 2.287964 -1.107883 -3.053681 0.917527 1.240919 -1.986866 -3.224585 0.829055 -0.493423 -1.001873 0.718545 1.720211 1.449672 -1.113755 1.806460 1.192330
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.312425 0.439191 -0.532877 -0.862127 3.937988 2.095414 -2.437749 3.526850 0.776618 0.858106 -1.733736 -4.769986 -1.257894 0.770540 -1.850061 -1.751459 2.195027 -0.056786 -0.438735 -0.934375
wb_dma_de/assign_4_use_ed 5.682068 4.347995 -0.563910 -1.693191 -0.954505 5.258545 2.111589 5.963974 0.926131 3.438268 -3.396842 -1.443292 3.605631 2.566477 5.905623 1.131024 0.644669 0.608630 2.067038 -1.413976
assert_wb_dma_wb_if/assert_a_wb_stb -0.438636 -0.664167 1.923912 -0.429157 0.503533 0.069482 0.482690 -1.877268 -1.487888 -1.072966 -2.509499 -0.794879 2.008414 0.214646 -1.947197 -1.946361 0.463566 -0.903510 -5.728655 1.449373
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.436530 3.179740 0.005958 -0.295696 2.346881 3.026327 -0.760401 3.218467 0.354011 0.495321 -0.862828 -3.855882 -1.927649 -0.210698 -1.238819 -1.618468 2.533988 0.438697 0.095013 -2.686913
wb_dma_ch_sel/assign_132_req_p0 -0.438202 0.764591 0.462283 0.122099 -3.060180 0.318939 -0.321433 0.205686 -1.807862 -3.377468 -1.064842 -2.663459 0.840002 0.954821 -2.458910 -0.060061 1.964242 0.284481 1.459729 -2.537369
wb_dma_ch_rf/always_25/if_1 -1.257050 2.075861 -0.785236 -0.822092 2.155537 -2.344700 -0.247620 -1.349325 -1.044191 -1.146644 -0.453323 1.589048 -0.501016 -0.524108 0.715777 1.048960 -0.075991 2.342961 -2.860841 -1.549087
wb_dma_de/wire_rd_ack 1.414101 0.809258 -0.442674 -1.341583 3.511909 1.439787 -2.778839 3.036965 -0.153147 0.477575 -1.969497 -0.532316 -0.298693 -1.016527 -0.857324 -2.516461 0.558913 -1.422644 -1.221292 1.031933
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.676778 1.959516 -2.817286 1.205961 -1.712085 0.717989 1.420485 2.443384 -0.109126 -0.254087 -0.933834 -1.770672 0.680753 -0.699241 2.417375 0.866864 2.166749 -0.167424 2.088386 -2.614215
wb_dma/wire_slv0_adr -0.616311 6.058058 1.382745 -0.435282 -4.571286 -4.374050 -0.960369 -1.415547 -1.014172 -0.242857 -2.236625 -1.189304 4.634150 0.236517 1.030045 -5.644108 -2.983613 -2.495915 -2.514111 5.860479
wb_dma_wb_slv/input_wb_stb_i -0.766540 1.563474 -2.429359 4.188236 -3.289489 -1.898783 -0.865568 1.673049 -1.098481 -1.266201 0.573165 -2.274258 -0.388438 -1.188037 2.952845 0.236304 0.832047 -1.228886 6.974271 -0.633197
wb_dma_ch_sel/assign_96_valid/expr_1 -0.213529 4.466781 -3.026628 0.667131 -2.405257 0.432921 -1.400050 -0.508112 -0.536782 2.122893 -1.341014 -1.115546 2.779839 -0.447349 3.337424 1.468136 4.636253 1.718421 -0.854377 1.947537
wb_dma_ch_sel/always_4/stmt_1 -1.745709 2.999945 -2.642489 -0.669113 2.335625 -2.995978 -3.912846 0.497500 -0.341988 -1.656746 -1.477401 0.642014 -1.192895 -3.481148 1.389134 -0.195179 2.330532 -0.067587 1.204564 0.468834
wb_dma_rf/wire_pointer2_s 0.190550 -1.236862 0.549571 -0.666326 -0.919910 -0.507478 -0.114525 -2.320134 -1.462753 -0.712594 -1.071473 -0.981670 -0.103504 1.043859 -0.751535 -0.505448 -0.103388 0.076374 -3.113551 0.962889
wb_dma_de/reg_chunk_dec 1.532152 3.702272 0.153443 -0.567163 1.903578 2.404521 -1.114269 2.819113 -0.419446 0.139543 -0.799264 0.216277 -1.169730 -2.045361 -0.103707 -2.502712 0.829274 -0.915114 -0.346966 -0.782210
wb_dma_de/reg_chunk_cnt_is_0_r 1.433474 2.882139 0.102946 -1.315629 1.288559 2.655210 -0.837027 2.959516 0.627716 -0.107843 -1.914369 -2.250404 -1.471310 -0.788315 0.712200 -0.622597 2.734207 -0.279989 0.885393 -1.553049
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.184176 0.909544 0.073191 0.724466 0.648099 -0.254713 -0.225930 -0.137205 -1.129818 0.260567 1.091978 2.553895 0.314598 -1.312829 -0.796901 -1.930622 -1.966712 -0.652106 -1.303407 0.764945
wb_dma/wire_wb0_cyc_o 0.189536 0.875316 0.110267 0.725016 0.638952 -0.301010 -0.275573 -0.193926 -1.162884 0.249435 1.098809 2.602872 0.315260 -1.337240 -0.865743 -2.001484 -2.035929 -0.635473 -1.425100 0.860682
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.535678 -2.283037 1.015697 -2.549211 -1.111749 1.060308 0.616929 -0.046888 -0.149052 -3.223906 -1.341945 1.566343 -0.924121 -0.483134 0.658362 1.905090 1.237986 -0.741193 0.119470 -1.201179
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.183776 -0.818464 -2.623826 -0.385927 -2.129042 0.446923 0.467452 -0.052517 -1.165483 2.045799 -2.143020 1.287998 4.319441 1.436873 -2.297318 1.079766 1.510828 -0.581989 -2.273495 0.788149
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.048928 -1.250395 0.544694 -1.887184 -1.546472 0.424309 1.759537 0.639838 -0.809726 -1.647496 -4.012001 0.601660 3.756864 1.472626 -2.765555 0.213400 -0.590618 -0.023131 -2.459249 -1.657506
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.195793 0.358382 1.702299 0.541550 -1.131850 -0.473942 -1.545878 -2.222603 -2.491485 -1.155519 0.372653 -0.105513 -0.511322 1.300657 -4.345575 0.038490 0.309313 0.647502 1.101134 -0.592381
wb_dma_ch_rf/reg_ch_adr1_r -1.160841 0.396744 1.709654 0.469970 -1.134918 -0.432889 -1.588448 -2.209655 -2.471159 -1.162028 0.228317 -0.146532 -0.501651 1.286817 -4.387009 0.021604 0.360205 0.581883 1.063233 -0.558073
wb_dma/input_wb0_cyc_i -0.156309 -3.280995 -3.881841 3.367743 -1.281010 -3.905756 -2.275110 3.676492 -2.122133 -0.331085 -2.273124 -4.263694 3.087347 2.675960 -1.576253 -2.592876 -2.973708 -1.917005 2.019647 1.532800
wb_dma_ch_sel/always_8/stmt_1 3.111269 -1.512606 1.545385 -1.885396 0.381114 1.658222 2.070800 0.394933 1.160392 0.742170 -3.460404 2.159216 -1.472429 0.080179 1.384510 2.786750 0.070729 -0.288568 0.216396 -0.726570
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.888713 -4.096156 0.925139 -2.577035 1.937851 0.705164 0.367121 0.663341 1.419078 1.094566 -4.559724 1.178600 -0.547471 1.121428 0.671060 2.492626 -0.187473 -0.821206 -0.650257 1.145877
wb_dma_wb_slv -1.202593 -0.545610 0.500466 -0.386620 -1.442191 -0.918622 0.250148 -2.561673 -3.283358 -0.053305 -3.446981 -0.274227 2.484978 1.226092 -2.682706 -2.293941 -0.314490 -1.947476 -6.116638 2.554724
wb_dma_de/inst_u0 -1.201910 1.620410 -1.809447 -1.104337 -0.932025 -0.050062 0.275144 -1.108621 -1.349042 -1.186422 1.182088 0.056415 3.925450 1.144031 2.012579 0.999743 1.759425 2.921613 -6.576216 -1.170748
wb_dma_de/inst_u1 -1.713458 1.186665 -1.113741 -0.980971 1.900189 -0.082607 -0.613142 0.241510 -0.214733 -0.310799 1.187059 0.907605 2.979035 1.003155 -2.884080 1.155929 -0.136743 3.579060 0.414088 -3.230108
wb_dma_pri_enc_sub/input_pri_in 1.773377 -0.634113 0.407942 -1.288522 1.168546 1.035084 -0.189439 0.811771 -0.272594 -0.806553 -0.271506 4.291470 -0.660294 -1.966925 0.394281 0.365638 -0.871027 -0.958670 0.584778 -0.170814
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.892169 -0.223163 -0.248386 0.606388 3.667355 0.859937 -3.301368 3.795282 1.880468 0.779597 0.072953 -4.995292 -2.081310 -0.039163 -0.188246 -2.165864 0.725836 -0.865861 3.266739 0.518234
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.438203 -2.139540 0.984644 -2.444701 -1.208047 0.946785 0.566368 -0.118803 -0.227145 -3.129645 -1.291840 1.435709 -0.748864 -0.410387 0.611100 1.777470 1.143555 -0.680588 -0.018044 -1.126987
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.138810 2.071157 -0.411618 0.840529 -1.497200 0.149916 -0.574993 0.812746 -0.226210 -0.968810 -1.795845 -2.282737 -2.112255 -1.056564 1.641766 0.674211 3.189193 -0.748797 2.383590 -0.787716
wb_dma_ch_sel/assign_101_valid/expr_1 -2.814467 3.475655 -2.081225 -1.792629 -4.134426 0.744804 -0.637655 -1.928309 -1.300614 -1.284193 -0.741145 -2.398006 2.521876 0.639071 0.029740 1.551927 6.305862 1.196280 -1.778855 -0.699949
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.642446 -1.191894 0.288277 -0.849643 1.657976 1.720907 0.103882 1.271800 0.679410 -0.461557 -0.155369 0.077107 -1.575154 -0.151798 -0.652164 1.342191 0.890538 0.450767 1.373882 -2.213876
wb_dma_de/reg_de_adr1_we -0.713392 0.297265 0.035568 1.541569 -1.109713 -1.218437 -1.424807 -0.864024 -1.937132 -0.894416 -0.171635 -0.465052 -0.308329 0.278803 -1.097109 -0.197878 0.264044 -0.196728 1.287387 0.322882
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.488853 1.576428 -2.876466 -0.671005 1.403607 -2.292122 -1.252458 0.696565 -1.167909 -0.771625 -4.106066 2.583097 -0.086183 -2.204387 1.486771 2.147132 1.349249 0.230777 1.050796 -1.202346
wb_dma_ch_sel/always_46/case_1 1.224316 -0.394654 -0.951259 1.509694 0.215896 1.917844 -0.514982 1.589539 -0.165757 2.008272 1.690858 -0.978416 1.358061 1.128521 2.572282 -0.278181 0.038031 -0.130862 -0.484287 1.025229
wb_dma_ch_rf/assign_11_ch_csr_we -0.388589 0.709591 -3.170869 -1.264876 -3.483857 -0.399169 0.004410 -0.427687 -1.762734 1.458131 -1.627227 -1.375566 5.315648 2.585086 -1.710523 -0.768123 1.472605 0.738580 -2.284974 1.835739
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.473793 -2.370529 1.330348 -1.262434 3.998863 0.300644 -2.298593 0.427252 2.119636 0.925382 -0.427134 -2.731716 -2.406457 0.528985 -1.710230 -0.989691 0.466245 -0.206316 -1.313374 1.667326
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.383824 -2.196314 1.010738 -2.416968 -1.172873 0.971836 0.584141 -0.103723 -0.232829 -3.185315 -1.293381 1.371846 -0.803092 -0.442253 0.491761 1.675942 1.158317 -0.712985 -0.108664 -1.166834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.296811 1.475511 -3.747552 3.003966 -2.255135 -0.858469 -0.302049 2.829100 -2.253181 -1.051744 -1.374284 -2.467515 3.156158 0.460047 0.230437 0.053469 0.988481 0.170406 3.340895 -2.588124
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.685933 1.935086 -2.770344 1.150410 -1.708433 0.732753 1.426207 2.352987 -0.095906 -0.274594 -0.929664 -1.726190 0.668161 -0.692239 2.370266 0.903165 2.163133 -0.123518 1.953867 -2.580123
wb_dma/wire_de_adr0_we -0.549530 -0.819353 -0.915257 0.847561 -1.905129 -1.232136 1.668040 -0.873194 1.096474 -0.145081 0.348223 0.252552 -0.272874 -0.777042 2.477858 1.466727 0.303826 -0.288098 0.898925 0.212707
wb_dma_wb_slv/wire_rf_sel -0.956013 0.724351 -1.431677 4.275866 -3.241041 -3.723930 0.717976 0.163170 -1.934409 -1.574474 -2.929259 -2.627323 -3.524346 -1.924962 -1.945788 -2.200835 -0.884302 -3.226155 0.884863 -1.115772
assert_wb_dma_wb_if -0.289824 -0.754131 1.737874 -0.367986 0.774367 0.237456 0.297965 -1.345960 -1.415233 -0.817678 -2.360513 -0.893943 2.389654 0.431403 -1.941589 -2.043763 0.256388 -0.814540 -5.319669 1.459839
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.657686 -1.184200 0.281712 -0.903396 1.706137 1.734620 0.139604 1.324463 0.704147 -0.467705 -0.137041 0.082506 -1.641235 -0.161091 -0.663988 1.388680 0.933087 0.447697 1.424344 -2.286192
wb_dma_ch_sel/assign_120_valid 0.870348 1.873024 -0.681710 -0.574873 -0.372863 1.570059 0.820759 2.043117 1.748251 -0.218054 -1.515867 -1.878848 -1.887054 -1.520262 2.939586 0.960387 3.079564 -0.508419 1.634546 -1.453885
wb_dma/wire_wb1s_data_o 1.818805 -3.885809 -0.608700 -0.938298 2.674687 -0.325926 -2.732052 2.092323 0.284988 1.312095 -1.446584 -0.610370 2.251387 2.476516 0.670159 -0.020388 -1.833562 -0.969636 0.889030 2.987583
wb_dma_de/wire_adr0_cnt_next1 -1.318479 1.665630 -1.746554 -1.067643 -0.946518 -0.104380 0.459629 -1.186219 -1.297799 -1.116688 1.270298 -0.036540 3.850432 1.114373 1.873634 0.821162 1.591074 2.911556 -6.821155 -1.214544
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.702801 -1.199168 0.253812 -0.880216 1.686048 1.728559 0.139586 1.299184 0.706043 -0.488811 -0.134817 0.091268 -1.599954 -0.170721 -0.635067 1.385411 0.895220 0.433609 1.426948 -2.249212
wb_dma/wire_pt0_sel_o 1.603969 -4.231116 -1.903593 -0.249125 2.747585 -0.644094 -2.774559 3.578372 0.084638 1.024442 -1.367981 -1.048685 4.938295 3.073800 -0.098004 -0.449978 -2.932644 -0.258924 1.737082 1.972810
wb_dma/wire_pt0_sel_i -0.293464 0.387419 1.439783 -0.084826 0.853352 0.091343 0.026940 -1.617277 -2.573688 -0.783303 -2.371136 0.790822 2.528260 -0.611298 -2.407058 -3.127941 -0.239550 -1.264893 -6.731387 1.868911
wb_dma_ch_rf/always_11 0.671062 2.507060 -1.547434 0.149530 2.413971 3.320251 -0.313233 4.311301 -1.702012 -0.299486 -0.488899 0.662974 -0.222385 -1.393192 -1.612427 -1.254551 0.764793 -0.025720 0.923455 -4.119092
wb_dma_ch_rf/always_10 0.997753 1.287420 -2.262341 -0.064815 -0.600657 1.626117 1.292198 2.901803 -0.374069 -0.994417 -1.195695 2.414704 0.049058 -2.527205 2.612235 1.177121 1.194135 -1.071083 2.253684 -2.560076
wb_dma_ch_rf/always_17 0.130794 2.189933 0.772501 -3.295038 3.292049 0.533560 -4.123401 1.181854 -0.510174 -1.152536 -2.025632 0.006643 -0.833449 -1.425960 -3.552183 -2.643037 1.077056 -0.968347 -0.511326 0.697098
wb_dma_ch_rf/always_19 -0.046747 1.606125 1.619305 0.282921 0.631267 -0.508984 -0.676978 -1.196154 0.991168 1.098918 0.706976 -1.997128 -1.486265 -0.175816 -0.471157 -2.270317 -0.104926 -0.151507 -2.091880 2.127808
wb_dma_ch_rf/input_de_csr_we 4.216209 -2.500491 -0.546203 -2.169929 2.930594 2.708751 -0.642239 4.855034 0.089704 1.720414 -5.694910 -0.386805 1.443860 2.526045 1.398167 1.707398 -0.290446 -1.045733 1.464343 -0.325150
wb_dma_ch_sel/assign_147_req_p0 0.130231 2.036201 -0.471213 0.848008 -1.571920 0.143652 -0.567588 0.801447 -0.251432 -0.978702 -1.870844 -2.299876 -2.060130 -1.063281 1.644535 0.673951 3.134491 -0.730926 2.354919 -0.773748
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.409663 1.433869 -3.814205 3.156965 -2.447440 -1.014485 -0.359902 2.782212 -2.219673 -1.080061 -1.345214 -2.677675 3.174953 0.513928 0.308165 0.052417 1.064423 0.138925 3.522580 -2.489539
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.171725 1.274048 -0.900541 1.195688 -0.037405 0.219363 -0.406820 2.032331 -0.055975 -0.234460 0.390616 -1.307017 -0.109014 -0.492180 0.842118 -0.728254 -0.067225 -0.310512 2.579855 -0.997978
wb_dma_wb_if/wire_slv_dout -0.636982 1.570125 0.768981 -0.443358 -6.736043 -1.960484 -2.120989 -2.321404 -1.450707 0.095105 -3.233011 -2.602352 4.059054 1.688055 1.469530 -2.387728 0.978335 -3.980669 2.677313 7.407815
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -2.110461 1.304719 -0.594771 -0.567969 1.894971 -2.050855 -2.333233 0.431467 1.110451 0.605949 -2.322481 0.845407 -1.148259 -3.115939 0.963940 -1.953173 1.020273 -3.123197 -0.705891 3.507121
wb_dma/wire_pointer 2.398489 -1.234777 3.171053 -2.687550 0.115517 2.208233 2.045575 -1.158272 0.546365 0.519329 -2.816801 2.368422 -1.507055 1.157001 -1.936373 2.785149 0.030542 0.551654 -0.109389 -1.535554
wb_dma_de/assign_75_mast1_dout/expr_1 1.798993 -3.797274 -0.476382 -0.927676 2.558898 -0.343905 -2.645334 1.970845 0.244789 1.257276 -1.421178 -0.522509 2.199244 2.454329 0.633470 -0.045043 -1.860447 -0.943242 0.771722 3.002449
wb_dma/wire_ch3_csr 0.566541 0.418943 -0.976820 1.185233 -0.474297 -1.268460 -2.413543 -0.995148 -0.712522 1.472342 -2.174418 -2.392757 2.280708 1.108549 1.680944 -0.108026 1.756441 1.311066 -4.144012 3.973861
wb_dma_ch_rf/assign_27_ptr_inv 0.067343 -1.081300 2.015486 -1.877396 1.532574 2.415585 0.018494 -0.257921 0.112743 -0.797843 0.475238 0.395557 -1.737836 0.935924 -4.054652 1.530140 0.915716 1.348404 1.139866 -3.181675
wb_dma_de/reg_adr1_inc -0.654233 0.328559 0.115759 1.519120 -1.146718 -1.256136 -1.460517 -0.903326 -1.949572 -0.875016 -0.299950 -0.409268 -0.307950 0.265266 -1.153915 -0.227675 0.207370 -0.282217 1.158654 0.467443
wb_dma_ch_sel/input_ch6_csr -0.042272 0.373830 0.085863 -0.129486 -1.550980 -0.410616 -1.033235 -1.695835 -1.549070 0.282295 -2.646629 -1.935447 2.249245 1.561969 -0.620542 -0.379229 2.096204 0.693871 -5.861949 2.321974
wb_dma_de/input_mast0_err 1.038659 1.348354 -2.348258 -0.061854 -0.610392 1.686077 1.236014 3.068087 -0.419879 -1.011122 -1.171357 2.429977 0.026090 -2.564276 2.678584 1.227906 1.322011 -1.025106 2.408177 -2.715880
wb_dma_de/assign_68_de_txsz/expr_1 -0.406265 1.616176 -0.875215 -2.086190 4.118803 0.519666 -3.778425 3.043494 0.906643 -0.414562 -2.698889 -4.374070 -1.565884 -0.597919 -1.606702 -2.055067 2.722478 -0.454514 0.030072 -0.409074
wb_dma/wire_ch2_csr 0.501681 0.496041 -1.014598 1.106118 -0.452455 -1.250620 -2.134805 -1.055205 -0.639657 1.429211 -2.206578 -2.217688 2.220795 0.967875 1.672162 0.015452 1.781152 1.480377 -4.355459 3.660632
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.802110 -0.592559 0.351239 -1.231498 1.257257 1.128783 -0.270275 0.921889 -0.257469 -0.798106 -0.307454 4.222331 -0.678693 -2.006866 0.413650 0.405789 -0.792732 -0.947617 0.697587 -0.268734
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.654465 -1.187609 0.256796 -0.875507 1.688388 1.743122 0.108595 1.309270 0.703688 -0.454175 -0.147108 0.082096 -1.650317 -0.145584 -0.627472 1.364896 0.881088 0.460441 1.388692 -2.259089
wb_dma_rf/input_ndnr 0.638381 -1.322798 -0.459146 -3.163460 2.113732 2.911921 -1.884359 2.882648 -0.618267 -1.104202 -2.893508 -1.049349 0.669712 1.541765 -2.971723 1.652173 2.611847 0.296011 1.910176 -2.865663
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.623662 -1.140253 0.295792 -0.831515 1.633021 1.647754 0.122871 1.259872 0.683445 -0.425246 -0.172162 0.020140 -1.558031 -0.129488 -0.645387 1.328810 0.868816 0.445822 1.296995 -2.200965
wb_dma_de/always_19/stmt_1 -2.888819 -0.021314 -3.207879 -0.122974 0.506944 -2.325815 3.046445 -0.015420 0.902581 -0.306765 -0.817262 1.906442 1.808041 -1.092018 0.377010 1.840164 -0.391517 1.144835 -1.166524 -3.410170
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.204716 2.083879 0.921755 -0.216131 -0.671597 -0.438547 -1.413975 0.024383 1.092773 0.414344 -0.439466 -1.153163 -0.611646 -0.950802 2.265931 -1.461495 0.553243 -1.195820 0.799741 3.016686
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 3.684088 5.106561 0.697820 -1.642256 -0.951783 2.078538 -2.422282 1.861874 0.333291 1.836813 1.208398 1.763497 4.370094 0.907732 4.881534 -0.313457 -0.180782 0.673524 3.297701 3.140365
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.131391 2.225020 -0.526572 0.938002 -1.587855 0.121804 -0.661976 0.903538 -0.393601 -1.018854 -1.916104 -2.283292 -1.966621 -1.094596 1.632331 0.611372 3.146738 -0.757167 2.423856 -0.834314
wb_dma_de/assign_78_mast0_go/expr_1 0.235840 0.892416 0.084661 0.712451 0.781282 -0.206175 -0.251179 -0.080932 -1.125478 0.246986 1.172807 2.798518 0.238545 -1.454937 -0.850447 -2.022582 -2.058242 -0.645136 -1.295039 0.767951
wb_dma/assign_6_pt1_sel_i 1.603116 -4.227816 -1.995078 -0.194942 2.732321 -0.649756 -2.850415 3.698320 0.023230 1.045751 -1.386740 -1.135804 5.048569 3.156513 -0.086491 -0.406364 -2.918072 -0.285786 1.882688 1.958246
wb_dma/wire_mast1_adr -2.901341 0.003341 -3.240929 -0.123878 0.503010 -2.235076 3.134837 0.066282 0.912507 -0.338471 -0.671981 1.904927 1.897058 -1.078323 0.371118 1.917449 -0.403408 1.254135 -1.015802 -3.599429
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.202177 0.887731 0.075136 0.717109 0.708041 -0.272722 -0.252548 -0.119417 -1.147385 0.270826 1.133153 2.698554 0.323293 -1.371850 -0.863319 -1.993450 -2.034795 -0.647600 -1.393144 0.840665
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.993300 1.353569 -2.298897 -0.060683 -0.481012 1.681864 1.256240 2.976936 -0.454655 -0.997854 -1.163285 2.552227 0.031666 -2.628754 2.539575 1.096421 1.132789 -1.037395 2.189430 -2.623661
wb_dma_rf/input_dma_busy -0.161083 3.825210 1.066392 0.221503 -1.386487 -1.759788 2.118008 -1.721638 1.046347 0.865712 -1.178337 -2.109516 -1.986604 -1.799704 -2.979172 -4.263313 -1.347234 -1.021507 -2.744326 0.222836
wb_dma_de/reg_adr1_cnt -2.320735 1.699442 -1.068039 0.449968 0.967599 -1.294506 -2.164479 -0.535492 -2.060902 -1.106199 0.797334 0.418934 2.602046 1.138289 -3.857117 0.926953 0.218854 3.293813 1.600017 -2.759567
wb_dma_ch_sel/always_42/case_1/stmt_4 2.945222 -4.136146 0.976294 -2.523581 1.951062 0.729267 0.436432 0.629240 1.503376 1.134598 -4.577518 1.246746 -0.702248 1.089108 0.733192 2.616147 -0.198930 -0.792870 -0.612990 1.106952
wb_dma_ch_sel/always_42/case_1/stmt_2 1.607237 -3.355934 -0.196142 -1.898951 2.963159 0.224088 -1.963988 1.222809 0.121595 -0.407119 -1.234918 3.147344 0.014608 -0.962173 -0.379928 0.235136 -1.052821 -1.403248 -0.025227 1.557542
wb_dma_ch_sel/always_42/case_1/stmt_3 1.506564 -4.145928 -0.226778 -2.701104 2.289882 0.496260 -1.696339 1.310341 1.208226 -0.655628 -2.439876 0.695079 -0.264412 0.326742 0.485850 2.133951 0.850428 -0.828829 1.178755 0.795874
wb_dma_ch_sel/always_42/case_1/stmt_1 2.153372 -0.248814 0.710934 0.366702 -0.520241 -0.042722 0.059035 2.044836 1.821422 0.692830 -1.403625 -4.916024 2.428580 2.005170 2.599932 -1.914908 -0.728309 0.367023 -3.035035 2.156465
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.153176 -1.788737 3.084995 -1.769213 -1.091787 0.604444 0.182994 -3.459695 -0.850515 0.228583 -2.734117 -0.824718 -0.015191 1.766580 -1.665827 -0.817411 0.728202 -1.196680 -6.232785 3.286728
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.165372 2.627203 -2.455668 4.227376 -3.822861 -2.403301 -2.852781 2.404313 -0.534301 -1.362300 0.357763 -4.945402 3.949666 0.630414 2.832400 -0.634177 0.921864 0.673288 6.800992 0.863811
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.116137 0.986946 0.033632 0.740481 0.564432 -0.250236 -0.230970 -0.153491 -1.215859 0.231879 1.016744 2.577512 0.389083 -1.334447 -0.868016 -2.021718 -1.956043 -0.615655 -1.423656 0.821049
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 3.376963 4.445891 -0.348881 -1.163429 -0.788874 1.546486 -2.335036 2.891284 0.173093 1.631260 1.122029 1.506984 6.820365 1.441282 3.892704 -0.955375 -1.469558 1.088424 3.578880 2.503075
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.773067 -1.257196 -0.415211 -3.260618 2.105216 2.992394 -1.881898 2.920100 -0.575948 -1.117102 -2.990005 -0.882135 0.629560 1.504129 -2.889279 1.704431 2.616812 0.256401 2.015748 -2.842215
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.408804 -2.259405 1.014670 -2.436119 -1.179838 1.022811 0.641730 -0.113920 -0.227037 -3.212812 -1.268874 1.380893 -0.849715 -0.394206 0.501606 1.772675 1.208233 -0.669136 -0.114490 -1.248474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.251974 2.202732 -3.281641 1.041502 0.375031 1.505697 -0.513231 4.864851 -1.431286 -0.159462 -1.339200 -2.618263 3.921510 0.930331 -0.828095 -1.172751 0.597750 0.739645 1.852042 -3.386440
wb_dma/wire_txsz 0.047196 2.427125 0.848163 -3.344926 3.064639 0.467201 -4.040928 1.036403 -0.587071 -1.184985 -2.011796 -0.092038 -0.676336 -1.360711 -3.693918 -2.688802 1.092580 -0.845307 -0.705439 0.595542
wb_dma_de/always_14/stmt_1 1.023221 1.248532 -2.280140 -0.130543 -0.641620 1.614911 1.301697 2.934815 -0.381667 -1.024388 -1.345654 2.452486 0.084271 -2.543665 2.634932 1.235500 1.270147 -1.042038 2.215562 -2.591201
wb_dma_wb_slv/reg_rf_ack -0.785805 1.534808 -2.387814 4.048180 -3.222911 -1.815747 -0.808444 1.666502 -1.052510 -1.219166 0.539263 -2.234277 -0.333251 -1.148796 2.903414 0.241217 0.868214 -1.185523 6.744434 -0.659472
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.756250 3.044886 -2.715578 -0.680327 2.346146 -2.972979 -4.038104 0.539333 -0.338151 -1.647107 -1.517095 0.383747 -1.031141 -3.373251 1.363188 -0.218133 2.443416 0.038743 1.171465 0.503027
wb_dma/wire_de_csr_we 4.366134 -2.503534 -0.668941 -2.259266 2.763907 2.777174 -0.636182 4.977129 0.021009 1.769359 -5.843605 -0.315815 1.793841 2.668034 1.582515 1.787326 -0.288186 -1.091867 1.460546 -0.225382
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.365870 1.565848 -3.831493 3.088603 -2.367006 -0.833366 -0.280944 2.911203 -2.280419 -1.058799 -1.368887 -2.651622 3.270208 0.487920 0.293341 0.055277 1.104541 0.199354 3.425230 -2.615196
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.040972 0.724334 -1.520392 4.245622 -3.266514 -3.680979 0.884824 0.205460 -1.893725 -1.461537 -2.882752 -2.398834 -3.283112 -1.966751 -1.870617 -2.045686 -0.922897 -3.197726 0.879130 -1.137865
wb_dma/wire_ch1_txsz 1.042463 -2.263273 -0.489431 -1.135083 1.251767 -1.435679 -2.081163 -0.008604 -0.525658 0.009495 -1.216913 3.170350 1.603559 -0.735648 0.386547 -0.909630 -1.854530 -1.849777 -1.302477 3.731753
wb_dma_rf/inst_u9 1.077827 1.389977 -2.356189 -0.172385 -0.515657 1.762593 1.206282 3.122172 -0.413431 -1.035333 -1.326364 2.475287 0.128045 -2.611159 2.631311 1.239642 1.316791 -1.067165 2.386595 -2.721486
wb_dma_rf/inst_u8 1.092274 1.215663 -2.250467 -0.069878 -0.405368 1.779033 1.235816 3.119319 -0.292064 -1.024224 -1.077943 2.486366 -0.171709 -2.640636 2.616605 1.261717 1.228994 -1.005939 2.612261 -2.792717
wb_dma_rf/inst_u7 0.043900 0.197423 0.133323 -0.174287 -1.652893 -0.227835 -0.882018 -1.752265 -1.570786 0.293349 -2.649789 -1.849801 2.112294 1.587673 -0.498747 -0.241995 2.185025 0.549980 -6.007114 2.311380
wb_dma_rf/inst_u6 0.088076 0.218398 0.305318 -0.296992 -1.496127 -0.339295 -1.080168 -1.758042 -1.447142 0.264362 -2.670341 -1.701896 2.089288 1.555256 -0.594840 -0.213559 2.012555 0.614172 -5.529515 2.437057
wb_dma_rf/inst_u5 0.043494 0.346542 0.187459 -0.310708 -1.377014 -0.356846 -0.938006 -1.674079 -1.471044 0.264819 -2.819397 -1.653232 2.041484 1.395136 -0.660665 -0.334421 2.037241 0.611973 -5.986901 2.276631
wb_dma_rf/inst_u4 0.054288 0.175374 0.170505 -0.360525 -1.353518 -0.202356 -1.059186 -1.714344 -1.494573 0.222707 -2.725432 -1.523595 2.102230 1.514066 -0.622032 -0.035471 2.191199 0.690623 -5.842240 2.194381
wb_dma_rf/inst_u3 0.153932 0.076797 0.120823 -0.144916 -1.416556 -0.220387 -1.042178 -1.501901 -1.479266 0.296187 -2.887007 -2.040694 2.130772 1.608579 -0.476211 -0.305755 2.156646 0.535524 -5.914796 2.326423
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.715687 1.840460 -2.812502 1.213034 -1.803284 0.686805 1.571389 2.305074 -0.087295 -0.236017 -0.844110 -1.630019 0.604357 -0.762874 2.447917 0.995886 2.115547 -0.129873 1.986091 -2.603442
wb_dma_rf/inst_u1 -0.057165 0.240006 0.188742 -0.331941 -1.392694 -0.476036 -0.981806 -1.736961 -1.395327 0.194664 -2.780633 -1.802674 2.093821 1.450209 -0.623647 -0.258486 2.088200 0.636590 -5.867486 2.323306
wb_dma_rf/inst_u0 -1.322453 1.566762 1.052790 -0.639150 -2.311708 -1.991185 0.059011 -2.528978 -1.597727 0.632397 -3.992471 -1.371764 1.761382 1.085788 -2.938740 -2.487867 0.564117 -0.890839 -6.257129 3.335080
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.829856 4.428757 -1.361541 -1.491954 1.873679 1.705151 -1.325778 3.562239 -1.483949 1.954885 -1.099474 -0.333996 5.152907 2.320655 -0.997528 -1.897467 -0.823228 1.220770 -0.760484 -1.214746
wb_dma_inc30r/assign_2_out -2.014889 3.850196 -1.467015 -0.901112 2.715213 0.252763 0.128517 0.661993 0.192160 0.978760 1.978352 0.058677 2.627759 0.533239 -2.937141 -0.376282 -0.439873 4.314874 -1.776059 -3.815624
wb_dma/wire_mast1_din 1.857705 -3.766972 -0.558030 -0.970748 2.675504 -0.251290 -2.661460 2.059502 0.260856 1.208097 -1.378743 -0.405102 2.143481 2.378777 0.677749 0.045420 -1.858129 -0.955644 0.879465 2.881857
wb_dma_ch_sel/assign_2_pri0 0.585535 1.674689 -1.645404 -0.486745 1.827091 3.592018 -0.121233 4.616730 -0.553854 -0.612312 -1.475690 -1.981287 -0.584179 -0.125795 -0.710866 0.652445 2.676564 0.571512 2.508876 -5.000043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.421961 1.448519 -3.750569 3.094583 -2.539464 -1.004374 -0.127299 2.689327 -2.177105 -1.080706 -1.368780 -2.559517 3.223931 0.443259 0.350043 0.074982 0.991601 0.175880 3.321255 -2.496307
wb_dma_rf/input_de_adr0_we -0.532296 -0.801830 -0.932020 0.869999 -1.929072 -1.238999 1.716059 -0.846290 1.175243 -0.155843 0.381834 0.265167 -0.357699 -0.824615 2.584580 1.568232 0.347686 -0.319123 1.011583 0.151530
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484955 -2.314823 1.063195 -2.462441 -1.089964 1.081999 0.637871 -0.062586 -0.162631 -3.145308 -1.289670 1.431213 -0.911995 -0.430329 0.519777 1.838842 1.217335 -0.685553 -0.005057 -1.279682
wb_dma_wb_mast/always_1/if_1/stmt_1 0.048504 -0.154596 1.485207 0.149439 -0.676656 -2.142507 0.017556 -1.214197 -1.804633 0.909902 -4.730011 -1.301549 0.327343 3.455483 0.296893 -0.381992 -0.939272 -1.774694 -5.071058 3.042081
wb_dma_ch_sel/always_48/case_1/cond 1.791112 -0.537925 0.373976 -1.300495 1.141576 1.061711 -0.244140 0.804489 -0.304765 -0.816809 -0.388028 4.288387 -0.612398 -1.998572 0.441251 0.397783 -0.791248 -0.950148 0.576077 -0.142978
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.405665 1.430451 -3.804290 3.217284 -2.467564 -0.881786 -0.281501 2.867935 -2.251900 -1.085929 -1.191871 -2.696682 3.282278 0.528983 0.283094 0.065885 0.999385 0.242008 3.591020 -2.644914
wb_dma_rf/input_wb_rf_we 1.729787 1.815302 -1.587692 -3.101615 -3.169023 -2.532124 -0.454905 -3.705264 -4.347035 -1.611328 -2.852542 -1.936748 1.873680 2.343304 -0.482922 -2.032957 -0.845622 0.911177 -3.785115 1.506077
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.741401 -0.563880 0.396321 -1.269964 1.215119 1.064977 -0.217279 0.786778 -0.326767 -0.801930 -0.290554 4.249642 -0.627610 -1.976847 0.320802 0.346027 -0.830738 -0.936330 0.484933 -0.193947
wb_dma/assign_7_pt0_sel_i -0.376496 0.392459 1.390777 0.031009 0.798634 0.149109 0.104622 -1.634134 -2.682589 -0.887061 -2.420664 0.744539 2.534402 -0.639314 -2.532890 -3.197156 -0.186054 -1.286775 -6.832610 1.771147
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.052571 -1.027539 1.947643 -1.818127 1.493570 2.406595 0.051127 -0.167373 0.102448 -0.789224 0.452670 0.326619 -1.755986 0.868297 -3.932868 1.513041 0.994802 1.326149 1.125603 -3.182509
wb_dma_wb_mast/wire_mast_pt_out -0.813281 -1.310447 -0.106073 1.122792 -0.297413 -2.006873 -0.610129 -0.538150 -1.423732 -0.440672 -2.435398 -0.273669 -1.843726 -0.089897 -1.740204 -0.937215 -0.494253 -1.942896 -3.742586 1.152029
assert_wb_dma_ch_arb/input_state -0.085401 2.823518 -1.897937 0.316697 0.148344 1.935830 -0.223657 3.253232 -1.245564 -0.123641 -1.347713 -1.982044 1.003517 0.093795 -0.078912 -0.657400 1.812820 0.143113 1.041508 -2.766015
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.627761 -1.147837 0.254048 -0.835502 1.702621 1.693289 0.106122 1.273345 0.697266 -0.458717 -0.119450 0.040193 -1.603642 -0.151603 -0.663120 1.321050 0.863766 0.460564 1.343109 -2.208693
wb_dma_de/always_8/stmt_1/expr_1 1.474038 3.721388 0.170625 -0.590182 1.810686 2.285823 -1.049716 2.615277 -0.573309 0.173096 -0.873748 0.284651 -1.013899 -1.944691 -0.293240 -2.556321 0.777332 -0.875405 -0.689464 -0.689938
wb_dma/wire_ch0_csr 0.067494 3.161003 0.813089 1.302210 1.189141 -2.185560 -1.043367 0.431789 0.387217 2.195662 -2.769135 -0.509269 2.065866 0.090857 2.368696 -1.445711 -1.069143 0.716327 -3.588797 3.051623
wb_dma_de/assign_69_de_adr0/expr_1 -0.284821 2.018252 -0.685608 -1.312372 -5.475718 -0.258772 3.710145 -1.532843 0.145080 -0.958733 -0.175136 -1.010636 3.281584 0.767604 3.823946 0.091832 1.175342 -0.059550 -4.800840 0.276080
wb_dma_wb_slv/wire_pt_sel -1.047399 -2.254877 -1.167545 0.569643 -0.540401 -2.278432 0.281739 0.281447 -2.750467 0.437652 -5.327666 -1.837830 5.006709 1.542239 -6.700734 -5.527944 -2.264908 -2.896848 -8.897290 2.872471
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.260705 2.570241 1.480129 1.184058 0.564821 0.654438 1.935008 0.130230 0.889477 3.259649 -2.619530 2.224932 -2.070837 -2.151167 1.566057 -1.137738 -0.166262 -2.409956 -2.240523 2.041046
wb_dma_ch_sel/wire_de_start -3.755593 3.148205 -1.413963 0.257605 2.805132 -3.545364 -3.825401 -0.594586 -0.193210 0.014395 -1.609515 1.678237 -1.487594 -3.598089 0.359198 -0.927439 1.867373 -1.278837 0.085730 2.264766
wb_dma_wb_mast/assign_3_mast_drdy -0.451459 -3.764658 -3.658090 0.305166 0.035006 1.767143 -1.511155 1.544185 -1.269496 0.561375 -2.854615 0.788315 -0.203497 -1.049872 0.136480 2.206119 4.172799 -2.585932 0.988695 1.045832
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.209569 0.124273 -0.551399 -1.977814 2.874433 1.744303 -2.455738 3.194123 0.960009 0.203587 -2.965619 -3.118191 -0.653813 0.203417 0.003663 -0.696508 2.481917 -0.743350 0.110757 0.143451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.687546 2.000511 -2.865759 1.246477 -1.701271 0.727176 1.415633 2.502484 -0.114576 -0.245643 -0.848179 -1.786921 0.637595 -0.723043 2.436834 0.830061 2.130743 -0.123203 2.137490 -2.684776
wb_dma_de/always_5/stmt_1 1.402978 2.893122 0.199585 -1.369072 1.430902 2.684954 -0.868017 2.924759 0.638006 -0.083347 -1.933368 -2.343500 -1.584735 -0.790136 0.551403 -0.679150 2.772024 -0.289914 0.681261 -1.514469
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.210573 0.940050 0.031847 0.768309 0.665795 -0.224707 -0.229002 -0.041700 -1.196828 0.221840 1.126907 2.753150 0.379123 -1.434170 -0.829305 -2.013054 -2.026594 -0.643330 -1.330870 0.766183
wb_dma_de/input_mast1_err 0.999076 1.262924 -2.287373 -0.083215 -0.461641 1.755226 1.302219 3.013295 -0.365924 -1.007785 -1.085927 2.538734 -0.056085 -2.609163 2.568762 1.249689 1.171116 -0.989326 2.385667 -2.793053
wb_dma_de/reg_mast0_adr -1.828227 -2.345167 -1.206909 2.324983 -2.019012 -0.021490 -2.703953 -2.180638 -3.075115 0.352875 -1.617965 -1.196608 -1.213314 0.690129 -2.549930 1.458731 4.130174 -1.465130 0.952873 2.318380
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.880588 -5.005285 -1.157405 -1.788890 0.348690 -0.718348 0.066904 0.410867 2.334746 -0.793583 -1.956447 0.934921 -0.561112 -0.406620 2.915096 3.701348 1.163356 -1.038056 2.111637 0.878251
wb_dma_ch_rf/assign_15_ch_am0_we 1.179790 -0.385196 -0.944226 1.411029 0.204991 1.869555 -0.497807 1.568854 -0.152206 1.969393 1.631494 -0.966646 1.364362 1.117887 2.460928 -0.307929 0.022306 -0.072335 -0.478407 0.994601
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.657634 -1.510910 0.338450 -2.049211 0.588049 1.342557 0.035423 0.955634 0.916629 -1.069130 -1.417441 1.709290 -0.991003 -0.674756 1.270179 2.396305 1.138057 -0.325292 1.991914 -0.974091
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.668350 -1.202055 0.281847 -0.881214 1.651159 1.689506 0.109362 1.242739 0.695700 -0.438391 -0.159791 0.038498 -1.559613 -0.116983 -0.653620 1.317720 0.889270 0.432011 1.331391 -2.186912
wb_dma_rf/inst_u2 0.847124 -0.539045 0.176514 -0.757025 -1.802524 -0.068992 -1.237624 -2.673862 -2.411433 -0.009090 -2.788372 -2.373183 2.169254 2.150737 0.013888 -0.583508 1.724007 0.875387 -6.898231 2.857733
wb_dma_ch_rf/wire_ch_adr1_dewe -0.689763 0.296178 0.057487 1.540906 -1.136684 -1.272796 -1.460192 -0.887698 -1.937716 -0.830485 -0.250479 -0.440408 -0.316135 0.248177 -1.142186 -0.260519 0.220504 -0.283200 1.209298 0.412296
wb_dma_ch_rf/always_17/if_1 0.071204 2.192105 0.865131 -3.355045 3.305772 0.548467 -4.097952 1.128289 -0.503039 -1.071945 -2.071850 -0.086499 -0.800920 -1.299145 -3.754769 -2.690412 1.076955 -0.955046 -0.728127 0.633030
wb_dma_de/assign_71_de_csr 2.925365 -4.241461 1.016226 -2.494075 2.030382 0.680517 0.296586 0.606474 1.435307 1.197894 -4.526012 1.146994 -0.672451 1.182182 0.532637 2.456226 -0.302731 -0.802487 -0.709016 1.252286
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.139799 0.914139 0.056570 0.740177 0.603715 -0.255134 -0.236586 -0.113076 -1.145013 0.250865 1.081276 2.556885 0.370159 -1.314489 -0.865946 -1.978700 -1.945190 -0.606133 -1.370214 0.808972
wb_dma_ch_sel/always_42/case_1 3.384844 0.604744 1.014423 1.287751 -0.439043 0.088453 1.117223 1.844683 1.001513 2.193723 -2.483716 -2.730915 2.747117 1.496245 2.377317 -2.648313 -2.379524 0.096651 -4.672477 2.753012
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.387166 -3.334501 -0.265133 -2.715873 0.101007 -2.052577 0.550242 -0.705665 2.471792 -0.187706 -4.853391 1.356186 -1.086476 -0.838016 2.943172 3.302106 0.595145 -1.379893 0.628554 1.806034
wb_dma_ch_sel/always_6/stmt_1 0.063069 -3.488545 -1.524959 -2.881176 0.368122 -2.320160 -1.421385 -0.023168 2.318965 -2.040214 -2.695862 0.964526 -0.653042 -1.638597 3.022238 3.039850 1.644762 -1.346720 2.560187 1.442642
wb_dma_ch_rf/reg_ch_chk_sz_r 1.545990 3.670929 0.250520 -0.674942 1.909172 2.344623 -1.043523 2.657381 -0.440043 0.140054 -0.980342 0.231700 -1.163084 -1.994115 -0.180532 -2.446670 0.857338 -0.890996 -0.608655 -0.703103
wb_dma_ch_sel/always_3/stmt_1 0.743116 -1.351229 -0.355442 -3.242391 2.076643 2.936512 -1.875165 2.818962 -0.572201 -1.134006 -2.991254 -0.882246 0.595110 1.486999 -2.870871 1.685913 2.583606 0.218999 1.945840 -2.787216
wb_dma/wire_pointer2_s 0.213898 -1.245795 0.430100 -0.797466 -1.068749 -0.591072 -0.132858 -2.398798 -1.589538 -0.899647 -1.176680 -0.968575 0.036127 1.106301 -0.759087 -0.450903 -0.068579 0.178912 -3.133237 0.910890
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.849244 -0.610463 0.380747 -1.269240 1.259994 1.106604 -0.252168 0.896036 -0.220018 -0.824684 -0.287379 4.352718 -0.694637 -2.050924 0.453739 0.435055 -0.829333 -0.925451 0.698204 -0.211078
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.935575 -1.606256 -0.599218 2.038260 -0.615373 -1.945043 0.706421 -0.103009 -0.590384 0.929925 -2.346942 -0.074581 -1.421947 -0.527722 -4.425958 -1.720390 -0.850483 -2.517123 -4.586482 0.570541
wb_dma_ch_rf/input_de_txsz 0.303757 0.451313 -0.505292 -0.920451 3.962095 2.051573 -2.383266 3.428650 0.778897 0.880510 -1.815625 -4.623358 -1.299654 0.686837 -1.854432 -1.712277 2.190889 -0.049901 -0.604566 -0.915298
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.449991 -2.277891 1.077424 -2.494758 -1.151101 0.969581 0.643228 -0.182673 -0.172962 -3.143113 -1.313901 1.542036 -0.746101 -0.375472 0.588205 1.833678 1.088195 -0.662667 -0.076594 -1.088153
wb_dma_wb_if/input_pt_sel_i 0.437442 -1.635321 0.789932 -0.681772 1.771832 -0.496793 -1.175621 -0.302973 -2.092561 -0.595053 -3.252665 -0.746660 4.917394 1.371957 -1.934211 -3.211945 -1.525352 -1.224441 -5.987993 2.932725
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.703885 1.937154 -2.756610 1.137989 -1.733184 0.721597 1.476511 2.292928 -0.120283 -0.265502 -0.937328 -1.710013 0.702489 -0.638406 2.321386 0.865869 2.133708 -0.096127 1.839178 -2.576256
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.660356 -1.549007 0.339986 -2.006016 0.620795 1.348690 0.046854 0.981497 0.913790 -1.061030 -1.373380 1.671995 -1.040721 -0.667928 1.228777 2.419818 1.166952 -0.275916 1.999851 -1.022472
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.219878 -6.414917 -1.331057 -1.661293 1.198527 1.589994 -2.938353 -0.193368 -0.051698 0.513120 -3.446988 -0.160542 -1.137878 0.852126 -1.141460 3.503382 4.458440 -1.906392 0.802587 2.665985
wb_dma/wire_mast0_go 0.148875 0.939490 0.061414 0.730500 0.612314 -0.319358 -0.285825 -0.154085 -1.175588 0.283177 1.063993 2.619356 0.408738 -1.335165 -0.915275 -2.070782 -2.028490 -0.664424 -1.495169 0.845800
wb_dma_ch_rf/always_1/stmt_1 -0.619575 0.791899 0.792744 1.124651 -1.200023 -1.668643 0.968039 -2.034462 2.101606 0.962934 1.181435 -1.726786 -1.769714 -0.969032 2.006497 -0.821526 0.186095 -0.394762 -1.202351 2.301476
wb_dma_ch_rf/always_10/if_1 0.999123 1.429489 -2.371131 -0.095365 -0.576446 1.676691 1.245267 3.111470 -0.401633 -1.022811 -1.320927 2.244159 0.079893 -2.513710 2.591994 1.175703 1.373156 -1.028863 2.303100 -2.689533
wb_dma_ch_sel/assign_165_req_p1 0.191857 0.877543 0.060544 0.710382 0.710596 -0.194158 -0.278861 -0.054277 -1.111193 0.202938 1.074767 2.572241 0.275648 -1.330692 -0.796632 -1.859320 -1.913340 -0.630800 -1.248397 0.733403
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.561898 3.668071 0.161636 -0.558276 1.969071 2.330559 -1.165636 2.801509 -0.463118 0.161311 -0.811798 0.199629 -1.141855 -2.070648 -0.183405 -2.578879 0.749937 -0.945670 -0.422710 -0.683675
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.488283 -3.937315 -0.310988 -1.500126 3.306627 0.794646 -1.639654 1.598944 0.992417 -0.051986 -1.170951 -1.026964 -0.742376 0.938714 -1.424917 1.156158 0.620424 -0.032920 0.566620 -0.375489
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.177526 -3.556924 -1.459995 -2.915762 0.471031 -2.221743 -1.364378 0.050971 2.333385 -2.047546 -2.793374 1.139090 -0.835042 -1.678831 3.061368 3.161511 1.655895 -1.416991 2.611022 1.344715
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.529045 -4.219627 -0.209048 -2.711107 2.287606 0.520444 -1.686201 1.330574 1.248859 -0.686117 -2.378875 0.729324 -0.297269 0.334289 0.520440 2.254535 0.896059 -0.766993 1.258175 0.702781
wb_dma_ch_sel/always_2/stmt_1 0.565818 1.712987 -1.690700 -0.510696 1.809310 3.628189 -0.090153 4.615810 -0.564621 -0.564617 -1.469300 -1.932955 -0.534980 -0.075105 -0.701281 0.683172 2.701275 0.569844 2.475581 -5.028751
wb_dma_ch_sel/assign_115_valid 0.761342 1.894387 -0.783487 -0.566398 -0.517648 1.422996 0.881591 1.909649 1.735981 -0.216792 -1.557300 -1.889714 -1.761745 -1.495279 3.023675 1.013767 3.081799 -0.513303 1.582195 -1.375158
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.484776 4.651792 0.804349 -3.160577 3.929688 3.625547 2.760377 2.720238 1.090861 5.337048 -2.335274 1.122985 0.350332 1.090296 0.176510 -2.232334 -1.733398 -0.218178 -4.866977 -0.976525
wb_dma/wire_de_txsz -0.487248 1.629537 -0.921808 -1.994536 3.967860 0.408212 -3.741451 2.993677 0.840941 -0.417928 -2.691461 -4.486222 -1.513341 -0.578947 -1.631779 -2.101266 2.672522 -0.482773 0.001655 -0.366072
wb_dma_wb_slv/input_slv_pt_in -0.708813 -1.452386 -0.047260 0.966994 -0.308843 -2.047085 -0.726733 -0.623217 -1.528529 -0.519456 -2.641721 -0.192306 -1.711666 0.001739 -1.752714 -0.841255 -0.485935 -1.949366 -3.872980 1.301090
assert_wb_dma_ch_sel/input_ch0_csr 0.667280 -1.172307 0.288684 -0.884233 1.710578 1.716736 0.092445 1.278143 0.712789 -0.474502 -0.168620 0.065420 -1.604204 -0.177023 -0.649472 1.364209 0.897903 0.438594 1.373641 -2.229628
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.703742 -5.025365 -1.819170 -2.747567 1.217162 -0.067618 -4.318495 -0.627704 0.039949 -0.719515 -4.261616 -0.203558 -1.360368 -0.429556 -1.021892 2.951526 5.054339 -2.242835 1.193416 3.141683
wb_dma_ch_sel/assign_149_req_p0 0.052756 2.046140 -0.445115 0.874732 -1.598741 0.144897 -0.580385 0.718582 -0.351543 -1.061429 -1.791910 -2.274320 -2.014005 -1.001387 1.565158 0.748155 3.167722 -0.675870 2.387719 -0.852514
wb_dma_de/wire_adr0_cnt_next -1.230176 1.645400 -1.769448 -0.978550 -1.022081 -0.109553 0.247269 -1.143365 -1.371314 -1.132981 1.213089 -0.064289 3.897128 1.122666 1.920164 0.879043 1.668922 2.855918 -6.519486 -1.063274
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.737344 2.423496 -1.159176 -0.321721 0.661877 0.853818 -0.441606 0.093481 -0.264910 5.238933 -3.354308 1.136365 2.818494 1.461292 -0.249953 0.895392 1.919535 -0.879026 -1.001622 2.494849
wb_dma_ch_rf/always_23/if_1/block_1 -1.207804 0.394224 1.763714 0.564406 -1.300897 -0.441589 -1.493823 -2.303172 -2.588860 -1.244878 0.368778 -0.103303 -0.446593 1.342786 -4.432452 0.128609 0.370433 0.724776 1.166665 -0.717492
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.423082 -2.202919 0.982615 -2.410527 -1.121856 0.997679 0.592094 -0.140177 -0.154295 -3.062174 -1.268891 1.413623 -0.783254 -0.394831 0.605914 1.822320 1.166958 -0.677363 0.003883 -1.110105
wb_dma_rf/wire_ch0_txsz -0.218107 1.401335 1.147418 -4.048315 2.625582 -1.551517 -4.836593 -0.439183 0.061044 -2.846552 -2.751956 -2.748062 -2.352073 -0.879931 -0.511451 -1.799346 1.929368 -1.259384 -0.416442 1.902043
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.246293 0.457298 0.527434 -0.009250 -2.876416 0.461637 -0.221307 0.276243 -1.707819 -3.434533 -0.942484 -2.325637 0.796639 0.907352 -2.387337 0.214194 1.806878 0.394058 1.571568 -2.739390
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.525519 -0.573904 0.256800 -2.022310 -1.453017 -1.263767 2.272603 -0.971359 2.179386 -0.558279 -3.782586 2.335475 -1.919340 -1.980728 3.728453 3.391233 0.820303 -0.954657 1.464276 -0.024969
wb_dma_de/always_6/if_1/if_1 0.125547 2.263601 0.739755 -3.372594 3.376968 0.625703 -4.078109 1.242695 -0.403235 -1.173952 -2.095659 -0.028347 -0.905520 -1.504821 -3.532639 -2.558420 1.279676 -0.910704 -0.475547 0.476420
wb_dma_ch_sel/assign_128_req_p0 -0.385600 2.746665 -1.114917 1.872055 1.430874 1.218479 -2.440217 3.587734 -1.838621 -0.314516 -1.261936 -4.783114 0.748751 0.984756 -3.287416 -2.449176 1.375888 0.732417 1.598552 -2.632525
wb_dma_de/assign_77_read_hold/expr_1 0.206025 0.920743 0.035644 0.722737 0.706433 -0.186339 -0.226653 -0.059669 -1.154668 0.208900 1.114696 2.730161 0.327495 -1.394167 -0.833604 -1.937379 -1.993841 -0.627582 -1.271653 0.713914
wb_dma_de/wire_de_adr0 -0.278931 1.998812 -0.693163 -1.337206 -5.543458 -0.234892 3.797438 -1.500026 0.107998 -1.001716 -0.395544 -1.002005 3.145711 0.714518 3.789057 0.182527 1.254511 -0.181278 -4.794567 0.190694
wb_dma_de/wire_de_adr1 -0.514378 0.093962 1.691129 -1.045036 -0.068506 0.757907 -0.066532 -1.436318 -0.562113 -0.305631 0.585060 0.329892 -0.164422 1.107500 -3.316445 0.249176 0.078172 0.919799 -0.246824 -0.967265
wb_dma_wb_mast/always_4 0.168733 0.859827 0.124639 0.706725 0.680418 -0.279214 -0.255881 -0.119551 -1.128476 0.268465 1.104109 2.632413 0.296491 -1.341023 -0.864211 -1.952070 -2.018397 -0.625847 -1.354070 0.798219
wb_dma_wb_mast/always_1 -0.065682 0.073775 1.492064 0.392095 -0.647647 -1.977528 0.112502 -1.182084 -1.881668 0.893673 -4.394273 -1.228969 0.205185 3.316058 0.253422 -0.418162 -0.928237 -1.714061 -4.975186 2.750291
wb_dma_rf/wire_ch3_csr 0.567219 0.424097 -0.995201 1.169464 -0.231427 -1.271684 -2.456458 -1.077811 -0.688090 1.594309 -2.250096 -2.345873 2.123825 1.005229 1.636818 -0.043967 1.934164 1.503886 -4.648311 3.980583
wb_dma_ch_rf/reg_ptr_valid 2.385392 -1.261865 3.109066 -2.785526 0.234167 2.270703 1.827200 -1.064024 0.530024 0.432050 -2.818291 2.359576 -1.536541 1.129202 -1.973483 2.827159 0.187420 0.565955 0.045987 -1.553263
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.812685 -0.587626 0.385624 -1.309648 1.244829 1.088428 -0.272440 0.878437 -0.213681 -0.807615 -0.343232 4.162248 -0.650854 -1.971485 0.425897 0.393970 -0.776028 -0.931704 0.659395 -0.218566
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.419393 1.504479 -3.856025 3.074842 -2.327435 -0.888470 -0.305685 2.900482 -2.245426 -1.072630 -1.442008 -2.630238 3.269754 0.509048 0.236631 0.078803 1.085769 0.222641 3.368327 -2.654180
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.394237 1.427984 -3.871812 3.158496 -2.364765 -0.873045 -0.246602 2.900017 -2.267633 -1.040254 -1.298693 -2.618059 3.386984 0.590738 0.218131 0.109069 1.011451 0.297439 3.478745 -2.737426
wb_dma_ch_sel/always_9/stmt_1 1.698390 -1.540963 0.318503 -2.063201 0.551595 1.322302 0.047464 0.948096 0.912267 -1.060239 -1.485276 1.763806 -0.993841 -0.662321 1.329835 2.417048 1.149217 -0.352161 1.972588 -0.964054
wb_dma_rf/assign_6_csr_we/expr_1 3.668275 4.576571 0.827318 -0.538540 -1.649595 0.182757 3.614417 0.092623 0.106714 0.141603 -4.080555 0.464254 -2.961670 -2.756704 2.781116 -1.620077 -1.025476 -1.461504 -0.827129 -1.105289
wb_dma_ch_sel/assign_154_req_p0 0.079187 2.137705 -0.579388 0.901224 -1.723859 0.123502 -0.533550 0.891799 -0.340465 -1.029287 -1.865221 -2.328401 -1.908874 -1.082716 1.728201 0.730955 3.204748 -0.769920 2.535550 -0.828094
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.888626 -0.261684 -0.356523 0.553407 3.602171 0.887386 -3.228493 3.849060 1.784004 0.659050 -0.043085 -4.780513 -1.955082 -0.078793 -0.170325 -2.035184 0.770113 -0.823030 3.260736 0.382801
wb_dma/wire_ch5_csr 0.138255 0.227822 0.242695 -0.399837 -1.461972 -0.275662 -0.924575 -1.600041 -1.507632 0.160009 -2.602293 -1.639053 2.241593 1.604978 -0.561566 -0.248772 1.894389 0.646344 -5.729761 2.186635
wb_dma_ch_pri_enc/wire_pri10_out 1.819988 -0.613829 0.369551 -1.307161 1.215113 1.083480 -0.258066 0.861498 -0.249443 -0.845313 -0.319050 4.297051 -0.647481 -2.030257 0.486742 0.422893 -0.819599 -0.966544 0.697172 -0.180498
wb_dma_ch_rf/assign_20_ch_done_we 0.843207 -0.073549 -1.282645 -0.483466 1.905858 0.341058 -1.150593 2.218112 0.962880 0.431733 -1.408000 -0.400729 -0.669327 -1.665290 1.347757 -1.162976 0.728811 -1.593168 -0.447610 1.171681
wb_dma_wb_mast/input_wb_ack_i -0.740380 -0.967519 -0.620581 1.576367 -0.957442 -1.679128 -1.337493 -0.854306 -4.137921 1.366995 -6.291736 -0.480841 -1.848570 1.936063 -1.865833 -0.850242 0.587815 -3.973508 -6.422363 3.513221
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.110909 2.303653 0.731251 -3.343314 3.342042 0.659572 -4.106389 1.331989 -0.517595 -1.213366 -1.998162 -0.117374 -0.775976 -1.371699 -3.676342 -2.579607 1.183924 -0.814449 -0.339601 0.294366
wb_dma_rf/input_dma_rest 1.506033 -0.175713 1.302192 0.037489 -0.209045 0.246613 2.134633 -0.719257 0.332762 1.839595 -2.243731 0.606640 -0.522306 0.782397 0.123183 0.439762 -1.103397 -0.052596 -1.940814 0.401666
wb_dma_ch_sel/always_5/stmt_1 -3.209605 2.842135 -1.625034 -1.270051 3.788572 -2.470690 -2.551908 0.220410 1.591081 0.593577 -1.210021 2.080047 -1.004949 -3.789434 1.497110 -0.571713 1.701475 -0.880947 -0.976879 1.774180
wb_dma_ch_sel/always_40/case_1 2.433526 -1.121585 3.035170 -2.680865 0.114846 2.182555 1.889698 -1.062873 0.571102 0.504984 -2.975564 2.302711 -1.509369 1.067891 -1.699943 2.749919 0.198340 0.490910 -0.061304 -1.418877
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.567945 0.056233 1.690359 -1.012959 -0.095885 0.763149 -0.037611 -1.440281 -0.568973 -0.367759 0.604083 0.315824 -0.154233 1.071827 -3.351049 0.280447 0.112507 0.922127 -0.182468 -1.061492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.704535 1.912035 -2.802269 1.182517 -1.755226 0.626253 1.491613 2.306840 -0.132140 -0.232958 -0.983573 -1.713210 0.679290 -0.657018 2.371254 0.870545 2.120847 -0.118518 1.849245 -2.554187
wb_dma/wire_de_csr 2.928599 -4.133364 1.024944 -2.572005 1.880114 0.664564 0.414181 0.530920 1.410021 1.170667 -4.602645 1.258222 -0.546228 1.142237 0.615575 2.461867 -0.285998 -0.840209 -0.866241 1.220720
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -2.019567 2.544363 -1.296907 -0.199593 0.565123 0.715919 -0.519803 -0.017947 -0.451528 5.200301 -3.428550 1.151129 2.930602 1.502177 -0.550714 0.829244 2.023235 -0.900144 -1.117374 2.434584
wb_dma_ch_sel/always_37/if_1/if_1 0.020429 4.285592 -0.859264 -2.718436 -2.202873 -1.347009 3.185296 -0.620148 1.602925 -0.318671 -1.828511 -0.400924 2.945333 -1.200989 -0.724186 -2.160571 -0.805966 0.815274 -4.294207 -1.540368
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.183520 0.809094 0.128855 0.714509 0.636143 -0.276516 -0.249534 -0.182885 -1.083392 0.252352 1.094341 2.560898 0.238895 -1.308197 -0.859215 -1.925074 -1.991969 -0.639386 -1.370350 0.834203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.648679 -1.561026 0.326448 -2.041616 0.600227 1.344475 0.034144 0.986376 0.877237 -1.039698 -1.441406 1.653333 -1.042867 -0.670679 1.245311 2.385839 1.168226 -0.286284 1.975371 -1.041567
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.081063 -3.380494 -1.521880 -2.983195 0.512810 -2.319887 -1.441285 0.040960 2.364080 -2.072155 -2.865073 1.078719 -0.862672 -1.782205 3.064396 3.068908 1.777433 -1.432808 2.648567 1.372525
wb_dma_ch_rf/always_10/if_1/if_1 1.020650 1.378858 -2.318747 -0.078205 -0.542748 1.704827 1.229015 3.067245 -0.477192 -1.021523 -1.240027 2.529925 0.075195 -2.607787 2.605123 1.156159 1.245067 -1.035194 2.306540 -2.680890
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.756537 -0.542561 0.399675 -1.268295 1.129257 1.029088 -0.207240 0.824044 -0.312592 -0.805881 -0.346100 4.237412 -0.558982 -1.996458 0.360753 0.354176 -0.830603 -0.945406 0.526778 -0.135214
wb_dma_ch_sel/input_ch3_adr0 -1.234239 -0.979790 0.857550 -1.511501 -1.505324 -0.534105 2.870768 -1.722680 -1.459678 -2.188396 -1.848266 1.093551 -0.485449 -0.048745 -2.632887 -0.758939 -0.457067 -1.430031 -4.641682 -1.775805
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.455074 -3.340617 -0.301698 -2.692215 0.247645 -1.916100 0.698443 -0.572017 2.550442 -0.277436 -4.667750 1.453950 -1.227738 -0.913235 2.970635 3.395510 0.569359 -1.237957 0.858916 1.464496
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.668274 -1.527296 0.313369 -2.036622 0.576623 1.344921 0.016391 1.001646 0.893869 -1.085319 -1.404579 1.683975 -1.014734 -0.650632 1.276421 2.415770 1.181426 -0.332947 1.997710 -0.986053
wb_dma_de/wire_de_txsz -0.489159 1.650098 -0.918779 -2.101635 4.131061 0.490754 -3.812665 3.027518 0.885357 -0.429857 -2.713705 -4.452866 -1.581257 -0.626052 -1.692470 -2.045854 2.750808 -0.438541 -0.059493 -0.420892
wb_dma_rf/input_de_adr1 -0.550770 0.081768 1.679509 -1.046252 -0.066258 0.780377 -0.064903 -1.405891 -0.564796 -0.336626 0.570942 0.389613 -0.177625 1.054019 -3.345433 0.240580 0.072662 0.901992 -0.152442 -1.087311
wb_dma_rf/input_de_adr0 -0.873370 2.156173 -0.649225 -0.928405 -4.143251 0.020466 5.113265 -1.471123 0.539464 0.241320 0.385433 -0.926105 0.776002 -0.262841 3.194036 -1.391635 0.341251 -1.282765 -6.408539 -0.141701
wb_dma_de/always_2/if_1 -1.323956 3.649596 -1.798858 -2.062744 -3.646084 -0.753104 3.384693 -1.583154 0.520115 -0.957224 0.113681 0.045603 3.042730 -0.162723 4.502703 1.334924 2.239572 1.660379 -5.091481 -1.155394
wb_dma_ch_sel/assign_102_valid 0.794700 1.938212 -0.777282 -0.606121 -0.698144 1.323975 0.828691 1.839526 1.595760 -0.268706 -1.731629 -1.844030 -1.604094 -1.443365 3.049153 0.919700 3.024162 -0.623324 1.518170 -1.166254
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.389762 -0.248533 -3.625097 -1.317021 -3.448745 -0.126266 0.431200 0.096801 -2.478373 1.091660 -1.700173 0.161237 5.853091 2.658150 -1.891340 0.038422 0.753961 0.570791 -1.392600 0.832791
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.502728 -2.314726 1.053031 -2.502782 -1.171135 1.028704 0.668664 -0.088427 -0.123707 -3.220259 -1.227873 1.558472 -0.839289 -0.456875 0.688429 1.882017 1.176574 -0.674133 0.097541 -1.230712
wb_dma_wb_mast/assign_4_mast_err 1.147314 1.300526 -2.340894 -0.137788 -0.458569 1.794020 1.236398 3.206788 -0.364244 -1.046348 -1.240656 2.564009 -0.011531 -2.686654 2.720140 1.296244 1.327520 -1.027063 2.541955 -2.794860
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.825227 -4.978042 -1.189858 -1.623661 0.224836 -0.802474 0.073417 0.374156 2.349771 -0.746156 -1.825085 0.788890 -0.510967 -0.372740 2.976424 3.659695 1.153064 -1.014303 2.138611 0.876242
wb_dma_ch_rf/always_2/if_1 2.439926 -1.241432 3.132567 -2.814411 0.211140 2.266955 1.855995 -1.050795 0.585734 0.434801 -2.930861 2.398874 -1.558724 1.108881 -1.929717 2.858902 0.192234 0.533534 0.037586 -1.539910
wb_dma/input_wb1_err_i 1.054786 1.387610 -2.336002 -0.009737 -0.700776 1.576916 1.202348 3.024136 -0.409061 -1.020966 -1.183137 2.350092 0.146093 -2.547024 2.752254 1.172195 1.241833 -1.099181 2.452754 -2.536296
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.423077 0.608731 0.471099 0.167088 -2.962271 0.193366 -0.408888 0.224005 -1.819749 -3.401928 -1.105377 -2.684023 0.874371 0.909649 -2.566719 -0.120527 1.850893 0.256861 1.407504 -2.455834
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.196554 2.153266 -0.525302 0.973682 -1.503980 0.272583 -0.606228 1.052012 -0.147865 -1.035476 -1.631319 -2.274021 -2.155958 -1.200608 1.838535 0.690706 3.127374 -0.716769 2.826491 -0.949609
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.683802 1.936496 -2.781425 1.189482 -1.774805 0.714562 1.518048 2.355694 -0.140279 -0.246459 -0.871722 -1.723500 0.682583 -0.658076 2.386789 0.912435 2.119647 -0.107040 1.947518 -2.647341
wb_dma_ch_sel/assign_121_valid 0.819231 2.022196 -0.634935 -0.638671 -0.462107 1.485279 0.718579 1.955513 1.678549 -0.196295 -1.675632 -2.089556 -1.744601 -1.373416 2.890236 0.849424 3.110830 -0.508091 1.441754 -1.295724
wb_dma_ch_sel/assign_4_pri1 0.786926 -0.228263 0.317942 -0.068082 2.266662 1.385197 -0.137900 1.131767 -0.516053 -0.187691 0.975953 2.624410 -1.180737 -1.449470 -1.543435 -0.685881 -1.129518 -0.180223 -0.068636 -1.373950
wb_dma_de/always_2/if_1/cond -1.716087 0.764625 -2.194084 0.145434 -0.144626 -1.720017 1.413118 -1.043864 1.561979 -0.134319 1.100857 1.372937 -0.145882 -1.567255 3.282242 3.011918 1.347172 1.864033 0.713836 -1.471049
wb_dma_ch_rf/reg_ch_csr_r -3.006318 0.041695 -2.024992 0.478624 -1.544211 0.404093 0.519182 -0.254192 -0.990926 3.420323 -2.088437 2.084085 4.224020 1.103878 -2.517736 0.811772 1.756452 -1.200940 -2.673820 1.568996
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.765304 -0.541452 0.351334 -1.214829 1.201097 1.120712 -0.193181 0.923564 -0.301206 -0.795320 -0.270478 4.185140 -0.631623 -1.953771 0.335511 0.372074 -0.774379 -0.907281 0.629834 -0.312152
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.357664 1.491297 -3.693619 2.970266 -2.400157 -0.847154 -0.282472 2.762782 -2.271149 -1.051617 -1.492008 -2.569605 3.259594 0.568497 0.159864 0.015084 1.070732 0.199853 3.112389 -2.493321
wb_dma_wb_if/wire_slv_we 1.774966 1.120204 -1.809991 -3.036736 -2.903713 -2.100104 -0.264788 -3.251009 -4.870421 -1.758200 -2.588976 -0.646926 2.401485 2.473770 -0.586942 -1.535601 -1.517843 0.911814 -3.209985 0.759821
wb_dma_de/assign_70_de_adr1 -0.596355 0.152780 1.690866 -0.988580 -0.156151 0.712765 -0.088683 -1.467379 -0.589349 -0.303438 0.576097 0.260994 -0.102619 1.123408 -3.361454 0.160529 0.108078 0.914758 -0.248263 -0.940271
wb_dma_ch_sel/always_38/case_1/stmt_4 1.480110 -4.226345 -0.240832 -2.682830 2.330270 0.476016 -1.714889 1.359600 1.262320 -0.658012 -2.409974 0.602334 -0.270769 0.374549 0.486473 2.207825 0.905739 -0.758150 1.228647 0.753078
wb_dma_ch_sel/reg_ch_sel_r 0.160750 4.217807 -0.942958 -2.631227 -2.087878 -1.181569 3.192632 -0.534503 1.568096 -0.255854 -1.844330 -0.435725 2.792038 -1.139763 -0.417310 -1.793500 -0.605465 1.010811 -4.050548 -1.779934
wb_dma_ch_sel/always_38/case_1/stmt_1 -4.179278 2.414247 -1.234264 -0.219138 2.133390 -3.581583 -3.557144 -0.880863 0.694999 -0.056300 -2.411171 -0.682897 -1.746209 -2.221828 0.811305 0.544789 3.373188 -0.739495 0.893530 1.891348
wb_dma_ch_sel/always_38/case_1/stmt_3 1.508152 -4.165084 -0.291563 -2.666911 2.184000 0.450464 -1.677583 1.293321 1.206358 -0.707870 -2.396142 0.747939 -0.214042 0.347410 0.609541 2.207727 0.875394 -0.806501 1.277992 0.792596
wb_dma_ch_sel/always_38/case_1/stmt_2 1.538768 -3.154937 -0.231562 -1.865376 2.708779 0.143431 -1.962578 1.106910 0.033828 -0.363488 -1.347439 2.924156 0.196158 -0.781559 -0.379433 0.184337 -0.966889 -1.335803 -0.193603 1.613908
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.158096 0.946368 0.045745 0.712886 0.621024 -0.245908 -0.255995 -0.063512 -1.160713 0.215866 1.091427 2.616982 0.366968 -1.362524 -0.846901 -1.992767 -1.988442 -0.613515 -1.342759 0.732446
wb_dma_ch_pri_enc/wire_pri30_out 1.805778 -0.643292 0.422819 -1.308282 1.206314 1.039875 -0.201170 0.783420 -0.246670 -0.843178 -0.318911 4.213882 -0.671626 -1.979758 0.433007 0.476528 -0.829030 -0.898075 0.646809 -0.220699
wb_dma_ch_sel/reg_ch_sel_d -0.469371 -0.785552 -1.732731 -1.236514 -1.363177 -0.862887 0.746220 0.541777 -3.054577 -2.908599 -4.308183 2.834584 4.574678 1.139726 -2.627428 2.788666 0.325182 1.425045 -0.359182 -3.931394
wb_dma_ch_rf/assign_14_ch_adr0_we -0.265742 2.244730 -0.756578 -1.293118 -5.501493 -0.156385 3.770540 -1.356839 0.160623 -0.782018 -0.271790 -1.120624 3.421489 0.794698 3.937241 -0.008876 1.164807 -0.119582 -4.832120 0.280099
wb_dma_rf/wire_ch1_csr 0.438279 0.527902 -1.053296 1.158806 -0.438388 -1.490010 -2.395627 -1.179053 -0.744244 1.503175 -2.250602 -2.300625 2.314506 0.939224 1.625387 -0.159257 1.786063 1.382452 -4.708021 4.032597
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.490165 0.863599 -0.100217 -2.094523 -0.827140 -0.886324 -2.490231 -2.662987 -0.547507 -2.524907 1.319082 0.909775 3.406828 1.434460 -0.519163 3.872090 2.743330 4.712100 0.451585 -1.006664
wb_dma_rf/wire_pause_req 0.117751 3.789512 1.188519 1.290981 -1.438478 -0.775446 4.042257 -0.807987 0.663969 2.744441 -3.651246 1.473289 -2.121341 -2.854432 -1.070855 -2.955042 -1.536356 -2.805762 -2.913957 0.610983
wb_dma_ch_sel/assign_95_valid -1.738458 2.448189 -4.690034 0.044472 -0.997852 -0.507599 -4.160531 0.332677 -0.470057 0.801984 -0.030077 -2.312390 3.862495 -0.386694 2.731197 0.794868 5.160489 1.309320 -0.103176 2.858982
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.064380 -1.088246 1.928771 -1.863312 1.494828 2.385685 0.090651 -0.232193 0.138593 -0.805995 0.434948 0.369380 -1.709136 0.948717 -3.921769 1.584773 0.948146 1.346950 1.084917 -3.189286
wb_dma_ch_rf/reg_ch_stop 1.062582 1.275166 -2.279649 -0.145155 -0.556913 1.657827 1.269686 3.000282 -0.366798 -1.014006 -1.242626 2.495787 0.003771 -2.592975 2.661445 1.283750 1.230420 -1.022075 2.307600 -2.633159
wb_dma_ch_sel/assign_146_req_p0 0.049904 2.069467 -0.395675 1.027413 -1.666757 0.023307 -0.604677 0.674406 -0.306766 -1.020258 -1.688053 -2.427205 -2.118948 -1.020810 1.619735 0.564817 3.086623 -0.762608 2.451427 -0.648110
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.711819 0.304589 0.025631 1.642340 -1.130061 -1.272619 -1.513792 -0.833344 -1.991266 -0.894235 -0.223653 -0.505335 -0.304013 0.274304 -1.126327 -0.175973 0.297671 -0.232225 1.387728 0.349549
wb_dma_de/input_dma_abort 1.047602 1.227146 -2.165069 -0.158497 -0.367112 1.761739 1.195663 2.940689 -0.405010 -0.987850 -1.240845 2.456846 -0.060990 -2.501001 2.361927 1.145861 1.161103 -0.976408 2.097380 -2.659615
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.758688 -0.548814 0.395824 -1.217767 1.180314 0.985843 -0.240617 0.744941 -0.335773 -0.771274 -0.274537 4.238349 -0.591583 -1.988908 0.301840 0.244043 -0.900950 -0.958120 0.486676 -0.114707
wb_dma_de/input_adr1 -0.706175 0.271510 0.087672 1.500780 -1.106555 -1.254817 -1.428919 -0.915448 -1.964902 -0.844220 -0.244651 -0.450872 -0.275369 0.295132 -1.177777 -0.218021 0.207660 -0.265647 1.103173 0.402736
wb_dma_de/input_adr0 -1.023837 0.366044 0.261596 -2.726224 -7.187841 -2.076968 4.052470 -3.195178 0.176208 -3.925695 -2.229299 0.536634 2.554506 0.087726 2.480297 1.996726 1.651068 -0.833955 -1.641403 -0.195641
wb_dma_ch_arb/reg_next_state -0.461881 -0.620814 -1.751119 -1.351385 -1.272645 -0.866193 0.677118 0.560392 -3.035671 -2.776028 -4.390762 2.807667 4.671285 1.226698 -2.649023 2.659350 0.311261 1.412534 -0.461556 -3.785720
wb_dma_wb_mast/input_wb_err_i 1.026030 1.467810 -2.414660 0.031211 -0.589827 1.680642 1.194582 3.152559 -0.404230 -1.047753 -1.077485 2.392853 0.052336 -2.669111 2.703447 1.131626 1.230988 -1.040199 2.563245 -2.682981
wb_dma_wb_if/wire_wbs_data_o 1.805562 -3.861594 -0.559166 -1.010946 2.584622 -0.334864 -2.671530 2.039687 0.225079 1.234836 -1.440944 -0.533899 2.299003 2.532279 0.641895 -0.035829 -1.884162 -0.924444 0.764164 2.958111
wb_dma_de/assign_73_dma_busy 0.308538 2.353694 1.286473 -0.433310 0.205889 -0.331807 1.968402 -0.627943 1.563158 0.437875 -0.923483 -2.113143 -3.218993 -1.697659 -3.674566 -3.060740 -0.677639 -0.475649 -1.322542 -1.658858
wb_dma_de/always_22/if_1 -1.257318 3.315351 -1.399153 0.320383 -0.466399 -0.041195 1.135316 -0.258750 -0.021050 5.119489 -3.635378 0.684008 2.043214 0.403304 -2.020081 -0.681552 0.432043 -1.231080 -0.821805 1.267641
wb_dma_rf/wire_ch2_csr 0.668349 0.403792 -0.889166 1.163523 -0.497462 -1.333816 -2.398788 -1.136920 -0.682720 1.430890 -2.439467 -2.464624 2.223170 1.086427 1.626356 0.018011 1.880312 1.430113 -4.526458 3.999164
wb_dma_de/input_de_start -3.739512 3.029203 -1.401911 0.139571 2.922908 -3.465755 -3.764850 -0.544603 -0.014723 0.057640 -1.430321 1.614842 -1.542323 -3.566535 0.422088 -0.835708 1.875847 -1.179169 0.051821 2.219099
wb_dma_pri_enc_sub/always_3/if_1 1.805963 -0.583037 0.390882 -1.324795 1.198279 1.040089 -0.240871 0.809683 -0.235219 -0.798314 -0.341967 4.295047 -0.643103 -1.970597 0.413613 0.383596 -0.844802 -0.961237 0.576151 -0.172086
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.110177 2.891502 0.797210 1.411778 0.643849 -0.330645 -1.128290 0.796299 0.949608 0.883052 1.032325 -3.258115 -1.620821 -0.736439 0.383719 -3.073428 -0.218728 -0.479453 0.404813 1.236048
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.360735 1.537487 -3.758750 2.988568 -2.383737 -0.923232 -0.264271 2.853550 -2.268169 -1.065087 -1.536060 -2.613130 3.298501 0.470330 0.162277 -0.029384 1.064280 0.133852 3.236189 -2.554332
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.365988 0.811447 0.325718 0.022849 -3.127083 0.386001 -0.246474 0.330356 -1.829256 -3.431960 -1.271643 -2.578687 0.886325 0.858431 -2.281532 0.093806 2.119591 0.250565 1.433355 -2.620704
wb_dma_ch_rf/always_25/if_1/if_1 -1.240110 2.021669 -0.807673 -0.803300 2.126742 -2.291190 -0.249853 -1.277721 -0.971011 -1.088811 -0.430847 1.587520 -0.550604 -0.607102 0.788669 1.097758 -0.050900 2.218235 -2.636556 -1.487118
wb_dma_ch_sel/assign_98_valid/expr_1 -2.798356 3.317896 -2.112163 -1.839284 -3.984068 0.445501 -1.061087 -1.975074 -1.433187 -1.515974 -1.102569 -2.511023 2.485578 0.622185 -0.067575 1.623590 6.391111 1.184472 -1.801438 -0.452422
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.671663 0.681700 -1.283159 0.484371 -1.366415 0.232884 -0.098430 -0.678408 -0.285001 3.589329 -1.844627 0.928243 3.493509 1.043798 -2.078941 0.296802 2.160026 -1.005517 -2.941285 2.482750
wb_dma_ch_sel/reg_pointer 2.395497 -1.126595 3.092555 -2.671091 0.101994 2.156448 1.938201 -1.071885 0.527340 0.504629 -2.919580 2.325994 -1.492431 1.084706 -1.816599 2.699097 0.115346 0.491545 -0.086499 -1.436678
wb_dma_wb_if/input_wb_err_i 1.063679 1.237804 -2.245327 -0.128303 -0.531109 1.665625 1.287560 2.971752 -0.346092 -1.024449 -1.218290 2.527153 -0.025894 -2.600368 2.640380 1.235677 1.219635 -1.051433 2.331104 -2.618774
wb_dma_rf/input_de_csr 2.837548 -4.093087 0.972100 -2.451460 1.950259 0.738268 0.361096 0.624813 1.422813 1.140769 -4.395938 1.060321 -0.575054 1.175770 0.545267 2.471807 -0.222757 -0.758990 -0.652112 1.119847
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.168513 0.899211 0.023953 0.725666 0.623358 -0.223231 -0.272094 -0.109963 -1.169980 0.265659 1.102520 2.595482 0.347508 -1.330839 -0.861684 -1.952878 -1.966892 -0.634017 -1.348117 0.769448
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.218201 -1.149827 0.361010 -0.804128 -1.005241 -0.601817 -0.137644 -2.257300 -1.599921 -0.975906 -1.212722 -0.918679 0.073338 1.014727 -0.678208 -0.425396 -0.062420 0.165934 -2.881788 0.772457
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.742065 -0.575013 0.365712 -1.225740 1.226683 1.095761 -0.246799 0.846833 -0.291558 -0.780990 -0.271474 4.196920 -0.665808 -1.932584 0.373811 0.370115 -0.812333 -0.929470 0.601123 -0.220728
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.213976 0.926649 0.014163 0.703637 0.646739 -0.203448 -0.233971 -0.091273 -1.183218 0.240858 1.093083 2.683147 0.366980 -1.349503 -0.826233 -1.967918 -1.968976 -0.623074 -1.331946 0.757560
wb_dma_ch_rf/input_de_adr0_we -0.570751 -0.778416 -0.938210 0.875045 -1.797336 -1.184980 1.593380 -0.800949 1.086960 -0.107800 0.383081 0.213610 -0.335961 -0.801661 2.450093 1.484761 0.321490 -0.276513 0.982238 0.158778
wb_dma_ch_sel/assign_161_req_p1 0.213970 0.845398 0.086474 0.698839 0.693700 -0.227060 -0.245463 -0.086759 -1.078291 0.228849 1.053735 2.550407 0.262971 -1.316055 -0.813774 -1.881766 -1.954140 -0.602872 -1.244420 0.702760
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -2.959159 -0.059834 -1.946755 0.171400 -1.434923 0.325868 0.609484 -0.406306 -0.860775 3.315338 -2.214924 2.215669 4.124666 1.118023 -2.417477 0.997255 1.725167 -1.125105 -2.772672 1.490796
wb_dma_ch_sel/assign_129_req_p0 -0.267471 2.706057 -1.140604 1.741921 1.512936 1.395484 -2.321189 3.748993 -1.676683 -0.364028 -1.187562 -4.596804 0.687250 0.849516 -3.093554 -2.282810 1.417992 0.787372 1.758167 -2.855196
wb_dma_de/wire_de_ack 1.442410 -3.339200 -0.362387 -2.708921 0.379659 -1.905040 0.538022 -0.436925 2.514345 -0.237198 -4.782909 1.374023 -1.218865 -0.928121 2.965742 3.290920 0.615007 -1.361047 0.820373 1.550289
wb_dma_ch_arb -0.410005 0.314959 -0.443083 -1.081371 -0.679809 -1.010255 0.379581 -0.151521 -1.983603 -2.143994 -3.612707 1.229413 3.235582 0.985674 -2.878388 1.420059 0.441223 1.566210 -1.500218 -2.752057
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.408725 -2.147055 0.968808 -2.377288 -1.114963 0.993204 0.566702 -0.031015 -0.148181 -3.086630 -1.280653 1.367238 -0.815274 -0.440305 0.617486 1.736262 1.167943 -0.706082 0.019276 -1.136224
wb_dma_pri_enc_sub/always_3/if_1/cond 0.142157 0.894092 0.074860 0.716765 0.646084 -0.277121 -0.268456 -0.134384 -1.156836 0.215407 1.071191 2.606808 0.338898 -1.301541 -0.880966 -1.953807 -1.931286 -0.598646 -1.404737 0.779450
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.056623 -0.894630 1.909329 -1.763294 1.553073 2.377275 -0.071744 -0.114401 0.118697 -0.717672 0.437221 0.271753 -1.760285 0.848470 -3.952399 1.412632 0.973315 1.286808 1.224721 -3.113768
wb_dma/wire_de_txsz_we 0.928437 -0.287628 -0.329814 0.489064 3.661449 0.854115 -3.268937 3.795206 1.824359 0.664889 -0.130713 -4.814155 -2.077537 -0.061108 -0.157390 -2.042759 0.766347 -0.870715 3.194028 0.434792
wb_dma_ch_pri_enc/wire_pri16_out 1.784331 -0.598260 0.421700 -1.295631 1.203300 1.045778 -0.274277 0.779970 -0.254263 -0.807668 -0.285667 4.172426 -0.660939 -1.940463 0.337643 0.364177 -0.822577 -0.930773 0.546399 -0.155810
wb_dma_ch_pri_enc 1.842038 -0.656961 0.348171 -1.304687 1.286091 1.172138 -0.222811 0.952044 -0.221576 -0.853164 -0.262865 4.230458 -0.737865 -1.997716 0.406231 0.488598 -0.746229 -0.893705 0.735575 -0.337455
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.684282 -1.199211 0.290977 -0.887484 1.687357 1.708530 0.138559 1.251957 0.702005 -0.458385 -0.152711 0.068536 -1.577088 -0.125142 -0.645105 1.375908 0.897504 0.455369 1.368168 -2.217971
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.649901 2.492637 -1.518059 0.165269 2.344330 3.240576 -0.349511 4.216794 -1.791617 -0.304586 -0.516928 0.561146 -0.135929 -1.270182 -1.695291 -1.354687 0.744977 -0.035079 0.708324 -4.018889
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.336417 1.433449 -3.836317 3.099026 -2.438478 -0.918862 -0.264175 2.863399 -2.210355 -1.087834 -1.425955 -2.585348 3.236618 0.471257 0.361589 0.097866 1.070444 0.121356 3.472495 -2.542464
wb_dma_ch_pri_enc/wire_pri7_out 1.789146 -0.587436 0.363357 -1.288258 1.185126 1.105972 -0.190948 0.857662 -0.285608 -0.828848 -0.343622 4.257566 -0.603121 -1.948192 0.401005 0.416498 -0.783704 -0.914981 0.620445 -0.244909
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.073482 -3.362600 -1.517735 -3.005641 0.551367 -2.284087 -1.479957 0.055381 2.333776 -2.075327 -2.826945 0.949088 -0.819547 -1.737915 2.990665 3.059057 1.759501 -1.363836 2.641825 1.322492
wb_dma_wb_if/wire_mast_err 1.072527 1.271245 -2.282034 -0.095868 -0.533737 1.696269 1.246290 3.050315 -0.335868 -1.064936 -1.230073 2.524821 -0.050676 -2.610509 2.719446 1.287618 1.254779 -1.089292 2.452732 -2.673526
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -0.120953 1.527245 0.803065 -4.073237 2.567786 0.711844 -3.805939 1.114133 0.521539 -1.397801 -3.078675 -2.599533 -0.999874 0.003344 -2.907614 -0.813677 2.971164 -0.235082 0.563844 -0.183394
wb_dma_wb_if/input_wb_cyc_i -0.578234 -2.202541 -0.693678 2.148993 -1.019902 -2.565510 -0.982666 0.511867 -2.607405 -1.381896 -3.410105 -4.555323 3.152165 1.737442 -2.387322 -3.755231 -1.166445 -2.203708 -2.892941 2.263373
wb_dma_ch_sel/assign_97_valid -2.000079 4.183033 -4.172358 -0.038682 -2.640296 0.081089 -2.893313 -0.137787 -0.166007 0.392432 -0.543789 -3.842513 3.078061 0.137763 3.488093 2.130960 6.959035 2.291521 0.623519 1.100022
wb_dma/wire_mast0_drdy -0.508302 -3.609516 -1.662957 -0.572703 0.917774 1.461702 -1.986485 -0.866129 -0.069401 1.775514 -2.733119 -0.061807 -1.599167 -0.815112 -0.753323 1.227401 4.624982 -2.385195 -2.693224 3.727265
wb_dma_ch_pri_enc/wire_pri8_out 1.787802 -0.632814 0.422021 -1.307810 1.239227 1.095779 -0.237015 0.835974 -0.276955 -0.818208 -0.341489 4.185520 -0.685011 -1.920904 0.314420 0.429726 -0.765467 -0.892453 0.545264 -0.223494
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.749937 -0.607854 0.377670 -1.275071 1.207867 1.124252 -0.206754 0.887166 -0.263790 -0.816850 -0.281706 4.114480 -0.699873 -1.896275 0.340736 0.400318 -0.763192 -0.913740 0.615426 -0.273089
wb_dma_wb_if/wire_pt_sel_o 0.272401 -1.833192 0.681326 -0.413927 1.407020 -0.839988 -1.025659 -0.453815 -2.278718 -0.684346 -3.462093 -0.630577 5.136824 1.328424 -2.221566 -3.236005 -1.632481 -1.378575 -6.098584 3.045022
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.152977 0.878463 0.042324 0.712815 0.658795 -0.260746 -0.249723 -0.112930 -1.170261 0.230355 1.054074 2.587934 0.321883 -1.307201 -0.855633 -1.961615 -1.985108 -0.655052 -1.349135 0.764609
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.455629 -2.178169 1.063446 -2.431736 -1.269910 0.926847 0.603710 -0.167161 -0.224868 -3.174384 -1.341619 1.368863 -0.790761 -0.415538 0.569746 1.664816 1.146206 -0.772820 -0.193153 -1.066468
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.746238 -0.454600 0.327331 -1.253334 1.151117 1.036462 -0.213025 0.858306 -0.358542 -0.801338 -0.381348 4.254994 -0.538654 -1.994975 0.313420 0.286556 -0.810497 -0.976073 0.476915 -0.152372
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.222448 0.555571 1.677846 0.576644 -1.206656 -0.490315 -1.573780 -2.145211 -2.530628 -1.140125 0.340169 -0.225656 -0.433998 1.298641 -4.412575 -0.064075 0.320202 0.607194 1.128002 -0.592948
wb_dma_ch_pri_enc/wire_pri22_out 1.756024 -0.617889 0.364239 -1.296992 1.145697 1.059343 -0.229862 0.799446 -0.228425 -0.802530 -0.396643 4.078382 -0.640828 -1.907394 0.393879 0.448601 -0.712338 -0.917637 0.553257 -0.193211
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.434686 -2.245816 1.067345 -2.464723 -1.183622 0.985067 0.599637 -0.160909 -0.179770 -3.155246 -1.294539 1.406705 -0.853229 -0.398555 0.531114 1.769329 1.156945 -0.719241 -0.117271 -1.161160
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.703733 1.971063 -2.828268 1.145271 -1.690774 0.754743 1.408433 2.448347 -0.100910 -0.258619 -0.998626 -1.785268 0.644035 -0.718587 2.351286 0.874488 2.206174 -0.128723 1.956923 -2.628515
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.120520 2.095657 -0.381558 0.906817 -1.681224 -0.017785 -0.667171 0.732666 -0.311003 -0.975296 -1.920737 -2.309389 -2.045970 -1.030011 1.690638 0.581087 3.088109 -0.850364 2.342208 -0.548977
wb_dma_ch_sel/assign_135_req_p0 0.132358 2.003512 -0.529622 0.901855 -1.608321 0.169628 -0.575688 0.875196 -0.238519 -1.074259 -1.868975 -2.340819 -2.070783 -1.077363 1.772368 0.802593 3.236565 -0.779739 2.631828 -0.834024
wb_dma_ch_sel/wire_gnt_p0_d -0.665832 -1.757224 -1.541132 -2.136667 -1.956990 -0.864335 1.082870 0.301251 -1.964352 -3.148310 -5.343272 0.713384 4.260366 2.453208 -2.060518 4.497213 1.848765 1.951199 0.430790 -4.432614
wb_dma_de/assign_20_adr0_cnt_next 1.174315 -0.396163 -0.928331 1.413898 0.219420 1.840448 -0.508527 1.561174 -0.207204 1.874192 1.505537 -0.945706 1.248998 1.059658 2.417871 -0.263806 0.068396 -0.146784 -0.455708 0.929523
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.447233 -0.804795 1.787161 -0.230651 0.529082 0.098364 0.392707 -1.580403 -1.511711 -1.062407 -2.437789 -0.986892 2.161765 0.323062 -1.874407 -1.990112 0.459214 -0.882085 -5.469028 1.375839
wb_dma_ch_sel/assign_153_req_p0 0.021794 2.189318 -0.400885 0.983348 -1.601878 0.075993 -0.640717 0.729371 -0.371470 -0.963705 -1.780496 -2.477482 -2.005802 -0.968984 1.440023 0.495557 3.150751 -0.740784 2.231006 -0.711111
wb_dma_de/assign_82_rd_ack/expr_1 1.449643 0.938771 -0.409112 -1.247189 3.584399 1.492900 -2.800697 3.117175 -0.073953 0.509633 -1.808089 -0.669091 -0.433867 -1.112360 -0.806694 -2.642807 0.493239 -1.393674 -1.121427 1.056077
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.818617 0.161752 -1.219724 -0.393677 1.676172 0.350795 -0.979148 2.182935 0.965073 0.343063 -1.386291 -0.342184 -0.791387 -1.822980 1.524534 -1.100504 0.806460 -1.599272 -0.321600 1.086730
wb_dma_de/reg_de_csr_we 4.243714 -2.563726 -0.541697 -2.232009 2.845057 2.700547 -0.706133 4.761548 0.037203 1.802324 -5.843609 -0.451143 1.611941 2.693227 1.321057 1.634551 -0.277855 -1.064267 1.272595 -0.159910
wb_dma/wire_wb0_ack_o -0.851301 -1.405333 -0.156779 1.225412 -0.209103 -2.022354 -0.647599 -0.470337 -1.481131 -0.417395 -2.471437 -0.228447 -1.909013 -0.099504 -1.946803 -0.947348 -0.533586 -1.971312 -3.756189 1.063777
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.674991 -1.561645 0.346772 -2.072551 0.632601 1.397129 0.025134 1.040930 0.917451 -1.077613 -1.391124 1.745552 -1.060575 -0.674993 1.311523 2.456668 1.169252 -0.304430 2.094362 -1.034910
wb_dma_ch_pri_enc/wire_pri23_out 1.840445 -0.570029 0.343878 -1.296554 1.237481 1.076904 -0.217576 0.894835 -0.243459 -0.794849 -0.327091 4.238827 -0.628352 -2.000834 0.465784 0.443572 -0.775535 -0.917223 0.674705 -0.242808
wb_dma_ch_sel/assign_103_valid 0.833466 1.878989 -0.729620 -0.511876 -0.668972 1.370548 0.874856 1.894584 1.620258 -0.240933 -1.588560 -1.856589 -1.640521 -1.424908 3.063630 0.966716 2.957501 -0.526375 1.603805 -1.322408
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.647185 0.777755 0.720973 1.141429 -1.270208 -1.756505 0.980530 -2.070479 2.122478 0.917801 1.107730 -1.715550 -1.821366 -1.006295 2.093662 -0.728053 0.275417 -0.394271 -1.151297 2.321622
wb_dma_rf/wire_ch1_txsz 1.094795 -2.266598 -0.439240 -1.163454 1.451648 -1.330884 -2.108327 0.067212 -0.538901 -0.004233 -1.130790 3.330614 1.490187 -0.858905 0.283240 -0.963379 -1.965529 -1.829802 -1.280479 3.612704
wb_dma_de/always_23/block_1/stmt_13 -1.776363 0.610424 -1.521041 -2.491071 1.399797 -4.835480 -2.503936 -2.406375 3.223028 -0.562033 -1.113427 0.160719 -0.605892 -2.505705 4.071739 1.188224 1.782639 0.272968 -0.784122 3.847887
wb_dma_de/always_23/block_1/stmt_14 -0.228389 6.888063 1.201129 -1.595312 0.811091 5.145773 3.771010 2.435433 0.740546 3.154370 -0.004680 -3.829515 -1.791154 0.627280 -2.445466 -3.608679 1.619928 -0.027423 -3.921349 -4.406717
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.887326 1.010603 1.235259 -2.289060 3.506344 2.408528 -2.791711 1.747049 -0.575339 0.103386 -1.112866 -0.204379 -0.721659 -0.127558 -4.044130 -2.188043 0.709209 -0.396075 -1.013905 -0.229988
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.575981 -0.820041 -0.947396 0.914168 -1.949550 -1.195125 1.748569 -0.831869 1.155232 -0.178440 0.456950 0.278142 -0.323415 -0.835163 2.590099 1.613982 0.341683 -0.276874 1.108824 0.097891
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.801902 -0.559533 0.380527 -1.259413 1.179661 1.062181 -0.228668 0.806723 -0.310849 -0.779756 -0.269050 4.308656 -0.596162 -2.014611 0.416915 0.345013 -0.885769 -0.954328 0.561587 -0.141555
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.425763 2.800764 0.160727 -1.430568 1.338716 2.595520 -0.882371 2.825889 0.582152 -0.098393 -2.033882 -2.206100 -1.437656 -0.713489 0.590956 -0.598456 2.726883 -0.304818 0.700203 -1.424271
wb_dma_ch_rf/input_ch_sel 2.000378 -1.496312 1.083324 -0.957140 -0.890742 -2.181001 3.648287 -1.710414 3.606394 1.902332 -4.247697 -1.132922 -2.923681 -1.155982 -0.080378 -0.464308 -1.405844 -1.753588 -2.033495 1.515500
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.548044 0.037482 1.746495 -1.107321 -0.039013 0.798669 -0.060795 -1.459172 -0.551229 -0.377963 0.609009 0.359017 -0.180521 1.095608 -3.436932 0.297663 0.123359 0.942026 -0.188464 -1.101231
wb_dma_ch_pri_enc/wire_pri4_out 1.760824 -0.587466 0.445800 -1.286335 1.269604 1.091248 -0.254686 0.830484 -0.263525 -0.783509 -0.356979 4.196672 -0.686868 -1.908025 0.303834 0.359052 -0.813370 -0.937680 0.512350 -0.195798
wb_dma_ch_rf/wire_ch_txsz_we -0.145657 1.484445 0.791520 -3.944858 2.715354 0.761627 -3.779390 1.206155 0.579703 -1.289152 -2.997076 -2.647169 -1.103796 -0.066137 -2.904401 -0.901991 2.954591 -0.257231 0.493407 -0.194261
wb_dma_de/assign_70_de_adr1/expr_1 -0.504008 0.080891 1.638610 -0.970002 -0.113369 0.743015 -0.056158 -1.393688 -0.502663 -0.310795 0.564220 0.312325 -0.145346 1.021103 -3.131069 0.244482 0.112832 0.838310 -0.218141 -0.941011
wb_dma_ch_sel/assign_116_valid 0.803892 1.965530 -0.744737 -0.543686 -0.482393 1.458659 0.782731 1.985301 1.673442 -0.264681 -1.532963 -1.966133 -1.775306 -1.448026 2.925376 0.916900 3.069613 -0.498195 1.552642 -1.387619
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.159220 -0.827807 -1.008089 -2.282367 -1.214782 -1.572014 0.160175 -0.391064 2.044599 -2.523138 -1.848216 1.958933 -1.650477 -2.796606 3.839202 3.324783 2.114723 -0.964607 3.436165 -0.324393
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.267974 -0.409983 -0.934489 1.459788 0.240020 1.927496 -0.539566 1.671546 -0.118290 1.993841 1.584808 -0.979206 1.325334 1.093169 2.504306 -0.326663 0.036613 -0.152167 -0.418604 1.017582
wb_dma_wb_mast/wire_wb_addr_o -0.670536 -0.185875 -1.256329 2.115359 -0.848140 -1.450074 -1.618516 0.802195 -2.077488 -0.800496 -0.298879 -1.023753 2.621928 1.057299 -1.708828 -0.784761 -0.984431 0.346623 1.836386 -0.237358
wb_dma_ch_rf/reg_ch_csr_r2 0.745021 2.504844 -1.579362 0.256628 2.442450 3.363170 -0.372485 4.434536 -1.690087 -0.342366 -0.300008 0.697324 -0.239915 -1.413762 -1.538493 -1.287768 0.673384 -0.043635 1.175960 -4.205070
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.187902 1.870729 -0.741176 -0.811235 2.181308 -2.218384 -0.225661 -1.332034 -0.991647 -1.162097 -0.393699 1.638966 -0.648071 -0.582368 0.698879 1.151447 -0.052206 2.306494 -2.638661 -1.592122
wb_dma_ch_sel/assign_11_pri3 0.697069 -1.184801 0.264845 -0.865273 1.724235 1.767481 0.112973 1.338948 0.716762 -0.491507 -0.157762 0.082048 -1.616620 -0.184969 -0.626588 1.405754 0.925263 0.440078 1.413599 -2.262343
wb_dma_de -1.261613 2.103111 -1.061682 -0.416106 -2.026219 -0.429545 0.708943 -1.495105 -0.482409 2.425879 -2.612157 0.252636 2.311521 0.319300 -1.287880 -0.511313 1.313893 -0.949829 -2.532443 1.660679
wb_dma_wb_slv/wire_wb_data_o -1.862760 0.549482 -2.119347 1.364621 -2.507718 -1.176648 2.196206 0.680469 -0.160092 1.742739 0.408602 -1.445157 3.252744 0.720261 -5.211499 -3.438178 -1.559648 -0.035637 -1.764899 -0.277696
wb_dma_inc30r/always_1/stmt_1 -1.725504 2.582166 -1.669723 -1.272390 0.328543 -1.009143 -2.086458 -0.645870 -0.303393 -1.276632 1.911973 -0.431608 5.892373 1.808161 -1.269053 1.777684 1.026590 5.898910 -0.937935 -2.014328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.171295 0.909529 0.094062 0.714751 0.604182 -0.257883 -0.238539 -0.163461 -1.151636 0.270644 1.085353 2.617480 0.330189 -1.333371 -0.851315 -1.982415 -1.957256 -0.628958 -1.377594 0.838696
wb_dma_ch_sel/assign_127_req_p0 0.564261 1.596645 -1.628128 -0.591745 1.856757 3.652360 -0.085117 4.525625 -0.583154 -0.604679 -1.565709 -1.861196 -0.562262 -0.085834 -0.819664 0.746246 2.722668 0.606538 2.313080 -5.014036
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.807187 -0.572177 0.356222 -1.248239 1.245906 1.143482 -0.190981 0.925339 -0.282536 -0.835267 -0.253808 4.313292 -0.685449 -2.028716 0.378563 0.410825 -0.809711 -0.937380 0.654909 -0.339319
wb_dma_ch_sel/assign_94_valid -3.781586 3.172055 -1.596772 0.116170 2.713243 -3.694917 -3.770642 -0.694794 -0.155664 -0.085124 -1.614205 1.738346 -1.334156 -3.583000 0.469653 -0.810158 1.905295 -1.114361 -0.081960 2.217874
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.101818 2.140725 0.706936 -3.240105 3.194509 0.685606 -3.994159 1.322986 -0.508916 -1.234101 -1.938452 -0.084940 -0.700701 -1.307780 -3.489890 -2.414508 1.196782 -0.820074 -0.327092 0.303700
wb_dma_ch_pri_enc/wire_pri12_out 1.777271 -0.624691 0.392283 -1.243649 1.193485 1.084539 -0.253097 0.828868 -0.218546 -0.808586 -0.293534 4.103188 -0.679665 -1.922983 0.446812 0.444001 -0.775281 -0.927715 0.673195 -0.217706
wb_dma_ch_rf/always_20/if_1/block_1 -0.320275 2.170456 -0.796075 -1.260695 -5.655330 -0.197440 3.948472 -1.386291 0.232566 -0.889601 -0.243496 -1.080906 3.236346 0.682181 4.054804 0.139367 1.231578 -0.205469 -4.573925 0.158060
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.441226 -2.193462 1.016776 -2.432079 -1.205887 1.006809 0.598578 -0.090388 -0.153793 -3.177737 -1.331317 1.419958 -0.807755 -0.405473 0.641327 1.795162 1.160977 -0.715873 -0.004375 -1.164322
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.610180 2.206565 -1.488795 -0.931037 1.265767 2.885656 -0.432961 3.969466 -1.564054 -0.913909 -1.635033 2.235685 0.410882 -1.855737 0.228609 -0.272202 0.957530 -0.797533 1.468302 -2.879006
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.081267 1.619355 1.708555 0.290940 0.725466 -0.530017 -0.722540 -1.205432 1.018166 1.119765 0.742459 -1.996512 -1.544121 -0.220844 -0.523486 -2.381990 -0.179268 -0.140668 -2.149249 2.168933
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.984173 -1.441440 1.554489 -1.801423 0.358444 1.525976 2.103072 0.260051 1.075583 0.806019 -3.412576 2.084288 -1.383729 0.155319 1.178830 2.536058 -0.040475 -0.287132 -0.045181 -0.591713
wb_dma_wb_if/input_slv_din -1.811596 0.453716 -2.021723 1.317788 -2.492608 -1.131718 2.194324 0.621048 -0.065947 1.686802 0.605639 -1.374267 3.084855 0.671507 -5.110031 -3.439605 -1.634796 -0.045367 -1.565581 -0.271670
wb_dma_ch_sel/assign_94_valid/expr_1 -3.684711 2.876430 -1.362224 0.078948 2.764861 -3.446626 -3.692254 -0.700303 -0.116072 -0.002434 -1.603993 1.778746 -1.428620 -3.456424 0.449653 -0.645760 1.918400 -1.135530 -0.007143 2.244830
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.390508 3.284838 -0.050350 0.891785 -0.712410 -0.208558 -1.791252 2.091911 0.973340 0.114140 -0.146219 -2.327251 -0.619882 -1.431460 3.126122 -2.111902 0.551665 -1.525921 3.420923 1.927696
wb_dma_de/always_21 0.894318 -5.143921 -1.188647 -1.751360 0.385011 -0.768541 -0.027477 0.437849 2.406389 -0.815892 -1.931831 0.959856 -0.522256 -0.435279 3.036854 3.762710 1.140320 -1.078814 2.235830 0.992883
wb_dma_de/always_22 -1.417081 3.331000 -1.238930 0.251207 -0.626367 -0.135248 1.229377 -0.636085 0.016925 5.073585 -3.697685 0.640042 1.582511 0.220299 -2.279689 -0.749356 0.605651 -1.370430 -1.042772 1.360790
wb_dma_de/always_23 -1.326009 3.196696 -1.301591 0.188545 -0.776639 -0.043148 1.302815 -0.573016 -0.143073 4.813156 -3.727929 0.581593 1.728891 0.394820 -2.344304 -0.612160 0.616729 -1.258003 -0.799706 1.033743
wb_dma_ch_pri_enc/wire_pri1_out 1.772288 -0.600366 0.314177 -1.286036 1.238223 1.143259 -0.242543 0.976229 -0.224454 -0.819431 -0.354612 4.109999 -0.692986 -1.973319 0.414416 0.504969 -0.682419 -0.909685 0.742437 -0.341102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.176519 0.930935 0.062258 0.702567 0.622528 -0.254616 -0.267029 -0.117015 -1.158125 0.233214 1.073771 2.558559 0.393919 -1.330961 -0.844143 -1.977082 -1.959719 -0.634136 -1.364886 0.786250
wb_dma_de/assign_78_mast0_go 0.184626 0.883048 0.054117 0.708742 0.658782 -0.191793 -0.259320 -0.085695 -1.113662 0.216395 1.072662 2.660728 0.307196 -1.355387 -0.803440 -1.904391 -1.952177 -0.630544 -1.302455 0.712276
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.692018 0.322313 0.046151 1.570041 -1.142411 -1.263424 -1.411995 -0.847809 -1.949729 -0.834277 -0.180091 -0.500303 -0.287743 0.281156 -1.094492 -0.189268 0.260738 -0.255162 1.282432 0.372706
wb_dma_de/wire_dma_done 0.221550 2.794190 -1.709934 -1.959538 3.257578 -1.559131 -0.735270 0.890673 1.778085 0.897172 -3.242189 1.310238 -1.163387 -2.924443 2.617186 0.398470 1.147800 0.301341 -1.521427 0.289078
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.085844 2.201523 -0.547015 0.960470 -1.612360 0.166739 -0.543599 0.872565 -0.251094 -0.949101 -1.772118 -2.443520 -2.017200 -1.100150 1.675194 0.638115 3.199356 -0.701913 2.443487 -0.859539
wb_dma_rf/input_wb_rf_adr -0.668526 5.678174 1.338518 -0.364413 -4.551516 -4.313992 -1.180506 -1.426727 -1.183887 -0.324762 -2.137876 -1.076714 4.600995 0.168328 0.648334 -5.724638 -2.935678 -2.625224 -2.559141 5.996608
wb_dma_wb_if -1.339909 -0.220849 1.305959 0.134709 -1.468741 -1.158435 0.329359 -2.425150 -3.719574 0.081765 -4.159627 -0.728287 2.251786 2.668149 -2.157660 -2.007537 -0.505154 -2.310232 -6.887390 2.914871
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.294435 -2.502606 -0.674157 -2.113345 2.699935 2.657702 -0.742080 4.895583 0.002216 1.791837 -5.709978 -0.447094 1.673744 2.660170 1.608514 1.703164 -0.304153 -1.089346 1.631328 -0.180275
wb_dma_ch_pri_enc/wire_pri25_out 1.772734 -0.532928 0.393738 -1.225775 1.265678 1.081332 -0.235150 0.900508 -0.211321 -0.777542 -0.265073 4.163836 -0.710837 -1.982821 0.395905 0.364610 -0.789262 -0.919749 0.693444 -0.193539
wb_dma_wb_mast/reg_mast_cyc 0.180725 0.910386 0.066828 0.746768 0.657765 -0.236341 -0.274998 -0.102692 -1.196740 0.230112 1.140597 2.739637 0.325573 -1.406129 -0.874700 -2.016712 -2.028413 -0.662146 -1.334054 0.787172
wb_dma_ch_rf/input_wb_rf_we 0.436205 0.717376 -1.897369 -2.591466 -2.706893 -2.087988 -1.489160 -3.087556 -4.281882 -1.095161 -1.844160 -1.532272 3.124749 2.972375 -0.883916 -1.376687 0.081362 1.088527 -4.296227 2.300484
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.275049 2.281695 -0.681050 -1.407858 -5.606183 -0.175627 3.850820 -1.417194 0.247702 -0.939930 -0.331802 -1.104814 3.232117 0.703533 3.863939 0.141898 1.311767 -0.079608 -4.575304 0.111269
wb_dma_de/always_6/if_1 0.091163 2.180550 0.779243 -3.295041 3.236799 0.559652 -4.117663 1.129343 -0.501291 -1.100789 -2.095165 -0.087805 -0.783236 -1.347547 -3.560000 -2.605252 1.177015 -0.949325 -0.648188 0.706829
wb_dma_wb_slv/always_4/stmt_1 -0.694057 1.511547 0.675391 -0.380298 -6.873550 -1.881996 -2.133577 -2.287391 -1.517548 0.108843 -3.148244 -2.475830 4.361938 1.748741 1.615136 -2.271454 1.095726 -3.953617 2.480488 7.423203
wb_dma_de/assign_3_ptr_valid 2.371536 -1.283491 3.127982 -2.790734 0.298587 2.297819 1.827391 -0.990350 0.557722 0.426846 -2.887173 2.341117 -1.586175 1.127847 -2.068996 2.798562 0.189654 0.581206 0.039777 -1.644185
wb_dma_wb_mast/input_pt_sel 1.783293 -3.367006 -1.998035 0.423164 3.236131 -0.860359 -2.988179 3.544639 -1.029149 1.298771 -0.371933 1.361915 5.480678 1.904598 -0.753075 -2.273660 -4.787912 -0.850893 0.451416 2.717975
wb_dma_ch_pri_enc/wire_pri15_out 1.820881 -0.610704 0.354919 -1.316100 1.222120 1.123596 -0.199640 0.874296 -0.264480 -0.868073 -0.315077 4.266157 -0.672526 -2.009078 0.427194 0.458004 -0.788650 -0.945711 0.673234 -0.288895
wb_dma_wb_slv/input_wb_we_i 2.302665 0.753514 -2.896324 5.639915 -1.429139 0.111728 -2.418003 4.330783 -2.471992 1.568429 2.545839 -0.044208 2.424433 0.000213 5.308839 -1.782965 -2.583043 -2.440989 6.061443 2.201784
wb_dma_de/reg_tsz_cnt_is_0_r 0.331898 0.548491 -0.510579 -0.836502 3.932909 2.155142 -2.318249 3.535014 0.756164 0.815854 -1.654060 -4.646825 -1.312906 0.656658 -1.801867 -1.715434 2.211009 -0.039229 -0.423194 -1.073890
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.443670 5.324778 -0.439895 -2.670328 4.141161 3.881058 -0.903515 4.139671 1.203767 4.173897 0.781136 -0.540366 1.479238 0.753978 1.962723 -2.566330 -0.300185 0.737378 -1.638099 0.093625
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.794195 -0.575793 0.396694 -1.290760 1.233950 1.109007 -0.214951 0.843631 -0.278402 -0.844749 -0.344676 4.270140 -0.651823 -1.993905 0.379725 0.439310 -0.784647 -0.918584 0.571366 -0.230617
wb_dma/wire_mast1_drdy 0.668133 2.407065 -0.879220 -0.755777 0.058431 0.836962 0.100670 1.183848 -2.072297 -0.384357 -1.526687 3.032330 1.528158 -1.480948 -0.035117 -1.368741 -0.385305 -0.866391 -2.103173 -0.381185
wb_dma_ch_rf/wire_ch_csr_we -0.511010 0.749062 -3.254857 -1.225586 -3.634018 -0.520605 -0.030309 -0.516102 -1.770840 1.446973 -1.748698 -1.458354 5.430044 2.557144 -1.693867 -0.807307 1.529476 0.675367 -2.298949 1.973809
wb_dma_ch_pri_enc/inst_u9 1.766346 -0.551827 0.374368 -1.266932 1.177607 1.029294 -0.229034 0.824190 -0.305234 -0.814043 -0.270062 4.241381 -0.651658 -1.991394 0.349780 0.354122 -0.831855 -0.948052 0.547936 -0.175843
wb_dma_ch_rf/assign_8_ch_csr -0.833145 1.259858 -1.382192 0.571968 -3.214713 -1.534978 1.136655 -1.000974 -0.839869 1.995914 -3.353393 -1.896603 3.073421 0.689776 -3.274230 -2.737545 0.613691 -0.326965 -4.573021 2.279492
wb_dma_ch_rf/wire_this_ptr_set 3.013367 -1.503344 1.576422 -1.892318 0.335132 1.599838 2.091324 0.299583 1.109415 0.687730 -3.407778 2.150815 -1.435168 0.116766 1.222604 2.654458 0.054222 -0.280054 0.102373 -0.698137
wb_dma_ch_pri_enc/inst_u5 1.778902 -0.547970 0.353303 -1.311108 1.104219 1.064894 -0.228204 0.837230 -0.282596 -0.810481 -0.374429 4.196245 -0.606373 -1.934082 0.441280 0.418533 -0.770024 -0.927847 0.568976 -0.148062
wb_dma_ch_pri_enc/inst_u4 1.859471 -0.737029 0.434260 -1.365726 1.295972 1.177777 -0.194769 0.851183 -0.188732 -0.824450 -0.323244 4.263875 -0.752033 -1.948150 0.353459 0.571284 -0.750430 -0.887194 0.677348 -0.288918
wb_dma_ch_pri_enc/inst_u7 1.725901 -0.562640 0.392725 -1.303941 1.092583 1.034864 -0.203720 0.752214 -0.273772 -0.805075 -0.386055 4.138122 -0.564537 -1.885892 0.379063 0.405713 -0.779570 -0.929073 0.489166 -0.109891
wb_dma_ch_pri_enc/inst_u6 1.812919 -0.610749 0.370640 -1.286422 1.192353 1.096364 -0.212872 0.879479 -0.279397 -0.832630 -0.317563 4.321915 -0.627871 -2.023752 0.480101 0.452345 -0.785584 -0.940945 0.673018 -0.197148
wb_dma_ch_pri_enc/inst_u1 1.784529 -0.578410 0.356062 -1.250425 1.259334 1.089473 -0.229001 0.850680 -0.278481 -0.820698 -0.269063 4.213204 -0.686243 -1.993287 0.357464 0.344720 -0.822817 -0.952927 0.602646 -0.222579
wb_dma_ch_pri_enc/inst_u0 1.799007 -0.515071 0.356299 -1.209192 1.255189 1.101937 -0.267060 0.921483 -0.319293 -0.787654 -0.266078 4.295989 -0.600479 -2.028547 0.396099 0.363955 -0.862326 -0.954773 0.671560 -0.259236
wb_dma_ch_pri_enc/inst_u3 1.783542 -0.589216 0.405352 -1.316154 1.235275 1.110746 -0.216654 0.854641 -0.258513 -0.812372 -0.351271 4.306931 -0.659106 -2.004586 0.330233 0.381609 -0.809688 -0.940114 0.548371 -0.253393
wb_dma_ch_pri_enc/inst_u2 1.761004 -0.514533 0.398778 -1.220914 1.201642 1.055717 -0.251191 0.851839 -0.315922 -0.761865 -0.231145 4.218770 -0.611130 -1.974917 0.367010 0.308568 -0.867987 -0.931866 0.557022 -0.191112
wb_dma/wire_de_start -3.733575 2.982751 -1.278523 0.093456 2.823801 -3.512784 -3.755514 -0.721307 -0.117567 0.125379 -1.844014 1.547150 -1.512672 -3.452380 0.267341 -0.885396 1.937194 -1.321323 -0.220711 2.455752
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.415631 2.727732 -1.157924 1.879463 1.379993 1.163888 -2.355035 3.584942 -1.728585 -0.284950 -1.087800 -4.799938 0.879198 0.983381 -3.190560 -2.422527 1.344698 0.839868 1.667756 -2.703024
wb_dma_rf/wire_ch_stop 1.001956 1.284333 -2.247788 -0.132085 -0.531628 1.779698 1.351645 2.935977 -0.400844 -0.985035 -1.170661 2.464770 -0.016268 -2.479676 2.527541 1.279367 1.281014 -0.963503 2.225441 -2.760420
wb_dma/wire_mast0_dout -0.163667 0.011307 1.454832 0.373430 -0.815116 -2.222182 0.123007 -1.273071 -2.043964 0.757376 -4.666218 -1.231619 0.162077 3.376727 0.129289 -0.459478 -0.960303 -1.855631 -5.143354 2.844423
wb_dma_ch_rf/input_de_adr0 -0.971173 2.080434 -0.697930 -0.807523 -4.184501 -0.234964 4.969748 -1.711681 0.485015 0.257721 0.410438 -0.964365 0.800743 -0.262157 3.244304 -1.444922 0.340283 -1.279419 -6.623771 0.130128
wb_dma_ch_rf/input_de_adr1 -0.556756 0.149264 1.670948 -1.029542 -0.080849 0.804470 -0.090718 -1.377090 -0.566153 -0.349432 0.531958 0.343577 -0.154520 1.029229 -3.352842 0.205988 0.103180 0.893064 -0.169229 -1.008140
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.188753 0.966721 0.050439 0.729609 0.686826 -0.202849 -0.273593 -0.069903 -1.195169 0.230134 1.104102 2.739312 0.341240 -1.434134 -0.830824 -1.985924 -2.017313 -0.669423 -1.332764 0.734053
wb_dma_wb_if/input_wbs_data_i -0.040625 0.011456 1.571932 0.234700 -0.771041 -2.282597 0.043741 -1.416224 -2.028070 0.908476 -4.899428 -1.237479 0.372807 3.435936 0.232083 -0.505540 -0.953886 -1.850472 -5.562221 3.190629
wb_dma_de/reg_tsz_dec -0.250574 1.570733 -0.788197 -0.115715 2.465420 0.540031 -2.598300 2.395751 0.148854 1.280373 -1.704911 -4.779260 0.238283 0.842284 -1.215240 -2.939536 1.430630 -0.495001 -1.719560 1.144989
wb_dma_ch_sel/input_ch0_am0 1.233881 -0.421945 -0.947597 1.414771 0.313077 1.886588 -0.583612 1.672091 -0.217227 1.968576 1.446001 -0.931437 1.288741 1.060455 2.370028 -0.320263 0.078847 -0.187384 -0.525284 0.934486
wb_dma_ch_sel/input_ch0_am1 -1.102269 1.570670 -1.289868 -0.651074 1.743275 -0.491941 -0.277617 -0.083371 0.438421 -0.026978 0.680516 1.099599 0.148634 -0.824167 0.817313 1.464073 1.000311 2.060521 -0.219722 -1.623308
wb_dma_ch_sel/assign_162_req_p1 0.148570 0.912859 0.059665 0.742077 0.612364 -0.278107 -0.246907 -0.178439 -1.204253 0.228639 1.123148 2.687503 0.391115 -1.334099 -0.901420 -2.009393 -2.036513 -0.659160 -1.485269 0.840818
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.542408 -4.055267 -0.277284 -1.568160 3.414625 0.868930 -1.638431 1.651750 1.056127 -0.063262 -1.202080 -0.908909 -0.852976 0.912551 -1.368515 1.253309 0.598940 -0.064503 0.662259 -0.423444
wb_dma_rf/wire_ch5_csr -0.021515 0.469333 0.241377 -0.439222 -1.515158 -0.444224 -1.058982 -1.803124 -1.411131 0.286496 -2.895314 -1.791670 2.186590 1.494904 -0.590750 -0.345149 2.162333 0.585333 -5.969847 2.482782
wb_dma_ch_rf/wire_ch_am1_we -1.239001 1.868931 -0.762635 -0.811821 2.059792 -2.322605 -0.253281 -1.457397 -1.148372 -1.130291 -0.538026 1.456761 -0.455740 -0.368550 0.587773 1.109453 -0.066186 2.321845 -2.998100 -1.508996
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.216014 0.852619 0.083134 0.739322 0.659519 -0.209753 -0.253706 -0.087443 -1.161045 0.221379 1.084773 2.640811 0.312576 -1.355509 -0.832583 -1.923644 -1.990229 -0.644499 -1.317529 0.784803
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.342630 -1.292561 3.114177 -2.718654 0.215509 2.196142 1.925253 -1.123689 0.572023 0.432828 -2.760385 2.351275 -1.587734 1.107165 -1.960442 2.741665 0.112347 0.537569 -0.092752 -1.500525
wb_dma_inc30r/wire_out -1.469375 1.263411 -1.659721 -1.204089 -0.868097 0.326529 -0.370639 -0.424920 -1.968002 -1.404109 1.090272 -0.477043 6.204378 2.500260 -1.296216 0.398932 0.828361 3.648649 -5.323150 -2.174107
wb_dma_ch_pri_enc/reg_pri_out 1.791983 -0.621229 0.422966 -1.313874 1.239895 1.061987 -0.221019 0.837077 -0.261997 -0.820683 -0.358185 4.202694 -0.669616 -1.977322 0.409347 0.423154 -0.787534 -0.930842 0.578407 -0.182910
wb_dma/input_wb0_we_i 2.328169 0.784522 -3.006363 5.598565 -1.340047 0.239498 -2.461214 4.476303 -2.482360 1.608586 2.515076 -0.079782 2.514844 0.066599 5.289310 -1.836475 -2.550875 -2.409945 6.063211 2.115658
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.334424 1.768597 -1.858731 -1.181188 -0.933654 -0.192088 0.212540 -1.110764 -1.473389 -1.271698 0.942283 0.004575 4.019585 1.096711 1.725565 0.877097 1.775236 2.906083 -6.667365 -1.240527
wb_dma_ch_rf/wire_ch_txsz_dewe 0.881515 -0.250644 -0.304501 0.513098 3.690879 0.801780 -3.332403 3.808803 1.822021 0.717904 -0.129344 -4.994386 -1.968709 -0.009328 -0.237426 -2.197441 0.733807 -0.857048 3.097533 0.535403
wb_dma_de/always_22/if_1/stmt_2 -1.431345 2.978405 -1.398825 0.166872 -0.478358 -0.024717 1.034062 -0.455821 -0.151407 4.920020 -3.622847 0.633414 1.809797 0.481771 -2.351603 -0.585301 0.636058 -1.275782 -0.871770 1.222086
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.474826 2.156334 -1.731680 1.846966 -0.208335 0.696407 -1.109829 3.625643 -0.150835 -0.302481 0.437730 -2.165811 0.222718 -0.737540 1.710239 -1.021647 0.391121 -0.663502 4.976203 -1.364397
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.761725 -0.649412 0.371824 -1.321540 1.104886 1.044088 -0.229082 0.797722 -0.206600 -0.805103 -0.417530 4.110679 -0.637733 -1.869638 0.453322 0.482781 -0.694727 -0.920594 0.617326 -0.165975
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.149528 1.728173 -0.699956 -0.757992 2.068400 -2.122266 -0.165860 -1.316559 -1.037666 -1.031127 -0.494229 1.473149 -0.597458 -0.404995 0.590174 1.026705 -0.111638 2.109234 -2.830590 -1.438103
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.095682 1.941948 -0.514487 0.959931 -1.737988 0.040287 -0.519252 0.791117 -0.305124 -1.114009 -1.774326 -2.203713 -2.014667 -1.072597 1.742002 0.827397 3.108026 -0.749038 2.696795 -0.848333
wb_dma/wire_de_ack 1.460102 -3.258483 -0.343363 -2.716427 0.203653 -2.014589 0.535588 -0.540742 2.568376 -0.178063 -4.747005 1.430442 -1.160169 -0.976130 3.175969 3.319081 0.595044 -1.400364 0.826954 1.730317
wb_dma_wb_mast/always_1/if_1 -0.188155 0.169443 1.503823 0.297219 -0.826721 -2.137375 -0.090242 -1.378210 -2.139984 0.917479 -4.697636 -1.244189 0.435417 3.477474 0.132977 -0.531027 -0.858521 -1.824739 -5.361611 3.082182
wb_dma_wb_if/wire_wb_cyc_o 0.201641 0.916150 0.043009 0.750829 0.647171 -0.213672 -0.244307 -0.057423 -1.131171 0.215886 1.111968 2.556048 0.304708 -1.366214 -0.790031 -1.926481 -1.921073 -0.624884 -1.208871 0.719072
wb_dma_ch_sel/assign_143_req_p0 0.106301 2.111573 -0.508467 0.952695 -1.677544 0.106949 -0.570597 0.800953 -0.259170 -1.023875 -1.805930 -2.339670 -2.065683 -1.066487 1.721948 0.716022 3.196380 -0.735941 2.541938 -0.859675
wb_dma_wb_mast/wire_mast_err 1.147306 1.297465 -2.317733 -0.174673 -0.444716 1.785030 1.180423 3.169856 -0.335816 -1.044777 -1.281929 2.419957 -0.034849 -2.586581 2.665126 1.307242 1.366322 -1.009956 2.569755 -2.812081
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.705872 -1.261778 0.293667 -0.934971 1.697442 1.731474 0.137067 1.275827 0.720424 -0.483130 -0.175458 0.072506 -1.618064 -0.153147 -0.664705 1.405215 0.904620 0.445814 1.409508 -2.273587
wb_dma/wire_slv0_dout -0.707124 2.395540 0.860649 -0.491473 -6.775689 -2.317566 -2.422775 -2.632164 -1.111041 0.280368 -3.276286 -3.602941 3.941537 1.572817 1.508351 -3.106166 1.474201 -3.798672 1.663419 8.036067
wb_dma_ch_sel/reg_am1 -1.166418 1.621517 -1.314348 -0.712513 1.824402 -0.491698 -0.309590 -0.115557 0.485788 -0.039808 0.690937 1.167490 0.150528 -0.857808 0.832939 1.497572 1.054787 2.141738 -0.227591 -1.650299
wb_dma_ch_sel/input_next_ch 0.244298 2.619075 -1.625099 -2.137442 3.215244 -1.607748 -0.691721 0.610753 1.797491 0.900333 -3.399056 1.403077 -1.100884 -2.818180 2.577324 0.490390 1.206341 0.312949 -1.930129 0.517079
wb_dma_de/always_9 -0.272072 1.607354 -0.826801 0.026145 2.453439 0.439898 -2.544843 2.416054 0.177519 1.297300 -1.561233 -4.784442 0.151167 0.790376 -1.123058 -3.022373 1.259012 -0.523931 -1.597571 1.158060
wb_dma_de/always_8 1.565236 3.754227 0.281418 -0.617916 1.944386 2.358907 -1.102257 2.661054 -0.434011 0.150407 -0.793881 0.218821 -1.247989 -2.052540 -0.190671 -2.552827 0.807454 -0.866349 -0.634563 -0.688317
wb_dma_wb_mast/always_1/if_1/cond 0.074102 -0.049520 1.477041 0.161986 -0.682142 -2.000604 -0.007346 -1.255799 -1.846381 0.921154 -4.564766 -1.129474 0.267963 3.321416 0.326284 -0.382374 -0.867866 -1.772751 -5.021605 3.022412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.455272 1.566399 -3.872623 3.221989 -2.442684 -0.964550 -0.355648 2.986846 -2.288906 -1.146333 -1.291013 -2.718022 3.326062 0.504527 0.230376 -0.014762 1.029915 0.255432 3.624910 -2.658312
wb_dma_rf/always_1/case_1/stmt_12 -0.316207 -1.402534 3.270852 -0.932320 0.292834 1.284834 0.451267 -1.709537 0.796198 1.235570 -1.368633 0.184685 -0.541623 0.904055 -1.455067 -0.446654 0.457244 -1.317921 -4.220763 2.649650
wb_dma_rf/always_1/case_1/stmt_13 -0.124976 0.541042 0.424185 -0.247787 0.491828 -1.793266 0.071316 -1.161117 -1.472362 -1.152119 -1.296599 0.468948 -0.653843 0.204057 -0.122394 -0.296521 -0.949521 0.303452 -2.753615 -0.108238
wb_dma_de/always_3 -2.260303 1.460482 -0.924286 0.484739 0.713007 -1.133423 -2.002953 -0.569565 -2.174904 -1.255208 0.878768 0.351813 2.520138 1.250861 -4.043181 0.960699 0.267996 3.233168 1.784451 -2.960873
wb_dma_de/always_2 -1.264802 3.554118 -1.735794 -1.915904 -3.894161 -0.858858 3.287023 -1.709291 0.578466 -0.972398 0.102379 -0.084086 2.994820 -0.176130 4.657476 1.275081 2.191559 1.468263 -4.879371 -0.847107
wb_dma_de/always_5 1.375278 2.844028 0.167963 -1.273547 1.156186 2.468428 -0.870632 2.753133 0.537898 -0.103274 -1.980819 -2.205024 -1.358536 -0.705318 0.656055 -0.731975 2.609172 -0.360891 0.749235 -1.292718
wb_dma_de/always_4 1.518587 3.728804 0.238946 -0.603498 1.907216 2.285548 -1.089951 2.638432 -0.484474 0.198767 -0.915588 0.165372 -1.172799 -2.035559 -0.242296 -2.603403 0.792178 -0.907884 -0.626429 -0.606130
wb_dma_de/always_7 0.327715 0.322886 -0.513285 -0.956817 4.074629 2.061521 -2.474616 3.470161 0.843991 0.856197 -1.726391 -4.689720 -1.345133 0.657934 -1.830021 -1.690695 2.208886 -0.054145 -0.487633 -0.892765
wb_dma_de/always_6 0.055747 2.267474 0.676858 -3.278851 2.992952 0.516419 -3.940027 1.100950 -0.561177 -1.151098 -2.110917 -0.095896 -0.601122 -1.300241 -3.444035 -2.510796 1.204948 -0.892821 -0.581899 0.591823
wb_dma_ch_sel/input_ch3_txsz 1.631430 -1.530687 0.359425 -1.998246 0.626150 1.382090 0.049630 0.972453 0.897808 -1.080302 -1.374280 1.645407 -1.064420 -0.660770 1.223858 2.377590 1.172232 -0.300083 2.022028 -1.031658
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.102686 1.608865 1.725069 0.273017 0.598846 -0.570822 -0.735893 -1.296768 1.000438 1.072856 0.660469 -2.025455 -1.481907 -0.152352 -0.493728 -2.306234 -0.088454 -0.127658 -2.231110 2.222988
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.174362 0.873397 0.081810 0.738827 0.643420 -0.283769 -0.261466 -0.134367 -1.176896 0.253116 1.089598 2.665828 0.312400 -1.348682 -0.870810 -1.997783 -2.036780 -0.631925 -1.391364 0.799151
wb_dma_ch_rf/always_11/if_1 0.677922 2.474169 -1.586962 0.203784 2.379655 3.289148 -0.366226 4.353700 -1.721980 -0.325049 -0.420381 0.632761 -0.197531 -1.384106 -1.538606 -1.287436 0.711270 -0.057295 1.036758 -4.103641
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.146646 2.221006 -0.549586 0.991922 -1.585703 0.238455 -0.611668 1.053986 -0.261849 -1.068028 -1.717468 -2.450168 -2.074122 -1.118648 1.771434 0.732726 3.257842 -0.688343 2.848673 -1.016253
wb_dma_ch_sel/always_45/case_1/cond -1.206710 0.491729 1.697573 0.548059 -1.258215 -0.521173 -1.592325 -2.251325 -2.560402 -1.191692 0.222499 -0.155888 -0.504354 1.254315 -4.363283 0.029336 0.410873 0.596094 1.153513 -0.575917
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.698298 0.324412 0.057267 1.600103 -1.164724 -1.310057 -1.513285 -0.923891 -2.049358 -0.851022 -0.279813 -0.509438 -0.263608 0.297953 -1.181985 -0.282725 0.207744 -0.244309 1.235271 0.428052
wb_dma_de/assign_68_de_txsz -0.493571 1.733983 -0.949062 -1.985720 3.972671 0.449839 -3.735907 3.011563 0.869368 -0.433317 -2.622711 -4.407887 -1.563119 -0.677223 -1.560483 -2.108323 2.705128 -0.462491 -0.001149 -0.388181
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.025498 -3.505184 -1.652557 -3.004258 0.433833 -2.507147 -1.543469 -0.026063 2.344741 -2.058827 -2.968995 0.997396 -0.712922 -1.751320 3.134179 3.087476 1.779542 -1.486820 2.553933 1.561783
wb_dma_ch_rf/always_20/if_1 -0.312143 2.136082 -0.803064 -1.266576 -5.486558 -0.110650 3.776167 -1.392908 0.151794 -0.837822 -0.135436 -1.140224 3.235443 0.750347 3.935941 0.051991 1.249382 -0.104479 -4.748380 0.193745
wb_dma/input_wb0s_data_i 0.067735 -0.177899 1.453101 0.296547 -0.710334 -2.034166 0.036830 -1.134922 -1.805349 0.982930 -4.640413 -1.256025 0.280179 3.460880 0.436449 -0.288790 -0.945702 -1.820807 -4.880496 3.065462
wb_dma_de/reg_dma_done_d 1.397407 1.365291 -0.438710 -1.359714 1.368193 -1.002980 -0.389955 1.037095 1.322281 0.773919 -4.199476 0.167425 -1.439146 -2.301430 1.906243 -0.997655 0.375657 -1.886021 -1.305906 1.832480
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.578402 -0.854834 -0.940847 0.896316 -2.046527 -1.274727 1.750508 -0.940810 1.102357 -0.171623 0.380911 0.270603 -0.308762 -0.767457 2.604557 1.576529 0.337272 -0.302741 0.984833 0.195055
wb_dma_wb_slv/assign_1_rf_sel -0.984197 0.488498 -1.512587 4.230023 -3.233509 -3.663014 0.729562 0.204628 -1.899577 -1.655720 -2.896988 -2.517505 -3.486610 -1.871246 -1.738971 -1.872549 -0.791954 -3.139191 0.936611 -1.221812
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.421093 -2.510754 -0.627231 -2.297283 2.887022 2.829512 -0.660472 5.028041 0.125253 1.752620 -5.865956 -0.226254 1.525116 2.487480 1.684372 1.876299 -0.182099 -1.129936 1.691959 -0.329168
wb_dma_de/always_4/if_1/if_1/cond 1.577364 3.671376 0.214383 -0.627188 1.937942 2.343722 -1.127244 2.724937 -0.446983 0.190849 -0.923366 0.153373 -1.158764 -2.006961 -0.216617 -2.552231 0.801489 -0.884717 -0.548984 -0.642931
wb_dma_ch_sel/assign_376_gnt_p1 0.150124 0.943945 0.055688 0.773309 0.644822 -0.285488 -0.284118 -0.143851 -1.185859 0.260998 1.083679 2.598284 0.352068 -1.331655 -0.873637 -2.039114 -2.009676 -0.632798 -1.439131 0.849685
wb_dma_de/wire_wr_ack 1.440802 0.811659 -0.313025 -1.304210 3.539543 1.529928 -2.691671 3.006617 -0.110685 0.459243 -1.802107 -0.628369 -0.491586 -0.983987 -0.900122 -2.490098 0.524610 -1.323717 -1.112069 0.920747
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.556588 -4.130209 -0.254211 -1.595648 3.487796 0.853724 -1.652673 1.632593 1.125503 -0.082363 -1.166180 -0.923207 -0.907575 0.889863 -1.423621 1.276486 0.618559 -0.046688 0.656727 -0.435966
wb_dma_ch_arb/always_1 -0.395738 -0.767325 -1.775295 -1.385791 -1.127755 -0.750606 0.788512 0.754631 -3.017151 -2.803201 -4.394571 2.956570 4.621853 1.145493 -2.711979 2.738918 0.276313 1.364294 -0.468448 -3.980803
wb_dma_ch_arb/always_2 -0.478379 -0.951469 -1.687022 -1.444029 -1.387445 -0.803783 0.783741 0.556847 -3.076932 -2.957379 -4.467809 2.787785 4.640541 1.361805 -2.793033 2.978047 0.461655 1.452322 -0.368881 -4.047877
wb_dma/wire_ch0_txsz 0.401935 1.442771 -0.874670 -3.230280 2.885857 0.060057 -3.791495 2.659799 0.999793 -1.110358 -3.882590 -2.931430 -0.895338 -1.087863 0.161839 -1.040914 3.016084 -1.079920 0.535623 0.647205
wb_dma_de/always_19 -2.861752 -0.057141 -3.137485 -0.171559 0.514854 -2.286736 3.111344 -0.021576 0.886451 -0.291514 -0.757945 1.946039 1.906238 -1.030341 0.274020 1.806132 -0.465646 1.167875 -1.177666 -3.449784
wb_dma_de/always_18 -1.869696 -2.285405 -1.142372 2.396476 -2.102752 -0.060022 -2.747704 -2.281370 -3.143872 0.365719 -1.667963 -1.258956 -1.218168 0.756671 -2.661402 1.389301 4.123399 -1.524935 0.759672 2.383194
wb_dma_de/always_15 1.245748 0.182549 -0.458787 -1.929174 2.817849 1.626332 -2.566270 3.210800 0.937754 0.295260 -3.020033 -3.319545 -0.641718 0.268064 0.010835 -0.819815 2.434038 -0.828554 0.116398 0.389215
wb_dma_de/always_14 1.043287 1.283951 -2.305198 -0.084641 -0.484506 1.734979 1.325919 3.070879 -0.369490 -1.018137 -1.168196 2.631069 -0.022651 -2.682856 2.625558 1.215174 1.188314 -1.049624 2.364189 -2.742093
wb_dma_de/always_11 -0.731130 0.272280 0.056196 1.578764 -1.166980 -1.294952 -1.467532 -0.892190 -2.002470 -0.913911 -0.256783 -0.464297 -0.337309 0.288210 -1.172410 -0.195145 0.266549 -0.224915 1.280904 0.345566
wb_dma_de/always_13 0.241304 2.564439 -1.633093 -2.018555 3.344623 -1.472583 -0.793636 0.846420 1.812733 0.840883 -3.204590 1.387920 -1.247288 -2.898265 2.495889 0.495486 1.172945 0.318956 -1.497790 0.291697
wb_dma_de/always_12 1.536635 3.771853 0.202557 -0.616027 1.868211 2.365398 -1.060670 2.718288 -0.549717 0.171956 -0.829104 0.333058 -1.063628 -2.038697 -0.270938 -2.593781 0.754381 -0.901220 -0.633141 -0.689001
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.396606 5.577382 -0.572472 1.227570 -3.337326 -2.718781 0.750036 0.199226 0.287601 -1.443942 -0.689363 -0.194952 -1.766682 -4.405154 5.129510 -3.647580 -1.900319 -2.745916 3.308970 1.753529
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.150981 2.112991 -0.574957 0.928822 -1.648415 0.166532 -0.490771 0.934615 -0.171019 -1.022526 -1.766892 -2.360172 -1.990209 -1.107933 1.830114 0.728201 3.193465 -0.725040 2.585902 -0.860037
wb_dma_ch_pri_enc/wire_pri13_out 1.758017 -0.495785 0.314669 -1.250153 1.107215 1.013859 -0.217057 0.801949 -0.264278 -0.790885 -0.323274 4.132292 -0.539405 -1.912419 0.447560 0.360259 -0.737684 -0.916411 0.576442 -0.139200
wb_dma_de/reg_read_r 1.139425 0.099443 -0.414609 -1.929314 2.883758 1.654053 -2.538767 3.076585 0.950180 0.329079 -2.799056 -3.287852 -0.706759 0.315753 -0.111256 -0.833510 2.335620 -0.756578 0.031186 0.352439
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.493252 -0.633218 -2.007600 -1.512432 2.959617 1.994517 -2.129365 4.275768 -1.135595 -0.536487 -2.488156 1.262314 1.077948 -0.839103 -0.432030 -0.454278 0.589129 -1.270663 0.826697 -1.042778
wb_dma/assign_9_slv0_pt_in -0.784077 -1.377220 -0.047287 1.031987 -0.284665 -1.901695 -0.607810 -0.572258 -1.459193 -0.505787 -2.431531 -0.186774 -1.806524 -0.079302 -1.735401 -0.815037 -0.424245 -1.856626 -3.704261 1.109481
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.100384 -3.442469 -1.591406 -2.978101 0.617716 -2.164074 -1.465465 0.166352 2.399893 -2.093284 -2.766335 1.008573 -0.911719 -1.779833 3.049065 3.204100 1.820063 -1.344389 2.801185 1.174512
wb_dma_ch_rf/always_17/if_1/block_1 0.029510 2.400155 0.777303 -3.210880 3.249755 0.653242 -4.066664 1.229634 -0.525005 -1.073808 -1.891223 -0.242802 -0.787962 -1.308852 -3.683633 -2.709677 1.157991 -0.832605 -0.457694 0.496939
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.133130 0.572121 -2.294689 0.370339 -1.977589 0.233205 0.856317 -1.072150 -0.558137 2.976932 -2.061238 1.908255 3.429171 -0.106541 -2.983691 0.986667 3.215404 -0.958554 -3.475482 1.103942
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.369806 2.925885 0.184461 -1.334224 1.242625 2.556506 -0.862064 2.799361 0.635030 -0.039125 -1.951456 -2.333100 -1.450876 -0.714814 0.625057 -0.712958 2.729805 -0.345942 0.647926 -1.337835
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.234443 -0.385679 -0.915038 1.404482 0.188906 1.909091 -0.462245 1.584983 -0.093106 1.976990 1.657247 -0.996896 1.325429 1.108065 2.519024 -0.257415 0.036987 -0.077827 -0.445148 0.968613
wb_dma_ch_pri_enc/wire_pri2_out 1.743229 -0.485433 0.342584 -1.177924 1.206908 1.079880 -0.246422 0.894591 -0.336098 -0.780667 -0.243561 4.240358 -0.623921 -1.977217 0.315709 0.253503 -0.880937 -0.920075 0.571085 -0.200215
wb_dma_de/always_11/stmt_1 -0.650087 0.349231 0.069979 1.547625 -1.159689 -1.212860 -1.418451 -0.846745 -1.916056 -0.852444 -0.241778 -0.476458 -0.332208 0.236410 -1.090511 -0.195982 0.242647 -0.251313 1.279592 0.395071
wb_dma_ch_rf/wire_ch_adr1_we -1.115956 0.470501 1.667933 0.550563 -1.205502 -0.413432 -1.553605 -2.138097 -2.443887 -1.157595 0.284560 -0.123956 -0.490593 1.252708 -4.167657 0.067806 0.404999 0.607440 1.176130 -0.594053
wb_dma_ch_sel_checker/input_ch_sel 1.016166 -0.370054 0.041682 -1.177933 -0.960979 -0.298139 -0.077917 -0.250384 0.264383 -0.634143 -1.199106 1.620562 0.476214 -0.540505 1.875933 1.073855 0.267657 -0.701999 0.734866 1.103700
wb_dma_ch_sel/input_ch1_adr1 -0.500945 0.120676 1.642309 -1.026838 -0.087837 0.785479 -0.080972 -1.363465 -0.553013 -0.300758 0.520633 0.328799 -0.169279 1.032316 -3.246826 0.242492 0.130244 0.868725 -0.191194 -0.966800
wb_dma/wire_slv0_pt_in -0.815435 -1.277137 -0.136523 1.190248 -0.258266 -2.069301 -0.681381 -0.479245 -1.530880 -0.487521 -2.552596 -0.234478 -1.869869 -0.184118 -1.883103 -0.950106 -0.479810 -2.002411 -3.716223 1.080641
wb_dma_rf/always_2/if_1/if_1/cond 3.618528 4.551952 0.948476 -0.496008 -1.604434 0.063526 3.505424 0.052126 0.254735 0.166438 -3.929789 0.448758 -3.133783 -2.855483 2.707477 -1.774313 -1.055707 -1.534027 -0.697183 -0.934541
wb_dma_pri_enc_sub/reg_pri_out_d 1.785263 -0.554276 0.383340 -1.291372 1.160722 1.072317 -0.223193 0.843399 -0.277575 -0.808745 -0.332501 4.182686 -0.608220 -1.907544 0.403450 0.399932 -0.801017 -0.955566 0.583916 -0.156796
wb_dma_ch_pri_enc/always_4/case_1 1.869539 -0.603031 0.410149 -1.299054 1.248147 1.094988 -0.250289 0.885361 -0.281189 -0.820327 -0.285780 4.448639 -0.671332 -2.081967 0.448178 0.419724 -0.891688 -0.969513 0.702660 -0.203950
wb_dma_ch_pri_enc/wire_pri29_out 1.730155 -0.545547 0.376086 -1.283197 1.163279 1.045649 -0.205107 0.774520 -0.281308 -0.776286 -0.343471 4.131722 -0.577155 -1.910751 0.382851 0.359595 -0.786546 -0.918250 0.544077 -0.163985
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.474442 -4.235438 -0.276451 -2.655892 2.273236 0.440936 -1.703030 1.309482 1.231835 -0.663477 -2.412616 0.632035 -0.234135 0.391856 0.485341 2.132778 0.834425 -0.794434 1.134193 0.806937
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.117022 2.019276 0.803389 -3.343397 3.409638 0.563714 -4.196177 1.196669 -0.425559 -1.095548 -2.056612 -0.224842 -0.868006 -1.288249 -3.594655 -2.576158 1.147058 -0.910213 -0.579787 0.686531
wb_dma_de/wire_read_hold 0.144612 0.936981 0.085127 0.726214 0.611574 -0.244978 -0.249212 -0.140407 -1.146647 0.252794 1.071983 2.600105 0.331288 -1.327244 -0.881063 -1.999243 -2.020223 -0.646600 -1.379917 0.812228
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.177163 0.403718 1.729037 0.476243 -1.173961 -0.438728 -1.538715 -2.210540 -2.490377 -1.205244 0.267231 -0.117395 -0.439241 1.340307 -4.381033 0.064697 0.364413 0.640000 1.072059 -0.625141
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.707878 -1.212599 0.269901 -0.894713 1.737734 1.764925 0.098089 1.321881 0.703204 -0.464983 -0.133905 0.102514 -1.651786 -0.159682 -0.668895 1.411052 0.870192 0.443489 1.427643 -2.253135
wb_dma_ch_rf/wire_sw_pointer -0.515211 2.872116 -0.815432 -0.411803 2.322583 -4.180732 -1.630804 -1.563970 -1.421502 -0.942402 -3.665628 1.406242 -2.042174 -1.944801 1.146097 0.161022 0.036643 0.695555 -2.909882 0.508945
wb_dma/wire_slv0_din -2.386887 5.610097 1.455828 -1.329925 -4.187075 -1.055393 4.646056 -1.602748 0.958960 3.524938 -3.187860 -1.198733 2.091156 -0.233749 -4.052932 -6.037508 -1.599641 -2.749090 -5.462244 2.866377
wb_dma_ch_rf/input_dma_err 0.960277 1.292837 -2.337584 -0.114462 -0.645927 1.659654 1.299214 2.966893 -0.438876 -1.020972 -1.393634 2.191561 0.103483 -2.423930 2.514584 1.224115 1.420031 -0.993086 2.175387 -2.726002
wb_dma_ch_sel/assign_158_req_p1 0.160956 0.894863 0.029540 0.714948 0.595266 -0.219267 -0.260144 -0.110586 -1.164803 0.239166 1.049198 2.597445 0.381058 -1.295535 -0.811177 -1.892392 -1.928920 -0.595811 -1.313201 0.743494
wb_dma_ch_rf/assign_17_ch_am1_we -1.252555 2.091946 -0.839178 -0.894700 2.182501 -2.358056 -0.335863 -1.385134 -1.093175 -1.125732 -0.616303 1.595232 -0.526377 -0.586065 0.699723 1.061234 -0.008962 2.248878 -2.840856 -1.496619
wb_dma_ch_rf/assign_7_pointer_s 0.218530 -1.274073 0.498527 -0.796423 -0.939415 -0.496344 -0.129019 -2.276894 -1.508325 -0.797768 -1.155242 -0.947129 -0.063232 1.040977 -0.735489 -0.450987 -0.053262 0.121837 -3.020872 0.911339
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.808130 -0.629258 0.434158 -1.277064 1.294282 1.133227 -0.225312 0.862336 -0.210006 -0.824704 -0.257621 4.213884 -0.758213 -1.975058 0.364430 0.458972 -0.807989 -0.932096 0.667098 -0.265722
wb_dma_wb_slv/always_5/stmt_1 -0.777001 1.479442 -2.330948 4.047929 -3.356544 -1.916107 -0.778100 1.469263 -1.125670 -1.226580 0.508795 -2.216502 -0.265858 -1.044866 2.826223 0.215106 0.755787 -1.231871 6.529009 -0.483606
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.185220 0.953418 0.023765 0.746418 0.680871 -0.253770 -0.248251 -0.094552 -1.190132 0.234019 1.120494 2.693047 0.359860 -1.387990 -0.871170 -2.023798 -2.039444 -0.632952 -1.345014 0.779946
wb_dma_wb_mast/assign_1 1.146001 -2.980541 -1.932495 2.002804 2.217795 -1.967773 -4.377734 2.830018 -2.968231 0.460723 -0.600339 1.101410 5.053771 1.996264 -1.930732 -2.492876 -4.568405 -1.180336 1.803246 2.964628
wb_dma_ch_sel/input_de_ack 1.436112 -3.288200 -0.342940 -2.857119 0.276555 -1.992445 0.465856 -0.550660 2.481250 -0.353957 -4.798157 1.515283 -1.125778 -0.966131 2.984445 3.357274 0.684452 -1.309853 0.858979 1.588727
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.452418 1.392335 -3.850151 3.136908 -2.427974 -0.987362 -0.265971 2.810221 -2.259910 -1.122039 -1.402984 -2.642474 3.335005 0.575092 0.160405 0.044842 0.998398 0.212374 3.359486 -2.580554
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.522340 1.649275 -1.615815 -0.462424 1.757382 3.535160 -0.111169 4.475462 -0.565849 -0.595155 -1.484100 -1.948165 -0.533020 -0.085866 -0.749215 0.608299 2.648710 0.573644 2.360380 -4.878159
wb_dma_ch_sel/reg_valid_sel -3.875308 3.092183 -1.447905 0.139650 2.586832 -3.717263 -3.882243 -0.737945 -0.205553 0.080473 -1.896928 1.665710 -1.232550 -3.518203 0.437329 -0.864883 2.043737 -1.358070 -0.122922 2.642467
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.587642 3.623539 0.181405 -0.705864 1.965896 2.395343 -1.130473 2.735848 -0.460486 0.098203 -0.941116 0.342174 -1.181385 -2.072165 -0.168272 -2.430493 0.880492 -0.924249 -0.504191 -0.716985
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.842026 0.953126 1.236253 -2.243704 3.256436 2.177913 -2.784326 1.587516 -0.691005 0.105289 -1.226589 -0.251646 -0.488835 0.036559 -4.069281 -2.273510 0.609955 -0.493718 -1.257864 -0.012161
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.206490 -1.128660 0.315749 -0.918093 -1.109253 -0.640958 -0.140542 -2.308660 -1.681761 -1.028749 -1.299946 -0.954188 0.171890 1.094741 -0.725259 -0.425031 -0.019985 0.177716 -3.011129 0.761750
wb_dma_wb_mast/always_4/stmt_1 0.162763 0.949360 0.062410 0.756124 0.625606 -0.285383 -0.234639 -0.140196 -1.218373 0.251881 1.122629 2.647563 0.352053 -1.338253 -0.872758 -1.999922 -2.050312 -0.628191 -1.430264 0.803366
wb_dma_ch_sel/assign_375_gnt_p0 -0.724781 -1.551621 -1.561106 -2.017768 -2.010564 -0.960517 1.023392 0.269032 -2.130901 -3.015809 -5.450911 0.567896 4.432695 2.578966 -2.120148 4.343282 1.832193 1.944463 0.280905 -4.301438
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.142585 0.860308 0.073224 0.746229 0.616800 -0.242360 -0.253811 -0.148104 -1.146162 0.249194 1.078763 2.546234 0.321783 -1.286884 -0.832485 -1.943796 -1.946868 -0.627400 -1.355243 0.806676
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.392406 1.386462 -3.734405 3.070044 -2.420527 -0.945602 -0.284903 2.733774 -2.243967 -1.041328 -1.281747 -2.604779 3.365945 0.621251 0.150480 0.034060 0.938629 0.292823 3.268586 -2.544824
wb_dma/inst_u2 -1.571450 2.248818 -1.111610 -0.141593 -1.998412 -0.552794 0.680336 -1.516197 -0.513336 2.647315 -2.617239 0.259519 2.277659 0.229968 -1.527409 -0.563064 1.334227 -0.992940 -2.413368 1.694639
wb_dma/inst_u1 -0.957241 1.611709 0.299669 0.615324 -2.005551 -1.023512 0.503600 -1.812434 -0.805455 1.530256 -3.567313 -1.014256 1.511074 0.132096 -1.852280 -1.471143 1.152585 -0.708614 -5.147870 2.157615
wb_dma/inst_u0 -0.781440 1.036274 0.988050 -1.112389 -2.843276 -1.727573 -0.066275 -3.415305 -2.202470 0.298931 -4.015174 -1.835800 1.702312 1.335194 -2.666199 -2.643599 0.494968 -0.623790 -6.438554 3.392377
wb_dma/inst_u4 0.054558 -2.160508 0.290170 1.608089 0.573678 -0.910878 -0.984634 0.533063 -3.358055 -1.875690 -3.585471 -0.858779 2.234068 0.629765 -1.988227 -2.253744 -1.035022 -2.304745 -4.521441 1.021253
wb_dma_ch_rf/assign_2_ch_adr1 -1.084205 1.206257 2.862661 -1.215636 -0.592732 -1.719815 -3.390199 -3.734904 -3.625831 -3.098902 -0.963307 -0.334770 -1.721738 1.072230 -4.372598 -0.605000 0.470751 0.081072 -0.196145 0.340525
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.492663 -2.325326 1.067403 -2.475379 -1.210837 1.028757 0.638141 -0.153752 -0.137702 -3.217283 -1.183136 1.586089 -0.787680 -0.377955 0.635238 1.924845 1.091440 -0.647195 0.073133 -1.213760
wb_dma_ch_rf/wire_pointer_s 0.178576 -1.162855 0.433412 -0.783576 -1.057607 -0.595168 -0.132553 -2.316400 -1.578181 -0.836942 -1.216279 -1.000353 0.085431 1.107359 -0.770113 -0.478306 -0.047509 0.151898 -3.083683 0.899073
wb_dma_ch_sel/always_40/case_1/stmt_1 1.067134 -1.356778 2.004800 -2.992266 0.504035 2.063714 -0.062039 -0.466378 0.321495 -1.346446 -0.783434 1.926749 -1.161992 0.411416 -2.101268 2.557188 1.245480 0.590289 1.787228 -1.953371
wb_dma_ch_sel/always_40/case_1/stmt_2 1.662439 -1.532297 0.365453 -2.026488 0.563036 1.348262 0.026048 0.947522 0.884771 -1.086531 -1.391734 1.647348 -0.995964 -0.631894 1.243537 2.370593 1.170047 -0.297760 1.974415 -0.972584
wb_dma_ch_sel/always_40/case_1/stmt_3 1.012169 -0.393319 0.052502 -1.161567 -1.044186 -0.303912 -0.067209 -0.273022 0.229687 -0.613692 -1.194449 1.715647 0.507877 -0.534771 1.942139 1.121343 0.271168 -0.717577 0.768251 1.158889
wb_dma_ch_sel/always_40/case_1/stmt_4 3.118875 -1.532853 1.563293 -1.910554 0.345751 1.607132 2.121575 0.333512 1.176552 0.753667 -3.518913 2.235538 -1.465069 0.091644 1.391923 2.793677 0.065913 -0.314276 0.208003 -0.704333
wb_dma_pri_enc_sub 1.760822 -0.594700 0.419212 -1.253053 1.306226 1.135741 -0.254585 0.884484 -0.249645 -0.797311 -0.215090 4.248136 -0.712534 -1.950781 0.255475 0.369834 -0.855415 -0.902144 0.606553 -0.305525
wb_dma_ch_rf/reg_ch_am1_r -1.274627 1.870176 -0.756806 -0.724733 2.008024 -2.360030 -0.266005 -1.478807 -1.037479 -1.033501 -0.464866 1.446181 -0.489496 -0.393415 0.642034 1.049694 -0.098214 2.271411 -2.901604 -1.345101
wb_dma_de/assign_72_dma_err 1.042874 1.439585 -2.289393 -0.110202 -0.481901 1.736370 1.226199 3.102016 -0.457828 -1.019482 -1.187353 2.561616 0.072157 -2.601015 2.552470 1.114945 1.223850 -1.041671 2.296475 -2.703495
wb_dma_de/reg_ptr_adr_low -1.200759 -2.683981 -1.243149 0.887853 -1.019850 1.156232 -1.340402 -1.416633 -1.127848 1.243061 -1.372973 -0.805363 -0.927374 0.489371 -1.391238 1.677228 3.883832 -1.280594 -0.321369 2.089307
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.486893 -2.244424 1.036105 -2.470931 -1.268196 0.972760 0.641423 -0.152547 -0.174569 -3.215746 -1.348173 1.458313 -0.797018 -0.395515 0.715401 1.828944 1.183138 -0.730612 -0.032573 -1.114743
wb_dma_de/reg_state -1.547926 3.371859 -1.568495 0.098213 -0.603410 -0.183608 1.212805 -0.450823 -0.005503 4.986873 -3.742335 0.589740 2.018955 0.367640 -2.299219 -0.617005 0.730281 -1.141213 -1.091699 1.081945
wb_dma_ch_rf/always_26/if_1 -0.359498 2.719248 -0.816705 -0.316226 2.297552 -3.974277 -1.566467 -1.321349 -1.329644 -0.784933 -3.835399 1.340345 -2.196373 -1.919274 1.306372 0.260800 0.153241 0.493817 -2.615901 0.533045
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.317625 4.673101 0.666793 -2.873866 4.020275 3.426562 2.737386 2.605703 1.114956 5.417031 -1.896889 1.278031 0.310563 0.934686 0.455490 -2.265635 -1.886846 -0.114009 -5.011424 -0.893339
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.101413 -3.548225 -1.488680 -2.972885 0.463743 -2.325060 -1.472665 -0.000134 2.318016 -2.080311 -2.823340 0.987924 -0.711444 -1.648590 3.008135 3.122880 1.691330 -1.380577 2.561725 1.440668
wb_dma_ch_sel/assign_113_valid 0.836206 1.969101 -0.741948 -0.485649 -0.473067 1.438863 0.756456 2.034357 1.670527 -0.214542 -1.592037 -1.980110 -1.732393 -1.471590 2.959739 0.799325 2.983723 -0.591872 1.661837 -1.308594
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.605791 -0.793585 -0.883048 0.878051 -1.972535 -1.207616 1.715246 -0.923525 1.082689 -0.134160 0.443740 0.270830 -0.247522 -0.758828 2.525261 1.554054 0.324368 -0.262984 0.943719 0.172527
wb_dma_inc30r/always_1 -1.897568 2.699367 -1.586429 -1.250452 0.458860 -1.053009 -2.096504 -0.713859 -0.360449 -1.274685 1.944334 -0.387755 5.619769 1.679281 -1.537731 1.603770 0.999462 5.805694 -0.953813 -2.096762
wb_dma_de/always_23/block_1/case_1/cond -1.359822 3.297214 -1.361913 0.052395 -0.674673 -0.057340 1.185224 -0.472508 -0.027197 4.867180 -3.766147 0.577197 1.968500 0.356744 -2.118387 -0.677167 0.701311 -1.283875 -0.954649 1.320765
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.361238 2.692365 -1.187550 2.047046 1.438889 1.268549 -2.403483 3.794054 -1.701033 -0.369157 -0.910249 -4.762620 0.666071 0.918594 -3.076623 -2.313465 1.356657 0.835491 2.138769 -2.897610
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.362105 2.815522 0.205842 -1.382744 1.330694 2.608008 -0.830588 2.786599 0.594579 -0.082208 -1.960044 -2.246339 -1.484486 -0.735547 0.600460 -0.652543 2.720734 -0.310471 0.668656 -1.430570
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.647158 -1.540687 0.331893 -2.017640 0.603735 1.355923 -0.007464 1.011254 0.902222 -1.034836 -1.350719 1.663465 -1.006963 -0.649808 1.255641 2.385352 1.152702 -0.303796 2.037634 -1.023535
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.692594 -0.530980 0.876357 -1.908356 2.761544 -0.110507 -1.606268 -1.095764 0.400355 1.565581 -2.096359 -2.759678 -0.128403 1.479541 -2.804396 -1.962800 1.101603 0.145986 -6.426556 2.481341
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.371836 -0.496471 -1.022338 -0.094502 -3.780431 0.568573 0.295294 1.207361 -2.727272 -4.234838 -1.816533 -0.882023 2.332851 1.064055 -1.898293 1.787383 1.908556 0.220843 3.156555 -4.103909
wb_dma_ch_sel/assign_148_req_p0 0.126336 2.197721 -0.494502 0.878023 -1.592289 0.244689 -0.664202 0.935841 -0.376762 -1.052525 -1.856425 -2.396260 -1.971502 -1.006245 1.596780 0.621796 3.196518 -0.718367 2.511153 -0.869952
wb_dma/wire_ndr 0.536697 1.617907 -1.623477 -0.474047 1.807608 3.638911 -0.136098 4.610810 -0.523425 -0.595322 -1.411979 -1.951757 -0.641699 -0.121833 -0.735442 0.676552 2.708408 0.572317 2.548016 -5.019048
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.647465 -1.567847 0.360590 -2.083355 0.657480 1.393607 0.008300 1.033076 0.941518 -1.055588 -1.390172 1.702814 -1.089314 -0.651104 1.212201 2.417386 1.205593 -0.268920 2.044655 -1.097729
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.797068 -0.593592 0.342345 -1.320502 1.175489 1.081125 -0.231718 0.886599 -0.255811 -0.829251 -0.324941 4.215167 -0.641137 -2.003503 0.472389 0.452511 -0.723410 -0.916914 0.707833 -0.247889
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.985353 -1.488728 1.517079 -1.863680 0.238404 1.489517 2.054200 0.209460 1.128336 0.725595 -3.493207 2.139045 -1.375565 0.132963 1.331287 2.660267 0.025176 -0.326965 0.069634 -0.546365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.866248 -2.032704 2.574177 -3.363763 -1.257197 1.715636 0.510842 -1.399953 -0.763816 -3.462207 -0.699219 1.621241 -0.866620 0.636837 -2.605074 1.907628 1.253027 0.188767 -0.206760 -2.122468
wb_dma_rf/input_dma_done_all 1.245637 0.023853 -0.288231 -2.040633 2.942914 1.707242 -2.522043 2.999336 0.960071 0.323529 -2.961188 -3.160815 -0.779711 0.288799 -0.158680 -0.773195 2.392552 -0.765004 -0.199399 0.369664
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.207588 -1.229541 0.404371 -0.809010 -1.046764 -0.575409 -0.113427 -2.310716 -1.573773 -0.865736 -1.160944 -0.923173 0.119075 1.085204 -0.754900 -0.423109 -0.082532 0.154311 -2.999755 0.853356
wb_dma_de/assign_66_dma_done 0.233387 2.628412 -1.776000 -2.001605 3.205594 -1.544369 -0.668174 0.885439 1.835039 0.799674 -3.317596 1.280814 -1.133368 -2.918510 2.659189 0.526468 1.237965 0.257873 -1.551251 0.282562
wb_dma/wire_ch4_csr -0.050549 0.191763 0.077040 -0.151015 -1.311345 -0.396635 -0.988547 -1.599649 -1.407430 0.483714 -2.670055 -1.895876 2.073840 1.608187 -0.517501 -0.340538 2.016503 0.521053 -5.849504 2.395284
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.179156 0.861117 0.025861 0.681373 0.625765 -0.249160 -0.259027 -0.083142 -1.144026 0.229372 1.059169 2.550081 0.337153 -1.292817 -0.800961 -1.903803 -1.891325 -0.629560 -1.308786 0.756124
wb_dma_ch_sel/input_ch3_csr 0.849978 0.572547 -0.899161 1.027083 -0.233315 -1.131922 -2.392875 -0.905052 -0.509707 1.489396 -2.174761 -2.242523 2.131609 0.928641 1.990250 0.026637 1.800189 1.492652 -4.257768 3.881358
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.442075 -2.154290 1.023101 -2.436451 -1.241261 0.943597 0.631996 -0.120742 -0.224425 -3.194139 -1.302462 1.423627 -0.747839 -0.451037 0.659470 1.767014 1.185005 -0.722268 -0.072341 -1.111825
wb_dma_de/wire_adr1_cnt_next -1.651479 1.250232 -1.046620 -1.062934 1.979985 0.015260 -0.742067 0.351136 -0.234551 -0.371290 1.122793 0.796527 2.827392 0.956303 -2.958313 1.142321 0.027129 3.499331 0.626541 -3.271030
wb_dma/wire_de_adr0 -0.276236 2.014826 -0.734779 -1.276650 -5.555008 -0.179788 3.752076 -1.552714 0.061193 -0.981117 -0.217800 -1.058088 3.287095 0.823989 3.823828 0.172350 1.275729 -0.049803 -4.816929 0.162341
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.786868 -0.534930 0.369865 -1.305547 1.214675 1.136798 -0.201389 0.892742 -0.284031 -0.824090 -0.313039 4.219278 -0.634593 -1.963842 0.316480 0.387514 -0.774932 -0.899500 0.583949 -0.293882
wb_dma_de/reg_adr0_cnt -1.211721 3.415842 -1.749826 -1.927813 -3.938063 -0.741678 3.444999 -1.612188 0.481441 -0.961086 0.054353 -0.066900 3.086899 -0.080934 4.620669 1.186318 2.120367 1.397281 -5.160023 -0.946733
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.759180 -0.589078 0.359890 -1.210032 1.252890 1.073510 -0.227038 0.853239 -0.247543 -0.762534 -0.259318 4.070817 -0.678400 -1.954881 0.375988 0.380587 -0.784634 -0.889671 0.664682 -0.245462
wb_dma/wire_am0 1.224910 -0.374274 -0.909178 1.387352 0.211022 1.909054 -0.480118 1.622507 -0.143245 1.979927 1.601348 -0.959606 1.375459 1.117021 2.485997 -0.274530 0.031050 -0.109605 -0.477090 0.936285
wb_dma/wire_am1 -1.258908 1.740076 -1.405203 -0.743505 1.921792 -0.561873 -0.334997 -0.124799 0.528556 0.032302 0.739022 1.162053 0.150572 -0.898504 0.922533 1.551018 1.113809 2.279596 -0.266759 -1.671042
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.059172 2.238063 -0.515140 0.936952 -1.556875 0.125902 -0.620754 0.919194 -0.296373 -0.959676 -1.918310 -2.482364 -2.042272 -1.087509 1.624101 0.588353 3.222158 -0.762195 2.388379 -0.809686
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.082420 2.136952 -0.517628 0.983102 -1.655301 0.102584 -0.665817 0.899809 -0.341332 -1.076748 -1.822578 -2.441535 -2.070060 -1.063368 1.666090 0.721180 3.266644 -0.722074 2.667127 -0.857508
wb_dma_ch_rf/always_22/if_1/if_1 1.277825 -0.397553 -0.932436 1.465576 0.291212 1.948026 -0.532317 1.644462 -0.117182 2.063622 1.624440 -0.990452 1.322910 1.108396 2.565397 -0.340602 0.026204 -0.164803 -0.539466 1.039621
wb_dma_de/assign_69_de_adr0 -0.360948 2.170396 -0.801477 -1.170205 -5.616287 -0.304226 3.760508 -1.479615 0.226342 -0.849221 -0.211751 -1.134235 3.314862 0.701573 3.981111 0.120176 1.235727 -0.147294 -4.638587 0.291937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.677499 1.949954 -2.785964 1.183240 -1.752580 0.663203 1.481889 2.304720 -0.094259 -0.279189 -0.861423 -1.724676 0.641757 -0.668174 2.404891 0.869427 2.100035 -0.138820 2.022350 -2.528281
wb_dma_de/wire_mast0_go 0.154527 0.914669 0.019789 0.745600 0.658100 -0.237445 -0.241594 -0.080434 -1.153291 0.244591 1.102184 2.592629 0.310197 -1.334232 -0.805466 -1.914164 -1.905343 -0.632623 -1.277436 0.738413
wb_dma_wb_slv/input_slv_din -1.820020 0.561741 -2.061285 1.281556 -2.440427 -1.050623 2.240481 0.740523 -0.087742 1.774641 0.424447 -1.374321 3.136883 0.668799 -5.210077 -3.433501 -1.492512 -0.076088 -1.737684 -0.354159
wb_dma_de/always_3/if_1/if_1 -2.287746 1.537930 -1.041955 0.590361 0.861900 -1.246094 -2.162927 -0.502325 -2.222044 -1.208300 0.890012 0.375945 2.564958 1.199549 -3.967294 0.881718 0.143877 3.216428 1.833668 -2.802838
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.503960 -2.265502 1.024857 -2.472387 -1.153468 1.054675 0.633780 -0.061303 -0.162818 -3.203830 -1.256333 1.520528 -0.798802 -0.406304 0.662966 1.845148 1.167117 -0.680338 0.030118 -1.181793
wb_dma_ch_sel/always_47/case_1 -1.109251 1.580132 -1.282668 -0.699110 1.806650 -0.421667 -0.285784 -0.044655 0.467343 -0.013832 0.637942 1.137013 0.143567 -0.787280 0.839569 1.472773 1.052435 2.082028 -0.167253 -1.688227
wb_dma_ch_sel/assign_152_req_p0 0.116119 2.127430 -0.484904 0.876523 -1.570287 0.146640 -0.598948 0.876219 -0.246868 -0.998094 -1.799363 -2.361602 -2.090049 -1.095389 1.711854 0.712937 3.213189 -0.718275 2.486597 -0.841422
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.080744 -3.506069 -1.533565 -2.970071 0.580605 -2.189352 -1.445241 0.098540 2.287354 -2.036474 -2.805725 0.897173 -0.720486 -1.609105 2.937897 3.083239 1.778577 -1.316553 2.577469 1.283608
wb_dma_de/reg_de_adr0_we -0.559675 -0.784078 -0.917608 0.855887 -1.915538 -1.207835 1.656735 -0.858602 1.126626 -0.135415 0.385599 0.250765 -0.285701 -0.761110 2.508274 1.508298 0.322477 -0.284269 0.953890 0.131800
wb_dma_ch_sel/assign_114_valid 0.787398 1.947367 -0.830709 -0.523499 -0.675244 1.360718 0.932663 1.940701 1.740117 -0.300185 -1.608668 -1.866275 -1.694260 -1.531082 3.173342 1.032550 3.112843 -0.535155 1.727107 -1.376575
wb_dma_ch_rf/assign_4_ch_am1 -1.162019 1.790633 -0.731399 -0.737194 1.955055 -2.163713 -0.140831 -1.344110 -1.069930 -1.014763 -0.538461 1.469931 -0.494757 -0.387314 0.578269 1.044065 -0.085937 2.152482 -2.853657 -1.441052
wb_dma_de/wire_dma_done_all 1.307787 0.114036 -0.495039 -2.020016 2.865455 1.748344 -2.542356 3.240248 0.949555 0.203569 -2.972433 -3.025673 -0.646982 0.167930 0.067003 -0.662825 2.424333 -0.823213 0.217505 0.296845
wb_dma_de/assign_6_adr0_cnt_next -0.438336 2.663699 -0.302955 0.091464 0.911811 0.299985 0.808475 0.339824 0.430480 1.343873 0.990096 -0.806189 -0.115954 -0.331872 -0.273850 -1.530743 -0.430014 1.051613 -2.476840 -0.757430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.395719 1.480053 -3.798976 3.091696 -2.425842 -1.024614 -0.307965 2.813958 -2.246155 -1.116748 -1.423801 -2.603011 3.235178 0.471418 0.262676 -0.007327 0.994330 0.129160 3.381833 -2.473376
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -3.744536 3.193311 -1.439949 0.247349 2.698193 -3.491915 -3.723115 -0.609797 -0.318104 0.028373 -1.556428 1.735838 -1.218501 -3.429826 0.314267 -0.944875 1.747778 -1.148851 -0.122480 2.242030
wb_dma_wb_slv/input_wb_data_i -0.486295 1.406510 0.558748 -0.273235 -6.617842 -1.845922 -2.210741 -2.104277 -1.517578 0.174134 -3.010750 -2.325181 4.178351 1.691276 1.779264 -2.214378 0.946538 -3.879981 2.720834 7.391294
wb_dma_de/input_nd 0.491355 1.649982 -1.662306 -0.554852 1.812880 3.656265 -0.060235 4.522719 -0.604021 -0.585327 -1.528100 -1.963321 -0.577796 -0.059179 -0.785952 0.655103 2.747479 0.604806 2.349580 -5.033758
wb_dma_ch_sel/assign_126_ch_sel -0.125068 4.667583 -0.901098 -1.485036 -2.573825 -1.821560 1.841243 -0.862893 0.140026 -0.519125 -1.961949 -0.770815 2.651697 -0.857052 -1.219860 -1.949590 -0.383948 0.978564 -3.081718 -1.437401
wb_dma/wire_mast1_err 1.010080 1.427855 -2.329307 -0.188843 -0.481741 1.795209 1.183537 3.131328 -0.437115 -0.996220 -1.290676 2.356896 0.064905 -2.525496 2.522848 1.177517 1.354263 -0.978902 2.262694 -2.750529
wb_dma_de/wire_ptr_valid 2.410123 -1.198313 3.048286 -2.621278 0.123076 2.177336 1.983672 -1.057231 0.513596 0.553336 -2.885767 2.199895 -1.445825 1.208743 -1.867796 2.765653 0.106854 0.578722 -0.121790 -1.495438
wb_dma/wire_ch_sel 2.089158 -1.364525 1.121636 -0.976155 -1.104478 -2.135379 3.748451 -1.708832 3.502758 1.805573 -4.281674 -0.886377 -2.944726 -1.280724 0.042939 -0.346103 -1.429482 -1.831720 -1.861712 1.429945
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.835843 -1.886253 2.548449 -3.324588 -1.442068 1.568345 0.468692 -1.507337 -0.737854 -3.428641 -0.861960 1.628311 -0.920073 0.522586 -2.447351 1.796641 1.258905 0.030745 -0.278695 -1.858094
wb_dma_de/always_12/stmt_1/expr_1 1.609460 3.559420 0.087799 -0.655428 1.959485 2.444465 -1.083113 2.911997 -0.508114 0.043781 -0.870923 0.362579 -1.127426 -2.060601 -0.094441 -2.322742 0.840745 -0.910222 -0.182772 -0.937065
wb_dma/wire_dma_req 1.301191 -3.077290 -0.292283 -2.639879 0.038008 -2.122932 0.634854 -0.718380 2.381049 -0.235321 -4.745783 1.357199 -1.050547 -0.913290 2.934031 3.078085 0.561161 -1.343859 0.533650 1.759347
wb_dma_ch_sel/assign_136_req_p0 0.152719 2.134949 -0.639187 1.013459 -1.669727 0.136664 -0.577861 0.998428 -0.227211 -1.074798 -1.764124 -2.356610 -2.049484 -1.171123 1.873831 0.785731 3.233467 -0.726486 2.838878 -1.003767
wb_dma_ch_rf/assign_5_sw_pointer -0.414617 2.763193 -0.882117 -0.382563 2.422145 -4.137966 -1.820512 -1.341726 -1.418170 -0.891857 -3.842646 1.406864 -1.990248 -1.932262 1.205671 0.260502 0.124746 0.575649 -2.486710 0.561655
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.555155 -4.282094 -0.274779 -2.729712 2.303501 0.482125 -1.762434 1.354400 1.230101 -0.680951 -2.446321 0.654140 -0.237373 0.371719 0.554464 2.229757 0.905713 -0.808344 1.294827 0.833919
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.226615 1.883590 -0.769032 -0.838847 1.973113 -2.328827 -0.226019 -1.501240 -1.130885 -1.169075 -0.614678 1.498407 -0.443084 -0.373720 0.644628 1.141105 -0.058932 2.276540 -3.007995 -1.521756
wb_dma_ch_sel/assign_97_valid/expr_1 -1.920775 3.980407 -3.876534 0.054997 -2.916057 0.025324 -2.695682 -0.361701 -0.162924 0.427411 -0.442686 -3.894548 2.963297 0.245158 3.543592 1.957667 6.725647 2.023363 0.378532 1.365818
wb_dma_de/always_9/stmt_1 -0.270965 1.614599 -0.758142 -0.049122 2.448730 0.541969 -2.589650 2.356474 0.104342 1.346892 -1.619788 -4.788276 0.151565 0.863668 -1.240361 -3.050140 1.334500 -0.497016 -1.777089 1.209693
wb_dma_de/input_pause_req 0.273622 3.716813 1.126641 1.218899 -1.146175 -0.646301 4.090753 -0.694336 0.696121 2.812815 -3.754440 1.674889 -2.374409 -3.018713 -1.116165 -2.894782 -1.565188 -2.835207 -2.949599 0.483807
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.146313 -3.478301 -1.515551 -2.966592 0.352952 -2.242509 -1.411172 0.051089 2.328421 -2.060766 -2.784439 1.094147 -0.730467 -1.702091 3.157236 3.221229 1.759476 -1.354900 2.688058 1.339760
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.901757 -4.036396 0.977622 -2.500134 1.976754 0.704703 0.435715 0.625378 1.440674 1.142248 -4.490310 1.228515 -0.720550 1.073262 0.577711 2.451838 -0.235474 -0.789114 -0.728596 1.120939
wb_dma_de/wire_dma_busy 0.382087 2.247280 1.443044 -0.462143 0.208515 -0.264497 1.930283 -0.758217 1.574715 0.397295 -0.951944 -2.088747 -3.300639 -1.648873 -3.645888 -2.941402 -0.636411 -0.498967 -1.447095 -1.526780
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.496985 -4.188767 -0.201822 -2.681678 2.162830 0.399830 -1.677825 1.209746 1.210142 -0.650918 -2.441839 0.728037 -0.188951 0.367849 0.584298 2.154822 0.827316 -0.827355 1.155279 0.920021
wb_dma_ch_pri_enc/always_2/if_1 1.752466 -0.555650 0.413560 -1.252011 1.171865 1.025447 -0.252815 0.809055 -0.329565 -0.760943 -0.288296 4.207423 -0.582850 -1.942030 0.361741 0.277211 -0.881459 -0.975275 0.519163 -0.125884
wb_dma_de/always_6/if_1/stmt_1 -1.022182 1.595544 0.673049 -2.983109 3.762902 1.161847 -3.726562 1.539113 0.351382 -0.771779 -1.977803 -4.077047 -1.603410 0.481092 -4.679532 -1.711021 2.762490 0.401268 -0.031728 -1.313636
wb_dma_ch_rf/input_de_txsz_we 0.874282 -0.223842 -0.406452 0.532420 3.561893 0.872932 -3.235179 3.860995 1.811053 0.643231 -0.066086 -4.778181 -1.993110 -0.075536 -0.096366 -1.998272 0.786229 -0.852725 3.343472 0.362305
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.176286 0.970793 0.046175 0.771514 0.675666 -0.232443 -0.259517 -0.068220 -1.181891 0.259120 1.088812 2.648892 0.361387 -1.372313 -0.839559 -2.030111 -2.024984 -0.631805 -1.401743 0.763495
wb_dma_wb_if/input_wb_addr_i -0.948727 3.142226 0.756189 0.796906 -3.990718 -4.079888 -1.299779 -0.746127 -2.179215 -0.696720 -2.597421 -0.279688 2.721484 0.595100 -0.273318 -3.940523 -2.870934 -2.944387 -3.298127 4.437957
wb_dma_ch_sel/always_7/stmt_1 1.468603 -4.272350 -0.256941 -2.684341 2.224544 0.426988 -1.719588 1.269317 1.209474 -0.639193 -2.421836 0.659248 -0.205140 0.436537 0.521090 2.192944 0.875395 -0.812463 1.135320 0.837384
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.219518 0.585792 -2.372321 0.617918 -2.059095 0.373565 0.980381 -1.020125 -0.688512 2.976228 -1.969736 1.836942 3.297998 -0.107356 -3.062857 0.973431 3.262077 -1.064609 -3.333449 0.872687
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.662809 -1.823576 -0.533914 -1.446527 3.383355 2.599917 -0.732414 4.824676 -0.920396 2.145467 -4.643101 2.271577 1.830237 1.317698 0.959337 0.037417 -2.279656 -1.705077 0.465867 0.487958
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.434632 1.552530 -3.789661 3.023342 -2.341137 -0.882879 -0.319222 2.790648 -2.377324 -1.075393 -1.449686 -2.611541 3.311813 0.543653 0.014358 -0.033121 1.052956 0.218056 3.161820 -2.610020
wb_dma_ch_rf/always_4/if_1/block_1 -0.202698 -1.710783 3.039355 -1.762232 -0.914453 0.651080 0.212477 -3.403749 -0.867522 0.261734 -2.792299 -0.916115 -0.122375 1.708070 -1.851672 -0.942254 0.802647 -1.143661 -6.625299 3.138966
wb_dma_de/reg_dma_abort_r 1.081283 1.360282 -2.323708 -0.103526 -0.519623 1.695343 1.248587 3.125139 -0.405630 -1.032500 -1.235641 2.452480 0.011368 -2.586490 2.646847 1.193350 1.270733 -1.058129 2.407459 -2.711150
wb_dma_ch_sel/input_ch2_txsz 1.485001 -4.166554 -0.242198 -2.680366 2.198609 0.404478 -1.729054 1.293174 1.218090 -0.652286 -2.405093 0.715047 -0.204977 0.350058 0.557303 2.185990 0.834330 -0.822796 1.202067 0.856838
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.176427 0.969279 0.000529 0.729074 0.642335 -0.225460 -0.220086 -0.090724 -1.169954 0.230914 1.113914 2.684464 0.382233 -1.374915 -0.845853 -1.988623 -1.988293 -0.639576 -1.333543 0.724545
wb_dma_ch_sel/input_ch5_csr -0.048145 0.128780 0.130881 -0.431218 -1.234341 -0.482559 -1.186373 -1.723237 -1.357224 0.246064 -2.811002 -1.757937 2.011931 1.470448 -0.602526 -0.248873 2.113932 0.515266 -5.796484 2.429990
wb_dma_ch_sel/assign_150_req_p0 0.128256 2.153570 -0.450902 0.979295 -1.591288 0.162271 -0.609801 0.910744 -0.250280 -1.051949 -1.747870 -2.424470 -2.081130 -1.093012 1.673609 0.620048 3.136878 -0.726549 2.579988 -0.845600
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.156099 0.910126 0.067953 0.734804 0.610593 -0.237275 -0.272827 -0.141432 -1.181548 0.239945 1.100154 2.583492 0.370097 -1.298554 -0.840021 -1.960422 -1.965867 -0.644892 -1.402858 0.798656
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.538479 -0.790835 -0.924438 0.886582 -1.928312 -1.206779 1.696091 -0.835500 1.108554 -0.160779 0.435333 0.265797 -0.298444 -0.787337 2.529489 1.537553 0.351871 -0.296572 0.998944 0.143822
wb_dma_ch_sel/assign_155_req_p0 0.119045 2.121646 -0.454756 0.980716 -1.646088 0.063440 -0.562458 0.817088 -0.217672 -1.057131 -1.701319 -2.291148 -2.120774 -1.182602 1.789373 0.655559 3.130275 -0.769081 2.651065 -0.774978
wb_dma_ch_sel/always_43/case_1/stmt_4 1.658240 -1.526973 0.329208 -2.009095 0.662343 1.363955 -0.002817 1.013236 0.923901 -1.032744 -1.331512 1.693290 -1.040509 -0.680493 1.255238 2.374098 1.120478 -0.318143 2.035771 -1.002388
wb_dma_ch_sel/always_43/case_1/stmt_3 1.488358 -4.369069 -0.218128 -2.730659 2.348776 0.435901 -1.753401 1.307765 1.239177 -0.652604 -2.452935 0.670469 -0.252933 0.427707 0.387350 2.209299 0.848087 -0.762171 1.117465 0.819061
wb_dma_ch_sel/always_43/case_1/stmt_2 1.085406 -2.354744 -0.465482 -1.211643 1.390892 -1.308166 -2.131037 0.084699 -0.463652 -0.004378 -1.270415 3.136239 1.525935 -0.764342 0.424387 -0.848090 -1.794500 -1.803629 -1.224136 3.638505
wb_dma_ch_sel/always_43/case_1/stmt_1 0.424201 1.497504 -0.819172 -3.100853 2.937924 0.191835 -3.704870 2.667582 0.973530 -1.037726 -3.814720 -2.835555 -1.011152 -1.128656 0.098678 -1.106516 2.962657 -1.099221 0.540639 0.620262
wb_dma_de/always_19/stmt_1/expr_1 -2.945001 -0.017307 -3.315351 -0.102267 0.567219 -2.327540 3.038547 0.094722 0.906685 -0.306942 -0.713256 1.949269 1.941244 -1.126642 0.392285 1.940740 -0.422487 1.260216 -0.994635 -3.551590
wb_dma_ch_rf/wire_ch_err_we 1.116538 1.260766 -2.348246 -0.144493 -0.578540 1.696566 1.237540 3.069191 -0.385586 -1.088411 -1.273752 2.554680 0.046094 -2.591736 2.732026 1.276635 1.300061 -1.069478 2.498617 -2.641711
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.145161 2.142819 -0.041423 0.175039 -1.599101 -1.244278 2.635415 -0.739871 0.244254 0.049586 -1.388099 -0.494796 -1.020198 -1.532240 -2.699471 -2.391984 -1.444251 -0.893600 -1.001868 -1.542081
wb_dma_rf/wire_ch1_adr1 -0.576187 0.128129 1.672178 -1.021805 -0.083683 0.783740 -0.062882 -1.427553 -0.538873 -0.329003 0.546873 0.309770 -0.190372 1.057115 -3.362254 0.213805 0.097084 0.929319 -0.193041 -1.064182
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.105849 3.101761 0.671724 0.982977 -3.134332 4.459894 0.124555 0.372788 -1.373749 4.616077 -1.934694 -0.898466 1.019056 2.343499 1.721330 1.064988 3.115676 -0.500925 0.466457 2.497376
assert_wb_dma_wb_if/input_pt_sel_i -0.373475 -0.690713 1.688533 -0.313712 0.489244 0.042197 0.298052 -1.529061 -1.477001 -0.870761 -2.529563 -1.022306 2.275968 0.407061 -1.887793 -1.990853 0.359703 -0.858377 -5.407753 1.506179
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.771771 1.265854 -4.104374 1.764582 -1.373384 0.358243 1.156449 3.966942 -0.302359 -0.333022 -1.028986 -2.278216 3.589870 0.157823 1.527023 0.368378 0.900468 0.457463 2.640496 -3.241246
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.191392 0.931378 0.024393 0.708440 0.626547 -0.213097 -0.239282 -0.076968 -1.161653 0.232143 1.061907 2.603563 0.352926 -1.346436 -0.829390 -1.924529 -1.935138 -0.622725 -1.319379 0.741151
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.631472 -1.511413 0.322055 -2.014567 0.624971 1.355316 0.033617 0.963112 0.870485 -1.052969 -1.396369 1.653126 -1.016339 -0.628004 1.185730 2.326796 1.167839 -0.281709 1.948571 -1.012166
wb_dma_rf/input_paused -2.080336 0.449974 0.968053 0.744414 0.589533 -0.811665 -0.268713 -1.019219 0.099828 1.578010 -0.512197 1.219736 -0.436138 -0.490669 -0.619729 -0.762448 -0.164275 -1.388219 -1.127888 2.146212
wb_dma/wire_mast0_adr -1.857690 -2.080306 -1.177006 2.380500 -2.108496 -0.049367 -2.742291 -2.148039 -3.093153 0.407041 -1.637282 -1.256269 -1.195553 0.645273 -2.513961 1.282402 4.044790 -1.491063 0.790205 2.340083
wb_dma_ch_pri_enc/inst_u8 1.823266 -0.590035 0.379062 -1.326660 1.205013 1.087261 -0.193430 0.861639 -0.251281 -0.812201 -0.341291 4.259326 -0.632009 -1.991441 0.398811 0.429848 -0.795014 -0.937889 0.594323 -0.193315
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.107447 2.202845 -0.475684 1.064762 -1.638871 0.125617 -0.673213 0.902070 -0.322933 -1.000172 -1.639692 -2.396984 -2.064280 -1.061945 1.686729 0.608098 3.120348 -0.759660 2.717392 -0.799443
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.024773 2.742815 0.811928 1.402470 0.541340 -0.421854 -1.114395 0.647945 0.874432 0.817253 1.020762 -3.173242 -1.465967 -0.647400 0.300232 -3.015568 -0.205587 -0.448556 0.251924 1.276277
wb_dma_ch_arb/always_2/block_1 -0.392662 -0.642857 -1.745097 -1.538460 -1.233878 -0.740361 0.858629 0.560152 -2.907730 -2.846882 -4.321433 3.078668 4.652268 1.071689 -2.528481 2.901736 0.375860 1.501358 -0.553310 -4.030818
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.256994 0.182101 -0.534692 -1.987401 2.926818 1.742126 -2.482157 3.232467 0.929883 0.251936 -2.958794 -3.167928 -0.667669 0.212446 -0.050948 -0.744308 2.432914 -0.757519 0.113781 0.189362
wb_dma_ch_sel/always_40/case_1/cond 2.444162 -1.284295 3.162379 -2.791043 0.262296 2.286169 1.910949 -1.047007 0.590728 0.499500 -2.890715 2.362695 -1.609324 1.108391 -1.955920 2.797878 0.113948 0.507964 -0.027133 -1.561510
wb_dma_ch_rf/assign_22_ch_err_we 1.071017 1.190205 -2.235586 -0.150514 -0.511617 1.666579 1.214704 2.943959 -0.367278 -0.993304 -1.272896 2.499282 0.013242 -2.513129 2.610684 1.232087 1.226926 -1.075265 2.226136 -2.548895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.354116 1.500839 -3.712708 3.059605 -2.401785 -0.869151 -0.242163 2.755132 -2.275964 -1.010970 -1.351225 -2.562021 3.298190 0.564156 0.223524 0.035574 0.974322 0.212721 3.247989 -2.550068
wb_dma_ch_rf/wire_pointer 1.762795 -2.328818 5.859848 -2.920760 0.600912 3.252181 2.027388 -2.466855 1.395681 1.931406 -3.452635 2.192339 -1.899718 1.771519 -2.999163 1.980324 0.495790 -0.681637 -3.871955 1.288406
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.741485 -0.551797 0.392606 -1.249401 1.227496 1.053911 -0.221486 0.836642 -0.277716 -0.759771 -0.272531 4.103306 -0.654728 -1.914837 0.328679 0.372051 -0.788056 -0.915864 0.576208 -0.229382
wb_dma_ch_pri_enc/wire_pri19_out 1.788048 -0.630406 0.405567 -1.310627 1.228399 1.099008 -0.244213 0.886033 -0.217031 -0.800446 -0.323726 4.191889 -0.673544 -1.962294 0.416447 0.432841 -0.744754 -0.921404 0.653563 -0.229481
wb_dma_ch_sel/assign_5_pri1 0.860197 -0.294677 0.324844 -0.114086 2.366845 1.474681 -0.146778 1.155329 -0.460617 -0.215012 1.004809 2.738708 -1.259587 -1.502788 -1.523744 -0.640042 -1.134920 -0.205608 0.009569 -1.428177
wb_dma_rf/inst_u26 1.041056 1.446073 -2.359171 -0.033401 -0.551303 1.701693 1.253667 3.100597 -0.480729 -1.004227 -1.224459 2.520797 0.067754 -2.648048 2.653210 1.091970 1.233253 -1.094856 2.344059 -2.674062
wb_dma_rf/inst_u27 1.020286 1.370057 -2.280179 -0.147322 -0.450749 1.721714 1.177180 3.004105 -0.481692 -0.969884 -1.279807 2.407997 0.071363 -2.505490 2.422655 1.099157 1.222014 -1.017119 2.143952 -2.627041
wb_dma_de/always_23/block_1/case_1/block_10 0.151300 -3.520106 -1.485218 -2.984359 0.679775 -2.300210 -1.575086 0.117438 2.350802 -2.034020 -2.859966 1.073343 -0.828420 -1.721157 2.971806 3.008727 1.645401 -1.447763 2.595326 1.452702
wb_dma_de/always_23/block_1/case_1/block_11 0.918842 -5.040161 -1.179343 -1.756042 0.351879 -0.771509 0.005889 0.444385 2.377270 -0.761705 -1.912794 0.944748 -0.578550 -0.431237 3.007939 3.722167 1.150788 -1.061750 2.256387 0.904699
wb_dma_rf/inst_u22 1.011872 1.381001 -2.300906 -0.091408 -0.430570 1.756596 1.262765 3.112246 -0.453450 -1.030902 -1.156201 2.441059 0.047469 -2.602691 2.474064 1.143273 1.247119 -0.969728 2.283455 -2.789842
wb_dma_rf/inst_u23 1.047176 1.291359 -2.310983 -0.122476 -0.487005 1.718560 1.242869 3.070188 -0.387124 -1.019881 -1.183011 2.525363 0.028056 -2.582175 2.562067 1.222205 1.262695 -1.007973 2.405952 -2.774097
wb_dma_rf/inst_u20 1.063813 1.257215 -2.291032 -0.063605 -0.532033 1.725779 1.327471 3.071566 -0.320684 -1.019307 -1.046174 2.589736 -0.067387 -2.654943 2.690895 1.272076 1.199886 -1.035744 2.538978 -2.789274
wb_dma_de/assign_86_de_ack 1.456645 -3.230647 -0.341331 -2.698861 0.302987 -1.961564 0.538196 -0.491390 2.498997 -0.201280 -4.707634 1.427596 -1.154509 -0.933103 2.999518 3.248500 0.579046 -1.323905 0.826798 1.599740
wb_dma_rf/inst_u28 1.002412 1.406332 -2.391132 -0.009676 -0.582504 1.653279 1.321119 3.084056 -0.435295 -1.028896 -1.188022 2.588127 0.051293 -2.687678 2.661896 1.143866 1.197543 -1.081105 2.320984 -2.698867
wb_dma_rf/inst_u29 1.069420 1.205508 -2.278571 -0.132994 -0.513644 1.787209 1.295572 3.089094 -0.357038 -1.017079 -1.208982 2.474316 -0.021184 -2.575889 2.630708 1.333011 1.287568 -1.001654 2.469178 -2.784497
wb_dma_ch_sel/always_1/stmt_1 1.389658 -3.240366 -0.344494 -2.681420 0.157839 -2.009588 0.569735 -0.566235 2.565502 -0.273985 -4.622954 1.343387 -1.131515 -0.943757 3.105602 3.330553 0.613593 -1.314998 0.888200 1.637207
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.169876 -1.176416 1.014210 -0.438809 2.337814 -1.287795 -2.444979 -0.736991 1.365144 1.383777 -0.335369 -2.872732 -0.780283 0.739221 -1.109429 -2.293578 -0.313467 -0.628320 -2.640641 3.785086
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.071806 2.184754 -0.464111 1.084143 -1.783344 0.003116 -0.546884 0.773381 -0.301492 -0.994232 -1.729932 -2.463918 -2.046139 -1.059663 1.766363 0.578161 3.108433 -0.806229 2.540705 -0.716190
wb_dma_rf/inst_check_wb_dma_rf -0.305177 1.228960 1.772902 -1.822105 0.603450 -2.993583 -1.750521 -2.944953 -2.591968 -3.024038 -1.968212 0.084686 -1.575120 0.272930 -0.601820 -1.007023 -0.921205 -0.219632 -3.614450 0.861327
wb_dma_rf/reg_wb_rf_dout -2.575820 6.672360 2.179727 -2.682699 -3.332443 -3.612502 2.541290 -3.394398 -0.969915 0.810278 -3.938369 -1.012531 0.751730 -0.194404 -3.550631 -6.058076 -1.942768 -2.447409 -6.471088 3.181605
wb_dma/input_dma_req_i 1.513438 -3.391280 -0.233044 -2.765618 0.173592 -2.080834 0.648629 -0.689232 2.557008 -0.181279 -4.826610 1.531113 -1.123692 -0.881468 3.082281 3.368214 0.499347 -1.393020 0.685548 1.795848
wb_dma_de/input_am1 -1.170446 1.663715 -1.353962 -0.661478 1.787156 -0.543910 -0.276281 -0.110587 0.456992 -0.031195 0.772747 1.162928 0.153772 -0.859987 0.849466 1.489594 1.017648 2.182177 -0.167686 -1.682873
wb_dma_de/input_am0 1.194584 -0.357848 -0.945525 1.457693 0.175882 1.903290 -0.480592 1.628912 -0.177109 1.964305 1.572271 -1.014696 1.327467 1.090297 2.457513 -0.319419 0.054975 -0.145722 -0.489578 0.948888
wb_dma_ch_sel/reg_next_start -3.253740 2.637710 -1.555420 -1.271642 3.903018 -2.427825 -2.552904 0.126461 1.600324 0.759144 -1.385281 2.318246 -1.169335 -3.872880 1.397412 -0.583068 1.711767 -1.077385 -1.212427 2.056646
wb_dma_ch_sel/input_ch4_csr -0.030435 0.373939 0.105274 -0.205545 -1.437897 -0.468170 -1.099389 -1.739343 -1.473121 0.194919 -2.659862 -1.879503 1.989898 1.370135 -0.459682 -0.309784 2.235756 0.691814 -6.037132 2.387235
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.679146 -1.228091 0.287075 -0.912619 1.662671 1.732429 0.115316 1.269502 0.693394 -0.455726 -0.181020 0.111626 -1.578277 -0.149463 -0.621102 1.357240 0.906153 0.441717 1.362104 -2.229825
wb_dma_ch_sel/assign_107_valid 0.831175 1.922078 -0.781680 -0.455353 -0.573457 1.367110 0.863277 1.970635 1.756518 -0.220151 -1.458277 -1.921202 -1.834992 -1.527760 3.162362 0.938062 3.036173 -0.571699 1.814922 -1.308245
wb_dma/wire_next_ch 0.216683 2.830407 -1.628681 -1.976016 3.210077 -1.406640 -0.789905 0.855526 1.580513 0.879321 -3.329014 1.212584 -1.043881 -2.800162 2.326270 0.249312 1.230456 0.253516 -1.832424 0.322559
wb_dma_rf/wire_ch2_txsz 1.426674 -4.171302 -0.219317 -2.635843 2.201685 0.393509 -1.731623 1.201941 1.181162 -0.606998 -2.374152 0.567908 -0.142586 0.456441 0.395460 2.117331 0.844912 -0.737622 1.053031 0.840104
wb_dma_ch_rf/wire_ch_am0 1.244666 -0.383037 -0.935526 1.431548 0.242640 1.892500 -0.537733 1.608055 -0.165825 2.001107 1.582817 -0.960924 1.318147 1.097966 2.517829 -0.313621 0.030484 -0.132542 -0.567999 1.030381
wb_dma_ch_rf/wire_ch_am1 -1.249863 2.009070 -0.789536 -0.780186 2.086202 -2.303400 -0.242535 -1.378774 -1.036369 -1.075754 -0.429106 1.526222 -0.475116 -0.469251 0.694750 1.105931 -0.030845 2.284433 -2.794016 -1.435550
wb_dma/wire_ch6_csr -0.092762 0.281219 0.281469 -0.314847 -1.529163 -0.392965 -1.019492 -1.802136 -1.655366 0.134885 -2.807135 -1.683668 2.057768 1.467145 -0.953760 -0.459637 2.000263 0.484339 -5.918299 2.269515
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.764909 -0.529629 0.365128 -1.240909 1.192272 1.066751 -0.250283 0.850961 -0.291476 -0.787441 -0.301288 4.077009 -0.665227 -1.930707 0.326899 0.361573 -0.796894 -0.894231 0.573308 -0.242246
wb_dma_de/input_csr 4.897176 1.365131 -2.927152 -0.600571 -0.141554 2.851060 1.742820 6.522986 1.120989 3.773707 -3.152107 -0.158685 6.707386 2.222980 5.596787 0.148239 -2.064406 -0.044964 1.272688 0.296005
wb_dma_de/reg_read 1.454247 0.690601 -0.386317 -1.386117 3.586421 1.548543 -2.700286 3.054536 -0.111632 0.431150 -1.887099 -0.454311 -0.481135 -1.056183 -0.856742 -2.354236 0.542652 -1.339913 -1.103421 0.879342
wb_dma/input_wb1_cyc_i -0.286332 -0.900978 1.599984 -0.206211 0.704119 0.178389 0.305598 -1.231493 -1.360709 -0.918071 -2.343994 -0.903885 2.115546 0.303707 -1.790406 -1.870740 0.328900 -0.884062 -4.974962 1.287864
wb_dma_ch_rf/wire_ch_adr0_we -0.237306 2.227546 -0.639451 -1.334955 -5.606471 -0.219416 3.904925 -1.480587 0.178760 -0.852887 -0.326965 -1.022907 3.216675 0.694061 3.875338 -0.035975 1.136313 -0.293669 -4.769855 0.304525
wb_dma_ch_sel/assign_140_req_p0 0.084982 2.116252 -0.517026 0.883852 -1.564141 0.150317 -0.566063 0.840593 -0.287037 -1.051963 -1.774645 -2.342051 -2.000435 -1.034281 1.626980 0.684583 3.145637 -0.742755 2.453330 -0.844721
wb_dma_rf/wire_ch3_txsz 1.645544 -1.600208 0.334380 -1.997584 0.728695 1.467289 0.040852 1.093613 0.953698 -1.057942 -1.277555 1.630161 -1.135868 -0.669811 1.176093 2.464213 1.186730 -0.218914 2.102853 -1.167028
wb_dma_rf/input_wb_rf_din -0.601784 2.364738 0.918124 -0.345031 -7.016762 -2.423240 -2.784689 -2.679463 -1.165139 0.180387 -3.277936 -3.864063 3.954664 1.727106 1.734800 -3.061541 1.523256 -3.876197 2.172338 8.313715
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.410286 2.319060 -0.762978 -1.287926 -5.817327 -0.299592 3.942142 -1.510600 -0.046081 -0.969453 -0.391780 -1.232953 3.348480 0.767211 3.719543 -0.265164 1.128215 -0.334091 -5.078045 0.259378
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.673950 0.320098 0.071901 1.527675 -1.095898 -1.239929 -1.471219 -0.872807 -1.981882 -0.866790 -0.257340 -0.448097 -0.301984 0.242967 -1.166272 -0.215477 0.236190 -0.261225 1.189234 0.421730
wb_dma_pri_enc_sub/reg_pri_out_d1 1.817213 -0.597532 0.311094 -1.329656 1.194552 1.121824 -0.227622 0.920620 -0.246750 -0.804290 -0.401622 4.141849 -0.643851 -1.927232 0.442790 0.470298 -0.665079 -0.910165 0.667843 -0.285372
wb_dma_ch_rf/always_19/if_1/block_1 -0.096606 1.611571 1.675351 0.276803 0.669528 -0.547993 -0.696335 -1.223622 0.988708 1.076214 0.695856 -1.955767 -1.455794 -0.170137 -0.473548 -2.321051 -0.131942 -0.128054 -2.157288 2.173503
wb_dma_ch_rf/always_2 2.380702 -1.153860 3.066769 -2.697436 0.243520 2.270469 1.914506 -0.982852 0.548023 0.503892 -2.893419 2.261050 -1.542245 1.108347 -1.884688 2.696232 0.198613 0.531714 -0.064625 -1.591806
wb_dma_ch_rf/always_1 -0.664798 0.695978 0.699266 1.140645 -1.319164 -1.727885 1.019479 -2.074541 2.084160 0.896288 1.119591 -1.674672 -1.761080 -0.944426 2.029242 -0.684369 0.200640 -0.410897 -1.155784 2.241040
wb_dma_de/input_mast0_drdy -0.471156 -3.573053 -1.743741 -0.558664 0.705273 1.441826 -1.936213 -0.878335 -0.119550 1.722236 -2.745018 0.022830 -1.447730 -0.822174 -0.555582 1.368096 4.692718 -2.340873 -2.533628 3.642701
wb_dma_ch_rf/always_6 -2.992755 0.080724 -1.900221 0.485545 -1.459590 0.463539 0.490146 -0.362263 -0.919198 3.551552 -1.920061 2.075347 4.069702 1.170235 -2.394210 0.828910 1.687963 -1.215008 -2.728899 1.682096
wb_dma_ch_rf/always_5 0.236560 -1.156196 0.352635 -0.865000 -1.078756 -0.633294 -0.114393 -2.318105 -1.614159 -0.948182 -1.157860 -0.917172 0.112690 1.097797 -0.656139 -0.426465 -0.071725 0.209087 -2.871069 0.808442
wb_dma_ch_rf/always_4 -0.178659 -1.703673 3.143563 -1.784523 -0.893339 0.708044 0.139236 -3.437077 -0.872487 0.248726 -2.747340 -0.867510 -0.084294 1.740670 -1.799624 -0.868956 0.756325 -1.120641 -6.507630 3.226673
wb_dma_ch_rf/always_9 1.054999 1.345868 -2.373485 -0.077987 -0.571025 1.651661 1.209394 3.159176 -0.366992 -1.013251 -1.273782 2.328262 0.046595 -2.575321 2.720708 1.192475 1.274420 -1.044919 2.478512 -2.666311
wb_dma_ch_rf/always_8 -0.167224 3.686505 0.963764 0.234468 -1.299100 -1.799477 1.881997 -1.602475 0.970900 0.815391 -1.140634 -2.045718 -1.735405 -1.737028 -2.914415 -4.179376 -1.273397 -0.993780 -2.529115 0.263691
assert_wb_dma_rf/input_wb_rf_dout -0.299956 1.279576 1.757758 -1.847821 0.632988 -3.024958 -1.745886 -2.958040 -2.631875 -3.131985 -1.905897 0.105500 -1.659730 0.217377 -0.596197 -1.008116 -0.976341 -0.147098 -3.511738 0.793090
wb_dma/wire_wb1_addr_o -0.057335 -0.524455 -1.415950 0.674561 0.343160 -0.258320 -0.284746 1.747679 -0.168126 -0.042530 -0.020269 -0.624555 2.891174 0.772643 -0.688608 -0.529113 -1.192459 0.617198 0.897498 -0.758978
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829362 -0.536702 0.355497 -1.273205 1.232642 1.095839 -0.279510 0.894062 -0.302891 -0.821271 -0.315324 4.389864 -0.633513 -2.057563 0.426599 0.343270 -0.844864 -0.961832 0.605276 -0.184900
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.649122 1.961453 -2.786901 1.125381 -1.559124 0.744410 1.328984 2.465537 -0.144884 -0.237383 -0.962785 -1.782691 0.636647 -0.683324 2.239102 0.809930 2.136427 -0.130053 1.987816 -2.632077
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.710808 1.479251 -2.405770 4.043729 -3.185197 -1.786641 -0.790090 1.669404 -0.981025 -1.239485 0.554869 -2.159230 -0.358412 -1.195650 2.941554 0.347359 0.887404 -1.155078 6.815452 -0.698497
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.538866 1.257797 -1.948303 -2.989080 -3.061955 -2.287847 -0.074514 -3.289533 -4.862280 -1.871771 -2.672599 -0.753154 2.370693 2.375807 -0.671871 -1.505581 -1.429444 0.955298 -3.231183 0.625584
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.542718 2.407644 -2.363076 4.802464 -2.571097 -2.035742 -1.066972 1.555946 -2.195580 -0.976167 1.631350 0.425330 -0.027359 -2.526697 2.060852 -1.655679 -1.075092 -1.822271 5.385771 0.075987
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.659951 -1.174568 0.274452 -0.832816 1.667015 1.705436 0.108874 1.284494 0.705211 -0.434866 -0.133633 0.038686 -1.612589 -0.141406 -0.663694 1.342056 0.902449 0.436874 1.406625 -2.247861
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.169497 0.960371 0.027226 0.765312 0.644222 -0.275310 -0.284518 -0.130563 -1.196690 0.270820 1.118242 2.717903 0.385627 -1.401381 -0.875083 -2.067406 -2.030399 -0.669972 -1.403481 0.816878
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.568066 -2.312961 1.032082 -2.550970 -1.187756 1.058025 0.648669 -0.055509 -0.137340 -3.294466 -1.354971 1.575234 -0.866552 -0.447971 0.678926 1.930315 1.244425 -0.691766 0.069819 -1.265429
wb_dma_wb_slv/reg_slv_dout -0.765469 1.356676 0.756223 -0.219519 -6.631422 -1.806268 -2.097137 -2.302624 -1.308329 0.162424 -2.998052 -2.432362 3.888855 1.527477 1.508755 -2.220297 1.141631 -3.957844 2.598959 7.310088
wb_dma_ch_pri_enc/always_2 1.782419 -0.585585 0.359800 -1.242937 1.200679 1.084399 -0.246200 0.865114 -0.221273 -0.789774 -0.270982 4.101610 -0.661653 -1.945330 0.374943 0.371780 -0.772920 -0.930561 0.657495 -0.232904
wb_dma_ch_pri_enc/always_4 1.774110 -0.619150 0.375774 -1.308990 1.300226 1.109486 -0.216970 0.901113 -0.185011 -0.825517 -0.353389 4.196644 -0.739654 -1.990786 0.392214 0.444220 -0.704150 -0.928362 0.702685 -0.275927
wb_dma/inst_u3 -1.293134 -0.204885 1.129315 0.135539 -1.295581 -1.159018 0.364153 -2.273120 -3.725693 0.072782 -4.036597 -0.486064 1.873070 2.681817 -1.927038 -1.714283 -0.505275 -2.142451 -6.735767 2.662313
wb_dma_wb_slv/always_1/stmt_1 -0.761171 5.139604 1.111351 -0.199130 -4.194402 -3.925267 -0.728440 -0.916661 -1.695694 -0.402397 -2.014796 0.037606 4.876848 0.283052 0.663880 -5.176201 -3.547421 -2.580123 -2.326796 4.988430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.418607 1.502841 -3.748797 3.184078 -2.385366 -0.942539 -0.333841 2.801184 -2.372914 -1.026843 -1.395725 -2.711678 3.364286 0.624818 0.029748 -0.088288 0.941992 0.214892 3.271564 -2.533051
wb_dma_rf/wire_ch0_am0 1.159853 -0.359018 -0.855979 1.310846 0.252206 1.826749 -0.480427 1.572457 -0.097223 1.905136 1.474830 -0.921654 1.248054 1.036528 2.378897 -0.272678 0.070917 -0.128994 -0.517947 0.956012
wb_dma_rf/wire_ch0_am1 -1.182418 1.907754 -0.729131 -0.829736 2.102182 -2.326411 -0.222858 -1.455908 -1.111973 -1.232358 -0.477202 1.616967 -0.537991 -0.455077 0.664506 1.157467 -0.091486 2.350996 -2.866986 -1.554333
wb_dma_wb_mast/wire_mast_drdy -0.464336 -3.996695 -3.698220 0.222023 0.087978 1.788968 -1.579785 1.539767 -1.178045 0.504313 -2.987854 0.630236 -0.271047 -0.933356 0.139249 2.442735 4.295328 -2.559999 1.016017 1.028213
wb_dma_wb_if/wire_mast_pt_out -0.821002 -1.386679 -0.048945 1.145943 -0.134512 -1.911373 -0.667624 -0.539394 -1.448614 -0.385018 -2.410987 -0.343880 -1.852014 -0.015926 -1.938811 -0.890316 -0.447382 -1.911430 -3.785032 1.080797
wb_dma_ch_sel/assign_95_valid/expr_1 -1.769317 2.476593 -4.680521 -0.034595 -0.847250 -0.644266 -4.103927 0.206453 -0.371213 0.778830 -0.083135 -2.094259 3.726129 -0.529217 2.818902 0.767304 5.104153 1.357397 -0.413111 2.945090
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.855166 -0.644081 0.403487 -1.307348 1.183732 1.136920 -0.244346 0.860951 -0.197349 -0.875477 -0.310163 4.330851 -0.704062 -2.009602 0.509252 0.541102 -0.796336 -0.961943 0.745271 -0.198784
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.791184 -0.613388 0.391739 -1.272964 1.258294 1.098755 -0.191674 0.858809 -0.227603 -0.830908 -0.257553 4.174630 -0.742870 -1.978765 0.354521 0.454697 -0.775284 -0.907792 0.664865 -0.297312
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.820640 -0.567580 0.366523 -1.316608 1.181567 1.039582 -0.239074 0.836948 -0.276078 -0.792927 -0.377222 4.278352 -0.598296 -1.989394 0.443371 0.401758 -0.776865 -0.971880 0.599617 -0.149112
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.415417 -0.599767 -1.038519 -0.150857 -3.601310 0.685905 0.249822 1.322817 -2.817174 -4.361757 -1.817645 -0.823851 2.170685 1.003769 -2.124902 1.868855 1.947310 0.279652 3.294554 -4.395548
wb_dma/constraint_slv0_din -0.861151 3.122362 1.035154 -0.192622 -0.902624 -1.900966 0.825093 -1.609550 -0.504489 0.226702 -2.548567 0.507203 -1.383518 -1.623217 0.034718 -2.054550 -0.863370 -1.937983 -0.660582 1.152701
wb_dma_de/always_4/if_1/if_1 1.564841 3.595641 0.214574 -0.635414 1.921914 2.355998 -1.085424 2.664296 -0.555246 0.094895 -0.861656 0.485468 -1.063041 -2.039020 -0.261461 -2.469805 0.732116 -0.912782 -0.611698 -0.673882
wb_dma_rf/always_2 1.463316 4.428272 1.741284 0.204039 -0.987516 -0.578649 3.181384 -0.998179 0.138685 1.594069 -4.211337 1.735652 -3.107869 -2.946227 1.886171 -2.111429 -1.258768 -2.631911 -1.882654 0.905309
wb_dma_rf/inst_u24 1.041709 1.328332 -2.331604 -0.098707 -0.553665 1.668826 1.226792 3.061723 -0.404392 -1.017796 -1.227886 2.508212 0.038581 -2.593943 2.705388 1.204524 1.273196 -1.023178 2.416193 -2.651228
wb_dma_rf/always_1 -2.775907 6.711033 2.264546 -2.674986 -3.174466 -3.813727 2.482742 -3.539942 -1.127993 0.630140 -3.946629 -0.787695 0.756524 -0.303322 -3.774290 -6.233326 -2.194670 -2.472380 -6.758506 3.173139
wb_dma_ch_sel/always_38 -3.753416 3.192848 -1.353217 0.138252 2.629108 -3.542389 -3.740154 -0.727099 -0.318406 -0.032295 -1.714916 1.647683 -1.301198 -3.447355 0.213057 -1.037020 1.788107 -1.261022 -0.304513 2.323192
wb_dma_ch_sel/always_39 0.526956 1.588938 -1.585719 -0.478626 1.773244 3.564094 -0.077764 4.457875 -0.518124 -0.578450 -1.351215 -1.834221 -0.618993 -0.116973 -0.736937 0.665414 2.587921 0.575432 2.453999 -4.943958
wb_dma_ch_sel/always_37 0.170513 4.132439 -0.819470 -2.546352 -2.011417 -1.198471 3.247786 -0.546363 1.748615 -0.135265 -1.729273 -0.410710 2.683985 -1.210138 -0.565277 -1.962389 -0.765088 0.916036 -4.165781 -1.653315
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.693393 2.013483 -2.858139 1.239522 -1.747097 0.750665 1.474978 2.448923 -0.151390 -0.277373 -0.870236 -1.852032 0.720217 -0.640797 2.379076 0.870357 2.228950 -0.080779 2.018342 -2.701960
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.527124 3.696164 -1.237691 -2.919697 2.640100 2.607224 -0.127831 4.272114 0.397359 2.427591 -1.068159 0.005545 5.318673 2.051434 -0.084701 -1.579650 -1.140724 1.267693 -1.263370 -1.452349
wb_dma_ch_sel/assign_10_pri3 0.670730 -1.157256 0.281630 -0.876238 1.657239 1.673797 0.139407 1.244271 0.694242 -0.474099 -0.157993 0.042990 -1.538324 -0.140219 -0.632621 1.324195 0.913008 0.440444 1.368297 -2.220377
wb_dma_rf/inst_u21 1.068002 1.291816 -2.360798 -0.135768 -0.650923 1.705570 1.279119 3.047645 -0.429641 -1.068978 -1.325683 2.475485 0.048775 -2.587307 2.688359 1.307981 1.366095 -1.034283 2.363524 -2.663582
wb_dma_rf/wire_ch3_adr0 -1.263314 -0.843118 0.801403 -1.468301 -1.540098 -0.575975 2.740326 -1.711407 -1.464360 -2.130564 -1.788873 0.989714 -0.367500 -0.023006 -2.529993 -0.845810 -0.418759 -1.388151 -4.627024 -1.630253
wb_dma_ch_rf/input_dma_busy -0.184885 3.676567 0.984360 0.196882 -1.468412 -1.850319 1.945307 -1.774583 0.886986 0.838188 -1.227004 -2.117028 -1.732692 -1.642517 -2.858427 -4.156538 -1.328417 -1.011392 -2.716637 0.370210
wb_dma_ch_sel/assign_134_req_p0 -0.399410 0.760571 0.570881 0.025020 -3.019961 0.338307 -0.331763 0.165598 -1.817341 -3.322935 -1.112099 -2.573565 0.910518 1.007186 -2.560864 -0.016580 1.887912 0.327405 1.300159 -2.504589
wb_dma/wire_wb0m_data_o -1.818531 0.503718 -2.101851 1.339570 -2.422552 -1.046610 2.297983 0.750742 -0.074334 1.743758 0.547537 -1.294673 3.171055 0.627144 -5.229400 -3.386773 -1.570573 -0.023967 -1.595178 -0.426131
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.731600 1.858380 -2.751740 1.233844 -1.798298 0.720067 1.595435 2.256858 -0.120997 -0.293171 -0.798852 -1.686154 0.661464 -0.674400 2.396975 0.966729 2.137691 -0.082979 1.973880 -2.640326
wb_dma_ch_rf/always_6/if_1 -2.835818 -0.064460 -1.909296 0.458173 -1.569161 0.545494 0.541615 -0.309988 -0.924362 3.425985 -2.030397 2.094436 3.989990 1.088397 -2.334737 0.927984 1.774838 -1.210585 -2.597894 1.596497
wb_dma -0.598531 -0.382317 1.802137 0.788106 -1.661930 -1.543730 -0.234566 -2.333384 -3.405093 -0.282494 -4.562157 -1.894242 2.166344 2.400552 -2.203486 -2.532516 -0.191705 -1.730699 -7.832777 3.531552
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.824321 1.008428 1.177076 -2.172411 3.259340 2.102613 -2.804631 1.639002 -0.643476 0.148083 -1.178834 -0.341309 -0.480044 -0.030165 -3.930946 -2.323284 0.595954 -0.554337 -1.215541 0.145649
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.080186 1.580789 1.639305 0.279003 0.649820 -0.483948 -0.681541 -1.174669 0.990527 1.035578 0.675369 -1.979157 -1.480540 -0.223143 -0.473086 -2.260531 -0.100467 -0.111894 -2.099186 2.058138
assert_wb_dma_rf/input_wb_rf_adr -0.277452 1.296120 1.642261 -1.755412 0.748403 -3.055809 -1.734260 -2.859424 -2.613923 -3.045116 -1.909850 0.141943 -1.530106 0.244181 -0.566563 -0.994969 -0.999127 -0.028776 -3.629147 0.755879
wb_dma_ch_rf/always_6/if_1/if_1 -2.966851 -0.225382 -1.935992 0.151653 -1.438253 0.406902 0.603688 -0.475382 -0.928038 3.464413 -2.408414 2.079011 4.195105 1.322349 -2.512866 0.934980 1.771852 -1.228040 -3.009571 1.682183
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.880671 -0.669493 0.382876 -1.321414 1.330787 1.175692 -0.242089 0.947353 -0.215636 -0.858008 -0.305586 4.306972 -0.755679 -2.019681 0.443885 0.502869 -0.768918 -0.924068 0.769830 -0.288964
wb_dma_ch_arb/wire_gnt -0.471267 -0.743932 -1.667716 -1.344072 -1.365496 -0.864761 0.665103 0.476623 -3.098868 -2.837309 -4.424778 2.834468 4.747182 1.285286 -2.736098 2.718887 0.313208 1.443957 -0.522230 -3.770482
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.010794 1.507806 -2.391509 -0.035850 -0.515276 1.763806 1.206973 3.180099 -0.472040 -1.009280 -1.232770 2.382361 0.082760 -2.600658 2.583191 1.086566 1.269890 -1.025821 2.403588 -2.740798
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.211992 0.398154 1.039712 0.783977 0.571014 -0.860761 -0.196550 -1.182390 0.079900 1.641530 -0.469636 1.288471 -0.366595 -0.407160 -0.707043 -0.700770 -0.208927 -1.361039 -1.319239 2.194765
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.531814 1.642205 -1.647838 -0.551481 1.854909 3.664910 -0.081889 4.579166 -0.553558 -0.583132 -1.526923 -1.975524 -0.627877 -0.067465 -0.809950 0.692536 2.750285 0.616178 2.379539 -5.059132
wb_dma_rf/always_1/case_1/cond -2.564003 6.678363 2.095436 -2.568180 -3.284517 -3.766139 2.410623 -3.357689 -1.063444 0.650245 -3.740387 -1.013024 0.861851 -0.171878 -3.483327 -6.111676 -2.175992 -2.286620 -6.316729 3.165397
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.788733 -0.550615 0.369199 -1.272102 1.163607 1.045008 -0.220594 0.776078 -0.325668 -0.824525 -0.339862 4.310580 -0.596286 -2.011864 0.410314 0.359665 -0.848702 -0.961088 0.523909 -0.166715
wb_dma_wb_slv/assign_4/expr_1 -2.013849 -1.163074 -2.315423 1.684268 -2.539618 -2.609252 1.247112 0.531809 -1.404129 1.072235 -2.549487 -1.357609 1.426740 0.643816 -6.010777 -3.445174 -1.471332 -1.913213 -4.720566 0.755042
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.487432 -4.207762 -0.217151 -2.705790 2.241119 0.485740 -1.702057 1.269125 1.211488 -0.692368 -2.445549 0.712571 -0.233050 0.365920 0.547809 2.246288 0.894180 -0.798373 1.181975 0.773526
wb_dma_de/always_3/if_1/stmt_1 -0.754590 0.270362 0.105643 1.579651 -1.203892 -1.392173 -1.497585 -1.037917 -2.035996 -0.859464 -0.294323 -0.449943 -0.270362 0.326246 -1.279837 -0.307311 0.183380 -0.272148 1.074237 0.506495
wb_dma_ch_sel/assign_104_valid 0.743051 1.954510 -0.667507 -0.531838 -0.626497 1.308637 0.838398 1.820562 1.709174 -0.205791 -1.577251 -1.988833 -1.762478 -1.445258 3.048418 0.854507 3.027984 -0.556149 1.472156 -1.197680
wb_dma_ch_rf/always_9/stmt_1 1.074746 1.250275 -2.287088 -0.115759 -0.417223 1.827362 1.210824 3.142988 -0.352209 -1.026718 -1.159927 2.515884 -0.036606 -2.621862 2.637778 1.270656 1.267562 -1.025414 2.525687 -2.763607
wb_dma_wb_if/input_mast_adr -0.716601 -0.232599 -1.335608 2.098257 -0.786427 -1.474624 -1.679474 0.872643 -2.115070 -0.884447 -0.373012 -1.037968 2.636479 1.059136 -1.832657 -0.724823 -0.947531 0.352240 1.999253 -0.370219
assert_wb_dma_ch_arb/input_req -0.116345 2.868545 -1.955484 0.337766 0.219783 1.951089 -0.230306 3.332623 -1.264682 -0.120253 -1.407683 -2.088847 1.023001 0.077686 -0.148475 -0.670963 1.894924 0.186314 1.043656 -2.825728
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.447333 -2.218089 1.055897 -2.439353 -1.113614 1.010417 0.568003 -0.076533 -0.166435 -3.100429 -1.342147 1.438503 -0.885300 -0.471377 0.618325 1.752027 1.180306 -0.759354 0.023922 -1.054931
wb_dma_wb_if/input_wbm_data_i -0.626578 1.356189 0.563547 -0.189733 -6.954273 -2.131381 -2.305817 -2.366681 -1.515256 0.029359 -3.049376 -2.464382 4.250247 1.615819 1.742006 -2.331707 0.980129 -3.969580 2.792108 7.645552
wb_dma_de/wire_tsz_cnt_is_0_d 0.953309 0.805861 1.343174 -2.264926 3.362373 2.255614 -2.779330 1.612410 -0.601020 0.123766 -1.049175 -0.039699 -0.650116 -0.075877 -3.965857 -2.166352 0.476628 -0.472380 -1.083421 0.030026
wb_dma/wire_dma_err 1.033118 1.383380 -2.391294 -0.066243 -0.568569 1.733097 1.256595 3.164480 -0.425880 -1.016716 -1.215957 2.454258 0.055484 -2.603742 2.708210 1.187845 1.306442 -1.038686 2.425267 -2.718888
wb_dma_ch_sel_checker/input_ch_sel_r 1.016064 -0.393859 0.117898 -1.160465 -0.968586 -0.305403 -0.091793 -0.265350 0.257997 -0.599249 -1.213264 1.652827 0.481096 -0.498493 1.868691 1.085517 0.239976 -0.737784 0.700141 1.150897
wb_dma_ch_sel/assign_119_valid 0.828196 1.942292 -0.649566 -0.573788 -0.565553 1.380091 0.863427 1.818249 1.718773 -0.198352 -1.580568 -1.929733 -1.717985 -1.387286 2.969717 0.902311 3.039780 -0.529934 1.394298 -1.218603
wb_dma_inc30r/input_in -2.396489 0.339515 0.606898 -3.532133 -2.110993 -1.281888 -0.056060 -3.842912 -1.798323 -4.349549 -0.756966 1.793916 2.943828 1.146876 -2.489524 2.860472 2.412344 3.028830 -3.722456 -2.345436
wb_dma_ch_pri_enc/inst_u15 1.727897 -0.514208 0.372060 -1.250851 1.143046 1.041133 -0.217317 0.807484 -0.320019 -0.785248 -0.319660 4.129833 -0.568617 -1.872051 0.341038 0.346636 -0.752868 -0.898680 0.512946 -0.217589
wb_dma_ch_pri_enc/inst_u14 1.850410 -0.649895 0.373291 -1.332140 1.242726 1.132402 -0.244702 0.904083 -0.239015 -0.852009 -0.379428 4.268840 -0.691512 -1.979605 0.397271 0.490509 -0.753248 -0.903098 0.625146 -0.261078
wb_dma_ch_pri_enc/inst_u17 1.809078 -0.620790 0.374243 -1.308802 1.206425 1.135236 -0.231163 0.914178 -0.223985 -0.837232 -0.351388 4.103927 -0.684758 -1.939430 0.374817 0.477422 -0.692940 -0.883080 0.689389 -0.321077
wb_dma_de/wire_dma_err 1.046289 1.339901 -2.336463 -0.048186 -0.558801 1.646080 1.237997 3.098425 -0.382068 -1.063356 -1.242605 2.519894 0.018942 -2.669824 2.707437 1.209541 1.233920 -1.104821 2.455714 -2.666691
wb_dma_ch_pri_enc/inst_u11 1.751404 -0.494183 0.399599 -1.195405 1.265621 1.074863 -0.235887 0.822339 -0.344413 -0.784927 -0.240744 4.230258 -0.602066 -1.986594 0.227169 0.239981 -0.885075 -0.906612 0.470792 -0.198873
wb_dma_ch_pri_enc/inst_u10 1.787351 -0.533168 0.356979 -1.295386 1.254085 1.121497 -0.254154 0.883831 -0.296525 -0.807479 -0.326784 4.293993 -0.604142 -1.959451 0.359050 0.400985 -0.800006 -0.947805 0.564583 -0.225939
wb_dma_ch_pri_enc/inst_u13 1.758712 -0.541830 0.394008 -1.298265 1.115926 1.018212 -0.209811 0.754557 -0.277273 -0.783839 -0.325523 4.197433 -0.613005 -1.969947 0.425424 0.388888 -0.801728 -0.970212 0.533562 -0.126435
wb_dma_ch_pri_enc/inst_u12 1.786453 -0.559808 0.402295 -1.276025 1.258953 1.083126 -0.246419 0.804729 -0.286957 -0.789741 -0.301577 4.252758 -0.679468 -1.981300 0.253082 0.313143 -0.854547 -0.924149 0.522747 -0.223982
wb_dma_ch_pri_enc/inst_u19 1.795785 -0.626460 0.395021 -1.325165 1.258240 1.128899 -0.223117 0.875623 -0.217925 -0.797254 -0.324053 4.231009 -0.673324 -1.929050 0.386284 0.450915 -0.797003 -0.935216 0.658638 -0.278497
wb_dma_ch_pri_enc/inst_u18 1.802189 -0.644248 0.398458 -1.282631 1.246925 1.078619 -0.253981 0.862628 -0.249493 -0.821327 -0.319778 4.345288 -0.700954 -2.003692 0.382388 0.424264 -0.811965 -0.935699 0.627435 -0.209967
wb_dma_ch_sel/assign_110_valid 0.789182 2.035473 -0.702096 -0.550395 -0.424097 1.449452 0.769023 2.016539 1.664612 -0.160692 -1.618978 -2.029890 -1.773347 -1.447536 2.920295 0.787845 3.061068 -0.534184 1.493758 -1.345266
wb_dma_rf/inst_u30 1.081650 1.366635 -2.339813 -0.097532 -0.486778 1.753152 1.259313 3.151907 -0.436981 -1.070147 -1.192529 2.547312 0.057254 -2.636202 2.602442 1.186291 1.238208 -1.035324 2.443722 -2.809167
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.223504 -0.817111 -0.969705 -2.339155 -1.056593 -1.427158 0.196802 -0.265716 2.065178 -2.501053 -1.824343 2.031456 -1.650705 -2.841159 3.789521 3.337166 2.061301 -0.959731 3.521585 -0.433596
wb_dma/wire_pointer3 3.072652 -1.531177 1.582520 -1.910377 0.427642 1.659449 2.081968 0.344943 1.169103 0.720181 -3.444118 2.204787 -1.511243 0.035693 1.322542 2.710779 0.066091 -0.308178 0.201533 -0.724863
wb_dma_ch_pri_enc/wire_pri6_out 1.789382 -0.538966 0.385426 -1.278884 1.240835 1.045174 -0.254427 0.839903 -0.306598 -0.800581 -0.294687 4.327330 -0.670737 -2.031192 0.363831 0.312651 -0.896460 -0.945065 0.571516 -0.151576
wb_dma_rf/assign_6_csr_we 3.617532 4.457871 0.794415 -0.576370 -1.623881 0.193351 3.567550 0.145530 0.120883 -0.010315 -3.941302 0.625558 -2.924934 -2.834394 2.637670 -1.583677 -1.034358 -1.443839 -0.661654 -1.203084
wb_dma_de/assign_82_rd_ack 1.423882 0.989939 -0.429699 -1.238282 3.498362 1.449621 -2.808105 3.056046 -0.198628 0.496700 -1.910155 -0.654929 -0.307882 -1.024504 -0.838148 -2.678893 0.516885 -1.437692 -1.211978 1.071410
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.084978 -1.609417 1.649028 -1.896338 0.370271 1.573141 2.136138 0.221775 1.164891 0.810717 -3.598099 2.174817 -1.495506 0.162755 1.275692 2.737554 0.021080 -0.323783 0.029595 -0.611217
wb_dma_ch_sel/assign_96_valid -0.384742 4.487806 -3.213750 0.878422 -2.319555 0.342595 -1.295404 -0.579117 -0.683320 2.170562 -1.439724 -1.010343 2.803175 -0.490984 3.361065 1.468717 4.678666 1.779624 -1.271397 1.912018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.789111 -0.556673 0.361125 -1.243989 1.199878 1.069985 -0.212553 0.884807 -0.298671 -0.815098 -0.280942 4.223680 -0.633170 -1.988725 0.433054 0.395329 -0.809546 -0.926120 0.654005 -0.212645
wb_dma_de/reg_next_ch 0.243440 2.485738 -1.626905 -2.182721 3.174306 -1.516099 -0.593917 0.692663 1.774355 0.793799 -3.395820 1.468155 -1.135933 -2.812141 2.532426 0.541962 1.194485 0.254122 -1.823618 0.397471
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.186700 0.983002 0.036277 0.751271 0.653640 -0.281439 -0.233093 -0.140956 -1.204315 0.237280 1.123465 2.699988 0.421739 -1.382919 -0.863337 -2.034688 -2.034716 -0.659179 -1.430316 0.837133
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.141809 0.903623 0.039004 0.702802 0.636970 -0.263894 -0.276611 -0.135553 -1.160836 0.221817 1.054858 2.535073 0.351988 -1.321859 -0.846692 -1.938460 -1.919307 -0.645044 -1.383898 0.791865
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.021510 -1.509062 1.528258 -1.868261 0.211416 1.536499 2.051824 0.227640 1.138584 0.663934 -3.446757 2.124365 -1.330628 0.144200 1.410966 2.723795 0.065880 -0.295666 0.146953 -0.571870
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.828923 -0.231836 -0.277493 0.561570 3.615936 0.801247 -3.244056 3.706866 1.786479 0.758578 -0.029213 -4.871216 -2.028595 0.010474 -0.216666 -2.161916 0.725756 -0.861039 3.032860 0.573270
assert_wb_dma_ch_arb -0.116216 2.843212 -1.952509 0.290569 0.221751 1.958198 -0.232441 3.307843 -1.254506 -0.113999 -1.373901 -2.058111 1.019153 0.083284 -0.159339 -0.647070 1.901130 0.167046 1.002582 -2.853173
wb_dma/wire_csr 3.614314 0.457132 1.014969 1.231406 -0.419801 0.104598 1.163920 1.975683 1.134471 2.133784 -2.436007 -2.468896 2.707401 1.346048 2.589415 -2.398525 -2.477171 0.076094 -4.222232 2.706502
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.161135 0.898808 0.018299 0.743372 0.590599 -0.261400 -0.248359 -0.134449 -1.179813 0.246177 1.045755 2.503913 0.400978 -1.270231 -0.839523 -1.922674 -1.901556 -0.641476 -1.354451 0.800938
wb_dma_wb_if/input_mast_din 1.801637 -3.844626 -0.513300 -0.994397 2.633746 -0.275217 -2.654408 1.985872 0.278868 1.202530 -1.436062 -0.427039 2.144441 2.396225 0.616361 0.041737 -1.797193 -0.955153 0.851236 2.892673
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.561453 -0.845817 -0.916128 0.914310 -1.948915 -1.233080 1.744917 -0.853711 1.099586 -0.149501 0.462155 0.279223 -0.318801 -0.813704 2.550982 1.586941 0.314019 -0.260241 1.056350 0.127025
wb_dma_ch_rf/reg_sw_pointer_r -0.431436 2.708209 -0.798842 -0.378984 2.413438 -4.048347 -1.864009 -1.375179 -1.378577 -0.816734 -3.796131 1.123262 -2.032631 -1.807269 1.107989 0.130844 0.178268 0.514680 -2.649600 0.698508
wb_dma_ch_sel/assign_142_req_p0 0.108360 2.207006 -0.537349 0.955461 -1.735696 0.062505 -0.698278 0.840249 -0.352834 -1.033912 -1.893357 -2.404279 -1.975472 -1.080704 1.729617 0.592804 3.200241 -0.804235 2.544971 -0.697447
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384869 1.470043 -3.794209 3.216261 -2.489573 -1.032952 -0.386389 2.810476 -2.329372 -1.031490 -1.381031 -2.700914 3.349156 0.566123 0.166798 -0.048985 0.957375 0.157811 3.362829 -2.468253
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.647547 -1.209606 0.287743 -0.863913 1.694460 1.707697 0.112984 1.284410 0.681411 -0.467086 -0.162249 0.028205 -1.578300 -0.127158 -0.673809 1.359859 0.901356 0.452698 1.381765 -2.234136
wb_dma_rf -0.759613 0.910015 0.752618 -1.034752 -2.615498 -1.666350 -0.152370 -3.195435 -2.244761 0.228163 -3.859723 -1.767980 1.691306 1.300875 -2.288123 -2.410283 0.680518 -0.490658 -6.546780 3.333926
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.357733 2.667758 -0.342574 0.068146 0.942325 0.367172 0.816149 0.414333 0.436314 1.330188 0.995604 -0.789960 -0.094790 -0.284571 -0.177311 -1.416203 -0.401147 1.095300 -2.379986 -0.812568
wb_dma_de/reg_chunk_cnt 1.532399 3.636420 0.288828 -0.573846 1.907824 2.252680 -1.132523 2.617789 -0.467543 0.194173 -0.756680 0.277937 -1.150345 -2.036880 -0.189141 -2.584208 0.660487 -0.924675 -0.528768 -0.541577
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.508088 3.778251 -1.450383 -2.827881 2.720502 2.640313 -0.331805 4.381448 0.435406 2.324796 -0.809533 0.188668 5.354083 1.827734 0.246161 -1.489766 -1.027332 1.389848 -1.044073 -1.471993
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.879836 4.535387 -1.302341 -1.589848 1.842448 1.800281 -1.446579 3.550847 -1.364072 1.834968 -1.036334 -0.327327 5.015292 2.153042 -0.933097 -1.763895 -0.600136 1.326285 -0.518741 -1.258753
wb_dma/input_wb0m_data_i -0.803429 1.464373 0.542007 -0.393181 -6.771959 -1.963878 -2.167800 -2.221077 -1.406967 0.311523 -3.094599 -2.412432 4.489526 1.704800 1.574981 -2.395302 1.028268 -3.956610 2.420154 7.561641
wb_dma_de/always_15/stmt_1 1.275630 0.206329 -0.458179 -1.978076 3.093370 1.809493 -2.584772 3.366154 1.011798 0.286667 -2.922300 -3.279176 -0.810457 0.205121 -0.026878 -0.822661 2.450981 -0.775871 0.224046 0.199606
wb_dma/wire_ch7_csr 0.104627 0.187722 0.128013 -0.239462 -1.478398 -0.435065 -1.177185 -1.637975 -1.414467 0.179504 -2.682716 -1.775212 2.176326 1.417188 -0.391142 -0.148622 2.127375 0.611084 -5.557089 2.471194
wb_dma/input_wb0_ack_i -0.590678 -0.608627 0.087548 -0.256517 -0.505101 -0.882303 -1.325710 -2.050402 -3.695383 1.568506 -5.936577 0.096575 -0.005718 2.440426 -1.755995 -0.464064 1.306538 -2.764997 -6.712304 4.121555
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.362537 1.543299 -3.881968 3.079945 -2.394450 -0.820564 -0.218447 2.951249 -2.176691 -1.089068 -1.373741 -2.614348 3.285587 0.453856 0.351161 0.167825 1.162463 0.266089 3.536809 -2.747311
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.410674 1.570351 -3.903963 3.051717 -2.383310 -0.819102 -0.250044 2.928564 -2.244955 -1.004600 -1.414742 -2.655571 3.291472 0.516360 0.323093 0.099822 1.153536 0.207255 3.319053 -2.647270
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.433469 1.462524 -3.864755 3.152739 -2.429752 -0.915109 -0.324396 2.900529 -2.265320 -1.097493 -1.371551 -2.692087 3.312166 0.508442 0.191151 0.095231 1.064868 0.235933 3.521895 -2.691885
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.502851 2.076569 -1.664597 1.786218 -0.201103 0.705567 -1.019625 3.554811 -0.189360 -0.259243 0.476738 -2.073671 0.240296 -0.695068 1.630539 -0.979321 0.359429 -0.629650 4.831926 -1.331390
wb_dma_ch_sel/assign_125_de_start -3.767113 3.074871 -1.453183 0.146869 2.764481 -3.502751 -3.876231 -0.595294 -0.251373 -0.101939 -1.542157 1.513003 -1.243824 -3.330098 0.270898 -0.798353 1.937509 -1.060823 0.072520 2.175532
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.986256 -1.355827 1.530613 -1.828486 0.225196 1.512157 2.087291 0.281121 1.092524 0.776754 -3.443344 2.058165 -1.342163 0.111478 1.268034 2.552631 0.030608 -0.321398 -0.002774 -0.587939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.127556 0.886513 0.065536 0.711008 0.595701 -0.263306 -0.266708 -0.148565 -1.125268 0.239481 1.004112 2.445401 0.342357 -1.253761 -0.830361 -1.891016 -1.893832 -0.610102 -1.371301 0.787600
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.059557 -3.473334 -1.571717 -2.923866 0.401731 -2.381482 -1.424144 0.016751 2.374649 -2.092502 -2.804021 1.054525 -0.720646 -1.740473 3.108546 3.109596 1.658122 -1.419713 2.620143 1.421964
wb_dma_ch_sel/input_dma_busy 0.635769 -1.178493 0.266001 -0.859416 1.676748 1.683154 0.136641 1.264627 0.690133 -0.430383 -0.117928 0.053087 -1.566583 -0.161180 -0.644463 1.314845 0.865848 0.462313 1.359082 -2.247009
wb_dma_inc30r -1.557744 1.524970 -1.690251 -1.320029 -0.876916 0.218991 -0.256407 -0.510798 -1.925817 -1.381860 1.054155 -0.414649 6.278614 2.430387 -1.311247 0.321539 0.810773 3.726849 -5.593915 -2.235309
wb_dma_ch_sel/always_45/case_1 -1.192859 0.485198 1.687910 0.562647 -1.185170 -0.498421 -1.568713 -2.213408 -2.500300 -1.151621 0.274935 -0.107318 -0.519076 1.227014 -4.304668 -0.038609 0.357291 0.556527 1.075010 -0.568249
wb_dma_ch_sel/assign_117_valid 0.773517 1.942135 -0.739367 -0.556539 -0.638707 1.353431 0.874631 1.890679 1.685933 -0.263372 -1.629311 -1.971381 -1.686699 -1.461790 3.033198 0.942973 3.098146 -0.562388 1.497069 -1.301414
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.046849 -3.558383 -1.583462 -2.956475 0.510327 -2.311242 -1.456180 0.064639 2.375798 -2.028188 -2.875800 0.979498 -0.780918 -1.726445 3.065512 3.132184 1.765106 -1.431785 2.595147 1.396963
wb_dma/wire_ch3_adr0 -1.180196 -0.996496 0.834471 -1.506538 -1.532407 -0.498326 2.858026 -1.649137 -1.445229 -2.176428 -1.782929 1.070149 -0.458130 -0.027428 -2.533185 -0.724394 -0.404678 -1.414001 -4.549726 -1.757352
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.734506 0.307078 0.105804 1.580398 -1.178028 -1.301349 -1.434670 -0.986472 -2.002072 -0.851706 -0.179477 -0.489203 -0.287525 0.322758 -1.202063 -0.240685 0.196199 -0.260367 1.196507 0.421100
wb_dma_de/always_6/if_1/if_1/cond -0.259098 1.535070 -0.750976 -0.031548 2.478857 0.523479 -2.590752 2.359980 0.194366 1.351309 -1.576595 -4.746534 0.120000 0.812613 -1.182001 -2.989475 1.324507 -0.508979 -1.704638 1.227011
wb_dma/wire_mast1_pt_out -0.830624 -1.373376 -0.104738 1.095583 -0.322505 -1.977315 -0.662073 -0.601525 -1.497570 -0.479368 -2.465081 -0.326782 -1.790530 0.024929 -1.794072 -0.856350 -0.404809 -1.835887 -3.841579 1.144694
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.648956 1.899704 -2.805220 1.193517 -1.672183 0.736253 1.431038 2.416561 -0.114323 -0.276673 -0.880766 -1.675821 0.639501 -0.699522 2.409334 0.895344 2.117077 -0.168755 2.090802 -2.598300
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.587162 -0.831515 -0.918090 0.844691 -1.936061 -1.268363 1.725329 -0.898893 1.117112 -0.170445 0.392757 0.274619 -0.324562 -0.784403 2.505877 1.542580 0.355596 -0.295835 0.953050 0.202173
wb_dma_ch_sel/always_48 -0.581949 -0.796136 -1.883254 -1.185323 -1.322958 -0.893456 0.760217 0.653368 -3.127910 -2.915479 -4.300725 2.728667 4.683022 1.282426 -2.684440 2.842827 0.349699 1.485571 -0.351845 -4.144759
wb_dma_ch_sel/always_43 0.098261 2.129209 0.852286 -3.352328 3.335556 0.628049 -4.124449 1.233343 -0.401084 -1.175023 -1.894767 -0.358934 -0.834157 -1.219637 -3.673801 -2.527487 1.191423 -0.776816 -0.291982 0.452486
wb_dma_ch_sel/always_42 3.569608 0.538801 0.933906 1.242810 -0.474440 0.145350 1.149608 2.001915 1.093372 2.208560 -2.533421 -2.678764 2.896970 1.500299 2.718492 -2.385053 -2.354007 0.177513 -4.432102 2.736799
wb_dma_ch_sel/always_40 2.464115 -1.384254 3.253111 -2.788793 0.274245 2.330862 1.977429 -1.126398 0.624848 0.551072 -2.853564 2.347618 -1.648244 1.231081 -2.035233 2.880850 0.108404 0.581194 -0.083478 -1.585336
wb_dma_ch_sel/always_47 -1.152278 1.626847 -1.320895 -0.677808 1.748738 -0.483269 -0.248390 -0.131728 0.426251 -0.006930 0.751222 1.130679 0.166546 -0.802296 0.781700 1.457927 0.970358 2.134928 -0.274123 -1.659274
wb_dma_ch_sel/always_46 1.188232 -0.321458 -0.896733 1.388147 0.194738 1.833609 -0.468689 1.549001 -0.132730 1.943750 1.508207 -0.968945 1.338141 1.091706 2.376029 -0.333899 0.042961 -0.107598 -0.540840 0.955385
wb_dma_ch_sel/always_45 -1.214600 0.388240 1.764092 0.518707 -1.248522 -0.546666 -1.564968 -2.371472 -2.573320 -1.172199 0.231852 -0.091046 -0.489346 1.363914 -4.447975 0.033735 0.348451 0.605704 1.003517 -0.523571
wb_dma_ch_sel/always_44 -1.038273 0.582038 0.313539 -2.634638 -7.356285 -2.066287 4.113882 -3.351436 0.280851 -3.652422 -1.982798 0.367106 2.632661 0.194599 2.734140 1.852957 1.621383 -0.751570 -1.750770 0.083870
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.109187 2.163568 -0.575290 0.980677 -1.621981 0.107110 -0.692041 0.946241 -0.402546 -1.037351 -1.810435 -2.437485 -1.905218 -1.007314 1.547426 0.565884 3.116634 -0.745124 2.607754 -0.871398
wb_dma_ch_rf/input_ndnr 0.807068 -1.357234 -0.347530 -3.274717 2.167965 3.091754 -1.872743 2.964490 -0.571602 -1.094881 -2.951668 -0.814332 0.605924 1.519763 -2.872696 1.764091 2.565716 0.274795 2.078491 -2.888452
wb_dma_de/always_4/if_1/stmt_1 1.419819 2.778230 0.198690 -1.398910 1.351268 2.666196 -0.866796 2.837725 0.666204 -0.099270 -1.981774 -2.165351 -1.556047 -0.795616 0.655097 -0.583885 2.763339 -0.307837 0.749629 -1.501697
wb_dma_wb_if/wire_wb_addr_o -0.715110 -0.262509 -1.379702 2.203676 -0.858622 -1.505319 -1.750908 0.919987 -2.152376 -0.884558 -0.307439 -1.098497 2.673023 1.067871 -1.791069 -0.722103 -0.938636 0.331959 2.138347 -0.348005
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.753708 0.299574 0.056426 1.549886 -1.178382 -1.278360 -1.412109 -0.917713 -1.973138 -0.878389 -0.185927 -0.542135 -0.252560 0.297774 -1.181152 -0.217235 0.233657 -0.212502 1.229391 0.382974
wb_dma_ch_sel/assign_111_valid 0.767222 1.994290 -0.761720 -0.585397 -0.511706 1.465040 0.838957 1.952238 1.662282 -0.235299 -1.636338 -1.919275 -1.748465 -1.475044 2.964165 0.948417 3.075573 -0.487724 1.480537 -1.382149
wb_dma_wb_slv/assign_2_pt_sel -1.075758 -2.202013 -1.277844 0.689155 -0.710522 -2.466789 0.271683 0.302077 -2.920048 0.371255 -5.302659 -1.774292 5.306189 1.490402 -6.889098 -5.799394 -2.519004 -2.963239 -9.048919 3.000782
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.931998 2.230207 -2.677115 -1.405628 1.755010 -2.701720 -3.556481 0.484219 0.632721 -1.757913 -2.574817 -1.766296 -1.362042 -2.072049 1.960477 1.609815 4.135666 0.668515 2.037204 -0.329829
wb_dma_ch_sel/assign_144_req_p0 0.205083 2.060159 -0.532554 0.877881 -1.439790 0.230932 -0.634552 1.034640 -0.197226 -1.035194 -1.826195 -2.321202 -2.128646 -1.154870 1.721999 0.763676 3.225184 -0.728865 2.710355 -0.952988
wb_dma_de/input_pointer 2.438985 -1.256791 3.111175 -2.699572 0.285935 2.307146 1.921638 -0.992623 0.587025 0.505718 -2.885331 2.311437 -1.549652 1.114320 -1.956648 2.752326 0.104224 0.584652 -0.032465 -1.641673
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.879476 -4.873970 -1.147682 -1.736971 0.215894 -0.779310 -0.013922 0.383635 2.242145 -0.751731 -1.927396 0.955844 -0.428088 -0.367989 3.008235 3.594769 1.109995 -1.063994 2.067964 1.001003
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.681587 -0.738163 0.369174 -2.155348 -1.393569 -1.154321 2.321894 -1.026485 2.219420 -0.591459 -3.887697 2.460635 -1.945132 -1.857266 3.763052 3.571859 0.859281 -0.899447 1.441233 0.024762
wb_dma_ch_rf/input_wb_rf_adr 1.915313 1.579510 -0.953069 1.400280 -2.642585 -3.900194 -7.200458 0.316663 -2.443658 -3.201465 1.037773 -0.813483 5.169592 0.280437 5.993501 -1.771491 -1.701822 -1.176148 4.580326 6.130257
wb_dma_ch_sel/input_pointer0 1.009234 -1.327733 1.942490 -2.914884 0.453390 1.990884 -0.031022 -0.487597 0.357736 -1.336234 -0.759804 1.892842 -1.122561 0.388647 -2.001066 2.506614 1.228729 0.573946 1.757825 -1.898101
wb_dma_ch_sel/input_pointer1 1.687479 -1.539000 0.336140 -2.019804 0.665144 1.402147 0.040838 1.073009 0.912872 -1.060533 -1.354394 1.674479 -1.112455 -0.709325 1.253805 2.421203 1.197674 -0.301297 2.104981 -1.129979
wb_dma_ch_sel/input_pointer2 1.040683 -0.345464 0.065628 -1.188349 -1.009538 -0.305353 -0.121257 -0.283014 0.254398 -0.611004 -1.209479 1.666677 0.532772 -0.513072 1.909102 1.105443 0.261021 -0.719682 0.730208 1.156518
wb_dma_ch_sel/input_pointer3 3.020398 -1.576915 1.575709 -1.890700 0.364094 1.557283 2.059317 0.230923 1.172215 0.743178 -3.504461 2.141097 -1.450802 0.155602 1.299281 2.727785 0.080496 -0.356355 0.090249 -0.571822
wb_dma_de/reg_chunk_0 1.622981 3.701988 0.214957 -0.653255 1.986612 2.373599 -1.140169 2.768305 -0.437908 0.131504 -0.874416 0.379289 -1.234500 -2.153596 -0.118172 -2.519895 0.762921 -0.969850 -0.479259 -0.656053
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.668767 -1.220897 0.279423 -0.920521 1.685304 1.746629 0.124851 1.260072 0.716008 -0.451523 -0.179687 0.071219 -1.594861 -0.121987 -0.653239 1.403268 0.916230 0.470046 1.357830 -2.278277
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.045704 2.140969 -0.475775 0.866276 -1.617614 0.101980 -0.566226 0.731994 -0.322240 -0.999226 -1.910045 -2.397648 -2.107182 -1.046131 1.561498 0.685377 3.254777 -0.749839 2.315812 -0.767824
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.084150 2.008700 -0.533768 0.948543 -1.638473 0.070434 -0.579619 0.867959 -0.321404 -1.068884 -1.845148 -2.359543 -1.950510 -1.051636 1.638191 0.698898 3.099974 -0.749331 2.569089 -0.824308
wb_dma_ch_sel/reg_am0 1.168546 -0.354689 -0.912935 1.397416 0.169204 1.834912 -0.481437 1.564847 -0.122403 1.917656 1.571824 -0.953860 1.324649 1.112830 2.428365 -0.293413 0.017314 -0.118998 -0.402732 0.948754
wb_dma/assign_2_dma_req 1.339831 -3.311333 -0.369235 -2.626976 0.156987 -2.087305 0.528624 -0.626008 2.496868 -0.198209 -4.746563 1.248315 -1.056982 -0.838270 3.022958 3.235745 0.637523 -1.322084 0.712598 1.743436
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.996868 -0.888849 2.530161 -2.595942 -0.803045 1.477791 0.146356 -1.473239 -1.922079 -3.169393 0.214507 3.925523 -0.524971 -0.694818 -3.343598 -0.048741 -0.476160 -0.471614 -1.401876 -1.328496
wb_dma_ch_rf/wire_ch_csr -1.016988 1.498114 -1.417607 0.441867 -3.440487 -1.602356 1.245307 -1.114974 -0.879118 1.952352 -3.392112 -1.924388 3.202648 0.675827 -3.302446 -2.745725 0.683482 -0.310396 -4.735016 2.253853
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.099262 -0.958930 -0.238944 -0.442985 -2.588999 -1.195366 -2.088494 -1.451714 -0.453652 -2.259178 0.365209 -0.413639 3.469233 1.308042 1.721647 2.294473 1.531763 1.922343 0.900742 1.540065
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.150708 0.983594 0.089173 0.722683 0.635983 -0.306171 -0.231194 -0.191207 -1.220996 0.276876 1.084978 2.740037 0.373410 -1.375646 -0.942391 -2.060894 -2.061428 -0.690961 -1.502181 0.856336
wb_dma_ch_sel/assign_118_valid 0.779799 2.101949 -0.708979 -0.571938 -0.525011 1.389102 0.723426 1.943848 1.750431 -0.171565 -1.622258 -2.110303 -1.768326 -1.516445 3.065834 0.813114 3.179407 -0.570217 1.506656 -1.228531
wb_dma_ch_rf/input_de_adr1_we -0.700862 0.297385 0.083525 1.585175 -1.187849 -1.286512 -1.475230 -0.945385 -2.047329 -0.917923 -0.245616 -0.454957 -0.322210 0.282261 -1.167934 -0.224185 0.269741 -0.235403 1.276787 0.408954
wb_dma_wb_mast/input_mast_din 1.819748 -3.995846 -0.475503 -1.065213 2.671657 -0.323780 -2.778441 1.976079 0.243187 1.303390 -1.515113 -0.510346 2.266201 2.572861 0.543870 -0.004245 -1.863964 -0.958269 0.758929 3.042245
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.393258 0.532463 -1.625381 -3.314954 -3.392156 -2.448354 -0.154968 -3.654482 -4.123073 -1.808311 -3.150721 -2.671192 2.056399 3.483464 -0.436207 -0.658357 -0.586760 1.330297 -2.660083 0.697478
wb_dma_de/always_2/if_1/stmt_1 -0.989444 0.579047 0.302741 -2.720923 -7.255125 -2.039108 4.024480 -3.211185 0.219420 -3.701715 -2.186625 0.433198 2.660443 0.155715 2.571749 1.892910 1.646976 -0.752068 -1.663655 0.014570
wb_dma_de/assign_65_done/expr_1 1.388033 0.922978 -0.380234 -1.272398 3.549135 1.478117 -2.796160 3.019055 -0.207272 0.516246 -1.882882 -0.610014 -0.349205 -1.028269 -0.995121 -2.693532 0.470248 -1.412055 -1.342121 1.046989
wb_dma_ch_sel/reg_de_start_r -1.820563 3.202648 -2.714662 -0.705317 2.364429 -3.000259 -3.932917 0.477807 -0.334775 -1.534891 -1.608614 0.398872 -1.035537 -3.377716 1.347543 -0.187757 2.473057 0.111677 0.881026 0.412436
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.175170 0.924687 0.015837 0.711381 0.631083 -0.236718 -0.258103 -0.065877 -1.188483 0.233740 1.101497 2.685445 0.360412 -1.381841 -0.838276 -1.926176 -1.998119 -0.646490 -1.309721 0.715139
wb_dma_ch_rf/input_dma_rest 1.498999 -0.075105 1.194087 0.007868 -0.158772 0.302907 1.978637 -0.597164 0.264694 1.777598 -2.226016 0.550720 -0.472530 0.747144 0.137008 0.417699 -1.032843 0.002209 -1.800002 0.335825
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.388387 -1.279632 3.097475 -2.770524 0.254251 2.248695 1.888368 -1.040991 0.564378 0.406043 -2.935548 2.326368 -1.530851 1.135587 -1.944301 2.827419 0.163179 0.536745 -0.065231 -1.593843
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.478669 -2.220912 0.989595 -2.459879 -1.181951 1.038266 0.642845 -0.036842 -0.139565 -3.242754 -1.276935 1.497112 -0.870730 -0.494516 0.720588 1.895771 1.220722 -0.720339 0.169062 -1.230258
wb_dma_de/wire_de_csr 2.831970 -4.115443 0.989980 -2.489722 1.980682 0.649383 0.360818 0.589040 1.422384 1.155276 -4.500285 1.081216 -0.594906 1.156348 0.502990 2.389723 -0.247141 -0.779803 -0.759000 1.165033
wb_dma_ch_sel/reg_ndnr 0.723438 -1.300149 -0.438190 -3.063321 2.039777 2.831391 -1.841888 2.890627 -0.502712 -1.014178 -2.921122 -1.054944 0.624734 1.479536 -2.712461 1.608189 2.515939 0.200435 1.881575 -2.692695
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.670672 0.349465 0.046706 1.528790 -1.103985 -1.214948 -1.408191 -0.814069 -1.940462 -0.839222 -0.218603 -0.442788 -0.273185 0.276623 -1.098859 -0.195224 0.240604 -0.258656 1.289988 0.339664
wb_dma_ch_sel/reg_txsz 0.100340 2.394541 0.781841 -3.285028 3.324259 0.595072 -4.102210 1.262458 -0.455152 -1.187111 -1.957738 -0.117284 -0.832376 -1.428200 -3.555438 -2.666723 1.133007 -0.862065 -0.408423 0.438678
wb_dma_rf/always_1/case_1/stmt_10 -0.178110 0.568671 1.534824 -1.616929 0.377185 -1.469563 -2.009715 -2.096013 -1.253253 -2.145915 -0.586009 -0.235351 -1.316916 0.026531 -0.453365 -0.688840 -0.127812 -0.451782 -0.931952 1.128536
wb_dma_ch_pri_enc/inst_u28 1.850394 -0.569170 0.356120 -1.329150 1.217980 1.123605 -0.257251 0.912276 -0.247018 -0.845197 -0.326342 4.334160 -0.668712 -2.037061 0.487546 0.469245 -0.782110 -0.960446 0.791817 -0.240215
wb_dma_ch_pri_enc/inst_u29 1.803564 -0.568631 0.372142 -1.282305 1.188858 1.036605 -0.269673 0.859284 -0.268549 -0.796813 -0.340093 4.217839 -0.660299 -1.956223 0.424889 0.372504 -0.824093 -0.950707 0.603626 -0.132580
wb_dma/wire_de_adr1 -0.582663 0.182070 1.703146 -1.044806 -0.100612 0.752311 -0.106784 -1.437514 -0.551232 -0.295310 0.569773 0.271914 -0.147952 1.060416 -3.365701 0.177965 0.113854 0.885759 -0.223117 -0.960334
wb_dma_ch_arb/always_2/block_1/case_1 -0.427990 -0.874752 -1.668852 -1.358019 -1.501901 -0.926163 0.784215 0.463959 -2.982311 -2.863412 -4.393657 2.858221 4.716533 1.279015 -2.530274 2.930468 0.370010 1.415979 -0.261576 -3.814777
wb_dma_de/always_18/stmt_1/expr_1 -1.840616 -2.331363 -1.149954 2.378954 -2.087852 -0.154733 -2.737607 -2.202377 -3.078706 0.262905 -1.609118 -1.185306 -1.287803 0.677937 -2.492724 1.455199 3.980250 -1.497067 1.041025 2.338968
wb_dma_ch_arb/always_1/if_1 -0.426621 -0.662295 -1.789018 -1.240463 -1.254349 -0.878530 0.499004 0.669348 -3.038233 -2.757584 -4.384305 2.620842 4.631330 1.192883 -2.619719 2.637804 0.354134 1.390447 -0.260398 -3.735783
wb_dma_ch_pri_enc/inst_u20 1.823912 -0.615374 0.408717 -1.259685 1.267203 1.127922 -0.232500 0.854540 -0.263411 -0.805522 -0.239238 4.294464 -0.670512 -1.955125 0.335251 0.406624 -0.823313 -0.905806 0.608668 -0.257903
wb_dma_ch_pri_enc/inst_u21 1.783459 -0.577792 0.361876 -1.305658 1.223550 1.082869 -0.234866 0.865605 -0.260272 -0.832647 -0.375961 4.177172 -0.640243 -1.959193 0.432002 0.447103 -0.755862 -0.933754 0.644138 -0.220195
wb_dma_ch_pri_enc/inst_u22 1.776897 -0.569404 0.419418 -1.227571 1.172730 1.025439 -0.240967 0.801421 -0.260109 -0.767492 -0.301971 4.246314 -0.645090 -1.974274 0.380165 0.305153 -0.888813 -0.975029 0.540303 -0.119577
wb_dma_ch_pri_enc/inst_u23 1.755174 -0.443939 0.298649 -1.247434 1.100196 1.040729 -0.291160 0.840282 -0.335010 -0.792978 -0.368576 4.225646 -0.512727 -1.965767 0.400201 0.280721 -0.809068 -0.939963 0.514545 -0.133710
wb_dma_ch_pri_enc/inst_u24 1.795720 -0.582870 0.351441 -1.301268 1.198888 1.084033 -0.246801 0.858978 -0.251889 -0.798024 -0.326967 4.224706 -0.655053 -1.954348 0.392286 0.409800 -0.785599 -0.940490 0.641552 -0.223777
wb_dma_ch_pri_enc/inst_u25 1.748072 -0.613941 0.430758 -1.285397 1.187047 1.074820 -0.211067 0.825404 -0.244604 -0.806836 -0.331061 4.103700 -0.667011 -1.911136 0.325863 0.384535 -0.766614 -0.881389 0.574254 -0.239198
wb_dma_ch_pri_enc/inst_u26 1.797321 -0.678179 0.417833 -1.286079 1.238912 1.043861 -0.241749 0.800416 -0.251945 -0.793257 -0.279734 4.267739 -0.709370 -1.932088 0.380265 0.406291 -0.844082 -0.930822 0.557786 -0.150835
wb_dma_ch_pri_enc/inst_u27 1.813000 -0.605128 0.379295 -1.325737 1.171634 1.075033 -0.224961 0.886431 -0.232246 -0.817440 -0.398416 4.200294 -0.624901 -1.982270 0.429250 0.468156 -0.749771 -0.941001 0.642676 -0.234013
wb_dma/wire_dma_busy 0.385063 2.385312 1.421180 -0.501770 0.036298 -0.333596 1.975147 -0.814657 1.514198 0.340254 -1.152883 -2.193240 -3.301815 -1.605163 -3.577021 -2.952557 -0.566086 -0.520964 -1.416835 -1.551453
wb_dma_ch_sel/reg_ack_o 1.433177 -3.350319 -0.238813 -2.685886 0.363650 -1.995760 0.475674 -0.624520 2.508013 -0.189433 -4.726243 1.379461 -1.138812 -0.845471 2.894130 3.198238 0.494462 -1.361227 0.713428 1.764818
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.682407 -1.250535 0.277556 -0.886474 1.723009 1.749596 0.124328 1.304469 0.749353 -0.486864 -0.138983 0.029819 -1.647259 -0.151292 -0.683927 1.400745 0.942840 0.459548 1.448224 -2.321566
wb_dma_rf/reg_csr_r 1.538321 4.403919 1.819075 0.159092 -1.096542 -0.650921 3.129877 -1.096520 0.077787 1.630285 -4.268970 1.680190 -3.006825 -2.852799 1.906047 -2.196811 -1.302385 -2.658321 -1.997227 1.143711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.659872 1.880596 -2.808840 1.130832 -1.731114 0.690500 1.521404 2.342057 -0.077883 -0.284046 -0.950143 -1.658749 0.573667 -0.768621 2.428016 1.008616 2.199976 -0.115743 1.972121 -2.636463
assert_wb_dma_ch_sel 0.678233 -1.228716 0.256895 -0.890583 1.725584 1.717027 0.150137 1.315971 0.710989 -0.464667 -0.169473 0.080486 -1.632421 -0.173910 -0.624054 1.415597 0.912796 0.447059 1.426026 -2.302288
wb_dma_ch_rf/always_27/stmt_1/expr_1 -0.302272 2.923806 -1.491527 -0.442380 2.176836 -2.540227 -1.893964 -0.017445 -0.054514 0.206775 -3.431585 0.906943 -1.483236 -2.512079 1.484574 0.256938 1.264121 0.130281 -0.500944 0.663502
wb_dma_ch_sel/inst_ch2 1.012091 -0.348931 0.079526 -1.209078 -1.132027 -0.345048 -0.067790 -0.298867 0.231624 -0.634560 -1.304836 1.623415 0.613041 -0.477117 1.971822 1.070545 0.298794 -0.751264 0.649932 1.248815
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.637493 -1.197075 0.271157 -0.818897 1.655862 1.691307 0.120302 1.310700 0.689363 -0.452259 -0.081903 0.085208 -1.608959 -0.177271 -0.611616 1.344033 0.881845 0.454739 1.412642 -2.225586
wb_dma_ch_sel/assign_122_valid 0.797281 2.015069 -0.697107 -0.527347 -0.603256 1.291698 0.788575 1.870247 1.732958 -0.195842 -1.643131 -2.073766 -1.749656 -1.500162 3.129430 0.830766 3.073507 -0.587617 1.503424 -1.132605
wb_dma_rf/wire_dma_abort 1.001701 1.412326 -2.307203 -0.043766 -0.474348 1.676279 1.255556 3.028947 -0.507184 -0.983032 -1.205750 2.562407 0.073102 -2.615871 2.476110 1.078850 1.124058 -1.039124 2.235994 -2.676847
wb_dma_de/assign_67_dma_done_all/expr_1 1.188038 0.134873 -0.550741 -2.008022 2.890208 1.699031 -2.569584 3.240557 0.917947 0.271403 -3.098188 -3.242388 -0.601781 0.292677 -0.076647 -0.725244 2.516259 -0.778015 0.053302 0.276491
wb_dma_de/always_4/if_1/cond 1.525113 3.770976 0.200338 -0.588485 1.924902 2.370516 -1.084300 2.707284 -0.548162 0.175596 -0.882427 0.327042 -1.135722 -2.077127 -0.256465 -2.634182 0.746532 -0.928769 -0.690679 -0.690974
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.703144 1.313765 -1.139138 -1.094767 1.982722 -0.056869 -0.668422 0.298715 -0.253438 -0.378452 1.102247 0.911689 3.003320 0.962547 -2.928353 1.201497 -0.055151 3.590616 0.451818 -3.344666
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.471871 1.249046 -1.939835 -2.836191 -3.364710 -2.296760 -0.298530 -3.400630 -4.930259 -1.852156 -2.567028 -1.042649 2.594029 2.524932 -0.690216 -1.551378 -1.241420 0.993260 -3.106189 0.856333
assert_wb_dma_ch_arb/input_advance -0.107711 2.891630 -1.981815 0.337143 0.217294 2.048095 -0.231394 3.432157 -1.280728 -0.145890 -1.372313 -2.044794 0.986135 0.072120 -0.130346 -0.640092 1.894457 0.181756 1.151308 -2.920223
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.607207 -0.827803 -0.909733 0.920279 -1.992051 -1.268000 1.708144 -0.885359 1.100965 -0.152232 0.398611 0.270286 -0.277340 -0.797682 2.539051 1.513608 0.338792 -0.287542 0.974370 0.190548
wb_dma_ch_rf/reg_ch_tot_sz_r -0.966312 1.632470 0.692852 -2.942685 3.811196 1.055711 -3.782348 1.589542 0.416906 -0.744497 -2.009941 -4.036527 -1.719163 0.376533 -4.689855 -1.806597 2.665381 0.346646 0.004550 -1.196376
wb_dma_ch_rf/wire_ch_adr0 -0.372805 2.111960 -0.836287 -1.157278 -5.651701 -0.282447 3.789169 -1.438239 0.072899 -0.905474 -0.293984 -1.136738 3.359182 0.773140 3.902980 0.021725 1.183573 -0.191963 -4.797121 0.269476
wb_dma_ch_rf/wire_ch_adr1 -1.101646 1.255055 2.841838 -1.193380 -0.639055 -1.881220 -3.639466 -3.794720 -3.712435 -3.166014 -0.851175 -0.527127 -1.630145 1.149378 -4.335006 -0.672352 0.449932 0.090891 -0.013918 0.519520
wb_dma/wire_ch0_adr0 1.079097 0.633962 -1.369394 0.096588 -5.749484 -0.310710 0.837099 -0.622702 1.201089 -0.218253 0.544219 -1.389796 4.008392 1.044186 6.992257 2.418895 2.142117 0.264172 1.753580 2.656894
wb_dma/wire_ch0_adr1 -0.620113 0.304278 0.094606 1.495950 -1.050738 -1.165802 -1.375853 -0.859326 -1.871299 -0.836133 -0.216220 -0.422103 -0.286539 0.278735 -1.068580 -0.186590 0.202255 -0.237748 1.168386 0.346618
wb_dma_ch_pri_enc/wire_pri24_out 1.767068 -0.531010 0.337010 -1.242197 1.221274 1.103274 -0.222777 0.895402 -0.290867 -0.795667 -0.298011 4.186651 -0.674063 -1.995150 0.371472 0.417992 -0.758749 -0.931838 0.617455 -0.271864
wb_dma/input_dma_rest_i 1.533067 -0.050427 1.239330 0.073959 -0.267379 0.306850 2.189305 -0.696548 0.311905 1.857165 -2.224042 0.594541 -0.470868 0.749565 0.209681 0.479904 -1.068051 -0.013789 -1.848889 0.318327
wb_dma_inc30r/assign_1_out 1.214305 -0.367178 -0.905675 1.455332 0.223668 1.889420 -0.494009 1.637428 -0.104315 1.989437 1.645712 -0.996732 1.326145 1.130068 2.522346 -0.309730 0.016408 -0.123860 -0.435065 0.996069
wb_dma_ch_sel/assign_133_req_p0 -0.331570 0.648273 0.488219 -0.008464 -3.006338 0.342901 -0.310603 0.265528 -1.679048 -3.436033 -1.105046 -2.516502 0.790701 0.827956 -2.272790 0.076888 1.989712 0.270060 1.549388 -2.531355
wb_dma_ch_rf/always_23 -1.178670 0.474259 1.732177 0.556696 -1.212233 -0.452312 -1.561065 -2.191593 -2.538185 -1.194542 0.298539 -0.112640 -0.503745 1.255453 -4.344901 0.062702 0.402281 0.645436 1.186608 -0.645657
wb_dma_inc30r/reg_out_r -1.799072 2.846198 -1.633200 -1.280532 0.373365 -1.002766 -1.951261 -0.775319 -0.182706 -1.119119 2.126510 -0.367305 5.575489 1.591692 -1.147658 1.700771 1.079254 5.910494 -1.114611 -2.006034
wb_dma/wire_pointer2 1.026812 -0.363871 0.041047 -1.208654 -1.074251 -0.332863 -0.090383 -0.292539 0.235695 -0.621448 -1.236954 1.682341 0.535690 -0.518721 1.984869 1.109327 0.265496 -0.759476 0.713277 1.210914
wb_dma_ch_rf/always_20 -0.263250 2.203558 -0.723564 -1.346246 -5.411779 -0.041602 3.753721 -1.381379 0.145490 -0.839852 -0.120595 -1.062834 3.432238 0.844946 3.769809 0.081611 1.175368 0.054710 -4.877109 0.106588
wb_dma/wire_pointer0 0.972286 -1.276970 1.866873 -2.864888 0.465174 1.945373 -0.112408 -0.432684 0.300263 -1.317817 -0.803433 1.821167 -1.046501 0.377310 -1.984507 2.421781 1.200175 0.553636 1.735956 -1.880057
wb_dma/wire_pointer1 1.698990 -1.576514 0.280212 -2.042342 0.647809 1.426540 0.030322 1.070848 0.938612 -1.076243 -1.395343 1.744047 -1.070080 -0.718484 1.298719 2.465513 1.196092 -0.320645 2.143507 -1.101700
wb_dma/wire_mast0_err 1.059781 1.248820 -2.324931 -0.128224 -0.495649 1.793746 1.303497 3.081850 -0.377523 -1.024308 -1.167415 2.537806 -0.018797 -2.594910 2.671118 1.304885 1.331106 -0.979391 2.392534 -2.824361
wb_dma_ch_rf/always_26 -0.459675 2.855290 -0.861230 -0.335667 2.419868 -4.138871 -1.798712 -1.373703 -1.491916 -1.018278 -3.584284 1.451284 -2.062405 -1.997706 1.142857 0.142760 -0.013018 0.615388 -2.418437 0.422869
wb_dma_de/always_23/block_1/case_1/block_5 2.414781 4.282089 0.809238 -2.964002 3.940059 3.532493 2.775079 2.571844 1.018835 5.333496 -2.227468 1.257849 0.316451 1.148746 0.201284 -2.030404 -1.778289 -0.088361 -5.022698 -1.001140
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.078822 2.151243 -0.595954 0.888623 -1.624302 0.165343 -0.581168 0.958816 -0.344609 -1.069833 -1.897439 -2.327840 -1.964936 -1.083879 1.732123 0.739244 3.241887 -0.759115 2.582788 -0.926421
wb_dma_ch_rf/wire_ch_am0_we 1.226853 -0.369544 -0.916284 1.425143 0.227566 1.872772 -0.508630 1.586934 -0.131467 2.003430 1.662656 -0.981173 1.360352 1.104148 2.511391 -0.317410 0.041873 -0.108107 -0.492808 0.989359
wb_dma_ch_rf/always_25 -1.154672 1.971654 -0.731085 -0.818217 2.114814 -2.299100 -0.209849 -1.383999 -1.076139 -1.239891 -0.479080 1.575193 -0.592014 -0.489246 0.716631 1.115636 -0.090622 2.293267 -2.839801 -1.633293
wb_dma/wire_dma_rest 1.569152 -0.261228 1.259193 -0.071749 -0.106216 0.331794 2.033931 -0.673006 0.369407 1.785530 -2.228490 0.693127 -0.573389 0.717063 0.173081 0.568438 -0.997297 -0.069686 -1.783440 0.367460
wb_dma_wb_mast/input_mast_adr -0.662720 -0.257521 -1.313280 2.147842 -0.727120 -1.463321 -1.712630 0.927550 -2.106690 -0.873159 -0.327910 -1.024653 2.673171 1.089812 -1.788580 -0.718156 -0.984922 0.378035 2.080694 -0.375914
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.488611 -2.205427 1.056801 -2.472394 -1.212077 0.908111 0.618123 -0.176058 -0.174848 -3.129287 -1.297958 1.511155 -0.741860 -0.434176 0.691184 1.787402 1.126415 -0.717203 -0.055688 -1.028926
wb_dma_ch_sel/always_44/case_1 -1.031316 0.482829 0.348938 -2.780672 -7.373043 -2.147810 4.060813 -3.424017 0.214602 -3.803149 -2.182229 0.441358 2.636583 0.148199 2.590937 1.840367 1.643464 -0.814392 -1.938680 0.153292
wb_dma/wire_ch0_am0 1.208000 -0.366472 -0.917642 1.428359 0.137777 1.818598 -0.510907 1.589436 -0.176111 1.925148 1.552697 -1.010228 1.291704 1.070317 2.521246 -0.303772 0.076472 -0.176885 -0.487466 1.061516
wb_dma/wire_ch0_am1 -1.198053 1.604984 -1.323799 -0.691115 1.804272 -0.557464 -0.301683 -0.160570 0.487990 0.015257 0.763609 1.109796 0.186960 -0.820691 0.830809 1.505382 1.030156 2.201151 -0.262247 -1.590142
wb_dma_ch_rf/always_19/if_1 -0.082038 1.643107 1.726810 0.293245 0.678539 -0.562034 -0.716643 -1.239209 1.029495 1.098208 0.713449 -2.016807 -1.567815 -0.229855 -0.479919 -2.407545 -0.143410 -0.158770 -2.240875 2.255205
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.351857 2.367656 -0.744791 -1.314391 -5.586042 -0.181291 3.907010 -1.436865 0.121966 -0.843002 -0.372138 -1.189083 3.375519 0.804390 3.711115 -0.021792 1.257550 -0.081990 -4.967163 0.088606
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.065527 3.016169 0.660094 1.053310 -3.264757 4.418661 0.106681 0.401778 -1.465962 4.457245 -1.982384 -0.891085 0.925029 2.259455 1.584752 1.101875 3.155060 -0.644443 0.891820 2.395302
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.223087 -2.706857 -1.209038 0.822405 -0.963393 1.132050 -1.370585 -1.454585 -1.162011 1.240086 -1.420156 -0.794546 -0.942177 0.459067 -1.493192 1.633224 3.868262 -1.263463 -0.414941 2.113155
wb_dma_de/always_3/if_1 -2.268752 1.671108 -1.032747 0.450379 0.947423 -1.257044 -2.179816 -0.500416 -2.119542 -1.061188 0.870814 0.451991 2.657904 1.213192 -3.940414 0.857175 0.161986 3.250294 1.678121 -2.764383
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.140714 0.921021 0.077319 0.700659 0.568410 -0.309052 -0.246870 -0.215506 -1.171918 0.250376 1.025584 2.513546 0.345504 -1.269054 -0.912322 -1.995204 -1.939116 -0.616665 -1.461690 0.857808
wb_dma_ch_rf/assign_16_ch_adr1_we -1.155658 0.461968 1.710678 0.477499 -1.218575 -0.480022 -1.495846 -2.222682 -2.419261 -1.103172 0.194571 -0.110574 -0.436528 1.269216 -4.224320 -0.017319 0.343016 0.567626 0.862237 -0.462102
wb_dma_wb_if/wire_wbm_data_o -1.856970 0.440597 -2.222705 1.466138 -2.601560 -1.136929 2.108432 0.814760 -0.167612 1.790642 0.541725 -1.522856 3.427335 0.787460 -5.184155 -3.525658 -1.562868 -0.036056 -1.581032 -0.196999
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.783860 -0.598170 0.360565 -1.256372 1.240956 1.104854 -0.235810 0.912778 -0.198604 -0.802712 -0.237808 4.101525 -0.742501 -1.933169 0.405799 0.434103 -0.724790 -0.876952 0.762669 -0.285292
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.563978 1.563042 -1.599987 -0.577783 1.875511 3.631504 -0.091919 4.567725 -0.537356 -0.597195 -1.457373 -1.798979 -0.662049 -0.128171 -0.717504 0.709812 2.677886 0.596680 2.414521 -4.999670
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.873515 -1.381325 -1.721908 -2.020392 -2.005277 -1.080611 0.910730 0.348827 -2.131040 -3.007457 -5.433944 0.435609 4.566586 2.493556 -2.132415 4.191594 1.866188 1.944819 0.272858 -4.210832
wb_dma_ch_sel/always_48/case_1/stmt_2 0.144902 0.874249 0.066199 0.692661 0.616338 -0.255478 -0.267940 -0.147970 -1.134478 0.229951 1.048902 2.507067 0.360118 -1.269152 -0.838052 -1.937243 -1.910266 -0.641400 -1.378585 0.812526
assert_wb_dma_ch_arb/input_grant0 -0.128039 2.740727 -1.877907 0.338688 0.152600 1.904800 -0.201728 3.203089 -1.239477 -0.120895 -1.302432 -1.955695 0.977750 0.075410 -0.145945 -0.652889 1.786664 0.133884 0.992195 -2.686251
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.095352 0.993370 0.080362 0.771271 0.595191 -0.314317 -0.252863 -0.214725 -1.200192 0.256066 1.075023 2.586040 0.410664 -1.297394 -0.933162 -2.092147 -2.041436 -0.669232 -1.563842 0.899313
wb_dma_ch_pri_enc/wire_pri18_out 1.848166 -0.581457 0.363970 -1.278313 1.305122 1.147509 -0.229859 0.940408 -0.228690 -0.845345 -0.280480 4.315135 -0.706266 -2.057926 0.395605 0.396344 -0.831627 -0.944868 0.726673 -0.286164
wb_dma_ch_sel/assign_156_req_p0 0.132482 2.081248 -0.555489 0.899046 -1.808383 0.074940 -0.519549 0.831310 -0.248981 -1.076291 -1.859457 -2.294878 -1.912079 -1.078003 1.869415 0.769267 3.210605 -0.802805 2.621775 -0.725727
wb_dma_ch_rf/reg_ch_err 1.001540 1.344583 -2.340477 0.051865 -0.660446 1.595350 1.244115 3.079115 -0.347991 -1.040404 -1.122573 2.379094 0.054263 -2.593976 2.815825 1.211932 1.210904 -1.064204 2.553076 -2.634932
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.679523 -1.165060 0.250228 -0.848312 1.683711 1.698914 0.118757 1.295517 0.706755 -0.458052 -0.157821 0.090760 -1.608249 -0.181946 -0.625458 1.372815 0.880563 0.457803 1.402350 -2.258709
wb_dma_wb_slv/input_wb_addr_i -0.997601 3.084077 0.711205 0.802060 -3.824885 -4.059659 -1.203404 -0.665376 -2.074874 -0.678700 -2.617559 -0.277645 2.835525 0.606859 -0.135572 -3.819772 -2.803510 -2.863620 -3.643745 4.396577
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.156620 0.884138 0.010633 0.693792 0.548166 -0.271421 -0.223461 -0.139788 -1.116269 0.217752 1.005087 2.483989 0.388756 -1.238368 -0.817491 -1.863934 -1.871798 -0.599973 -1.317576 0.762448
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.155788 0.911642 0.059396 0.699972 0.641540 -0.252864 -0.245406 -0.079741 -1.140222 0.239978 1.071352 2.576210 0.352646 -1.340584 -0.799343 -1.945740 -1.935868 -0.612360 -1.349797 0.761989
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.118511 1.004896 0.009823 0.733543 0.568443 -0.293838 -0.264209 -0.160518 -1.230905 0.280473 1.064565 2.525494 0.455850 -1.270426 -0.865872 -2.024351 -1.929580 -0.652937 -1.463305 0.833564
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.304125 0.011866 -0.395477 -1.991043 3.027831 1.794531 -2.581194 3.207847 1.021548 0.260278 -2.827854 -3.127456 -0.815432 0.203393 0.002721 -0.658569 2.445462 -0.782115 0.263117 0.255374
