{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423226593847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423226593848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 07:43:13 2015 " "Processing started: Fri Feb 06 07:43:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423226593848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423226593848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423226593848 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423226595525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-DPArch " "Found design unit 1: datapath-DPArch" {  } { { "datapath.vhdl" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226596386 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226596386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423226596386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/desktop/proj1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/desktop/proj1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj1-DPArch " "Found design unit 1: proj1-DPArch" {  } { { "../../../Desktop/proj1.vhdl" "" { Text "C:/Users/x62865/Desktop/proj1.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226596439 ""} { "Info" "ISGN_ENTITY_NAME" "1 proj1 " "Found entity 1: proj1" {  } { { "../../../Desktop/proj1.vhdl" "" { Text "C:/Users/x62865/Desktop/proj1.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226596439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423226596439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423226596978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-arc " "Found design unit 1: regFile-arc" {  } { { "regfile.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597081 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regfile.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:regF " "Elaborating entity \"regFile\" for hierarchy \"regFile:regF\"" {  } { { "datapath.vhdl" "regF" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3_8.vhd 2 1 " "Using design file decoder3_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_8-arc " "Found design unit 1: decoder3_8-arc" {  } { { "decoder3_8.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/decoder3_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/decoder3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 regFile:regF\|decoder3_8:WrDec " "Elaborating entity \"decoder3_8\" for hierarchy \"regFile:regF\|decoder3_8:WrDec\"" {  } { { "regfile.vhd" "WrDec" { Text "C:/Users/x62865/Documents/EE375/Datapath/regfile.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597160 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg16.vhd 2 1 " "Using design file reg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-behavior " "Found design unit 1: reg16-behavior" {  } { { "reg16.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/reg16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597207 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/reg16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 regFile:regF\|reg16:R7 " "Elaborating entity \"reg16\" for hierarchy \"regFile:regF\|reg16:R7\"" {  } { { "regfile.vhd" "R7" { Text "C:/Users/x62865/Documents/EE375/Datapath/regfile.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_1.vhd 2 1 " "Using design file mux8_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-arc " "Found design unit 1: mux8_1-arc" {  } { { "mux8_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux8_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597337 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regFile:regF\|mux8_1:muxA " "Elaborating entity \"mux8_1\" for hierarchy \"regFile:regF\|mux8_1:muxA\"" {  } { { "regfile.vhd" "muxA" { Text "C:/Users/x62865/Documents/EE375/Datapath/regfile.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arc " "Found design unit 1: ALU-arc" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597401 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "datapath.vhdl" "ALU1" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x alu.vhd(26) " "Verilog HDL or VHDL warning at alu.vhd(26): object \"x\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1423226597421 "|datapath|ALU:ALU1"}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-func " "Found design unit 1: adder-func" {  } { { "adder.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597472 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:ALU1\|adder:addr " "Elaborating entity \"adder\" for hierarchy \"ALU:ALU1\|adder:addr\"" {  } { { "alu.vhd" "addr" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebit.vhd 2 1 " "Using design file onebit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBit-func " "Found design unit 1: OneBit-func" {  } { { "onebit.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/onebit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597557 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBit " "Found entity 1: OneBit" {  } { { "onebit.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/onebit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBit ALU:ALU1\|adder:addr\|OneBit:one " "Elaborating entity \"OneBit\" for hierarchy \"ALU:ALU1\|adder:addr\|OneBit:one\"" {  } { { "adder.vhd" "one" { Text "C:/Users/x62865/Documents/EE375/Datapath/adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtracter.vhd 2 1 " "Using design file subtracter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtracter-func " "Found design unit 1: subtracter-func" {  } { { "subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597723 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter ALU:ALU1\|subtracter:subt " "Elaborating entity \"subtracter\" for hierarchy \"ALU:ALU1\|subtracter:subt\"" {  } { { "alu.vhd" "subt" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597730 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sxtra subtracter.vhd(6) " "VHDL Signal Declaration warning at subtracter.vhd(6): used implicit default value for signal \"sxtra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423226597754 "|datapath|ALU:ALU1|subtracter:subt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xtraTemp1 subtracter.vhd(24) " "Verilog HDL or VHDL warning at subtracter.vhd(24): object \"xtraTemp1\" assigned a value but never read" {  } { { "subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1423226597754 "|datapath|ALU:ALU1|subtracter:subt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xtraTemp2 subtracter.vhd(24) " "Verilog HDL or VHDL warning at subtracter.vhd(24): object \"xtraTemp2\" assigned a value but never read" {  } { { "subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1423226597754 "|datapath|ALU:ALU1|subtracter:subt"}
{ "Warning" "WSGN_SEARCH_FILE" "complimenter.vhd 2 1 " "Using design file complimenter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complimenter-func " "Found design unit 1: complimenter-func" {  } { { "complimenter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/complimenter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597804 ""} { "Info" "ISGN_ENTITY_NAME" "1 complimenter " "Found entity 1: complimenter" {  } { { "complimenter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/complimenter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226597804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226597804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complimenter ALU:ALU1\|subtracter:subt\|complimenter:comp " "Elaborating entity \"complimenter\" for hierarchy \"ALU:ALU1\|subtracter:subt\|complimenter:comp\"" {  } { { "subtracter.vhd" "comp" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226597810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.vhd 2 1 " "Using design file mux2_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-arc " "Found design unit 1: mux2_1-arc" {  } { { "mux2_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226598099 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226598099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226598099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:MD " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:MD\"" {  } { { "datapath.vhdl" "MD" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226598106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tristatebuffer.vhd 2 1 " "Using design file tristatebuffer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-arc " "Found design unit 1: triStateBuffer-arc" {  } { { "tristatebuffer.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/tristatebuffer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226598174 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "tristatebuffer.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/tristatebuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423226598174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423226598174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer triStateBuffer:TSBA " "Elaborating entity \"triStateBuffer\" for hierarchy \"triStateBuffer:TSBA\"" {  } { { "datapath.vhdl" "TSBA" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423226598179 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[0\] " "Converted tri-state buffer \"ALU:ALU1\|F\[0\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[1\] " "Converted tri-state buffer \"ALU:ALU1\|F\[1\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[2\] " "Converted tri-state buffer \"ALU:ALU1\|F\[2\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[3\] " "Converted tri-state buffer \"ALU:ALU1\|F\[3\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[4\] " "Converted tri-state buffer \"ALU:ALU1\|F\[4\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[5\] " "Converted tri-state buffer \"ALU:ALU1\|F\[5\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[6\] " "Converted tri-state buffer \"ALU:ALU1\|F\[6\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[7\] " "Converted tri-state buffer \"ALU:ALU1\|F\[7\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[8\] " "Converted tri-state buffer \"ALU:ALU1\|F\[8\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[9\] " "Converted tri-state buffer \"ALU:ALU1\|F\[9\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[10\] " "Converted tri-state buffer \"ALU:ALU1\|F\[10\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[11\] " "Converted tri-state buffer \"ALU:ALU1\|F\[11\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[12\] " "Converted tri-state buffer \"ALU:ALU1\|F\[12\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[13\] " "Converted tri-state buffer \"ALU:ALU1\|F\[13\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU1\|F\[14\] " "Converted tri-state buffer \"ALU:ALU1\|F\[14\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1423226598974 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1423226598974 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU1\|F\[15\] ALU:ALU1\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU1\|F\[15\]\" to the node \"ALU:ALU1\|Equal0\" into an OR gate" {  } { { "alu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/alu.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1423226599760 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1423226599760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423226600536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423226602821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423226602821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "711 " "Implemented 711 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423226604038 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423226604038 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1423226604038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "513 " "Implemented 513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423226604038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423226604038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423226604108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 07:43:24 2015 " "Processing ended: Fri Feb 06 07:43:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423226604108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423226604108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423226604108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423226604108 ""}
