$date
	Mon Aug 28 10:32:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module f1 $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! s $end
$scope module h1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ( sum $end
$var wire 1 ' carry $end
$upscope $end
$scope module h2 $end
$var wire 1 ( a $end
$var wire 1 # b $end
$var wire 1 ! sum $end
$var wire 1 & carry $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
0&
1%
1$
1#
1"
1!
$end
#5
0"
0'
0%
0$
#10
