// Seed: 3889559552
module module_0 (
    output tri  id_0,
    input  tri0 id_1
);
  tri1 id_3;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign module_1.id_6 = 0;
  assign id_3 = id_3 / 'd0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    output tri1  id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  tri0  id_9
);
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
program module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply0 id_3;
  bit [-1 : 1] id_4;
  parameter id_5 = -1;
  assign id_3 = -1'h0;
  assign module_0.id_0 = 0;
  always id_4 = -1 - -1;
  wire  id_6;
  logic id_7;
  ;
endprogram
