@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":333:7:333:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 121MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":121:7:121:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 121MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET_PF_C5\CORERESET_PF_C5.v":21:7:21:21|Synthesizing module CORERESET_PF_C5 in library work.
Running optimization stage 1 on CORERESET_PF_C5 .......
Finished optimization stage 1 on CORERESET_PF_C5 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET\CORERESET_0\core\corereset_pf.v":21:7:21:40|Synthesizing module CORERESET_CORERESET_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET\CORERESET.v":21:7:21:15|Synthesizing module CORERESET in library work.
Running optimization stage 1 on CORERESET .......
Finished optimization stage 1 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":44:53:44:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":44:53:44:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":44:53:44:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":44:53:44:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":44:53:44:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":55:12:55:25|Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_7 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":107:7:107:19|Synthesizing module BANKCTRL_GPIO in library work.
Running optimization stage 1 on BANKCTRL_GPIO .......
Finished optimization stage 1 on BANKCTRL_GPIO (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":63:12:63:25|Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_8 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":156:7:156:19|Synthesizing module BANKCTRL_HSIO in library work.
Running optimization stage 1 on BANKCTRL_HSIO .......
Finished optimization stage 1 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":71:12:71:25|Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_9 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":5:7:5:52|Synthesizing module INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\INIT_MONITOR\INIT_MONITOR.v":71:7:71:18|Synthesizing module INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":39:27:39:36|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_CCC_C0\PF_CCC_C0.v":264:7:264:15|Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":1553:7:1553:16|Synthesizing module ICB_CLKDIV in library work.
Running optimization stage 1 on ICB_CLKDIV .......
Finished optimization stage 1 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0_0\PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v":5:7:5:46|Synthesizing module PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV in library work.
Running optimization stage 1 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV .......
Finished optimization stage 1 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0.v":24:7:24:19|Synthesizing module PF_CLK_DIV_C0 in library work.
Running optimization stage 1 on PF_CLK_DIV_C0 .......
Finished optimization stage 1 on PF_CLK_DIV_C0 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":2231:7:2231:16|Synthesizing module OSC_RC2MHZ in library work.
Running optimization stage 1 on OSC_RC2MHZ .......
Finished optimization stage 1 on OSC_RC2MHZ (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v":5:7:5:34|Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_OSC_C0\PF_OSC_C0.v":27:7:27:15|Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":10811:7:10811:18|Synthesizing module XCVR_REF_CLK in library work.
Running optimization stage 1 on XCVR_REF_CLK .......
Finished optimization stage 1 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v":5:7:5:61|Synthesizing module PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK in library work.
Running optimization stage 1 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK .......
Finished optimization stage 1 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v":27:7:27:24|Synthesizing module PF_XCVR_REF_CLK_C0 in library work.
Running optimization stage 1 on PF_XCVR_REF_CLK_C0 .......
Finished optimization stage 1 on PF_XCVR_REF_CLK_C0 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v":9:7:9:23|Synthesizing module CLOCKS_AND_RESETS in library work.
Running optimization stage 1 on CLOCKS_AND_RESETS .......
Finished optimization stage 1 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N: CG775 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 124MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b1000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CoreAPB3_C1\CoreAPB3_C1.v":57:7:57:17|Synthesizing module CoreAPB3_C1 in library work.
Running optimization stage 1 on CoreAPB3_C1 .......
Finished optimization stage 1 on CoreAPB3_C1 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG775 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":31:7:31:12|Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_16s_0
Running optimization stage 1 on spi_rf_32s_16s_0 .......
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on spi_rf_32s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":24:7:24:17|Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
Running optimization stage 1 on spi_control_8s .......
Finished optimization stage 1 on spi_control_8s (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 125MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":25:7:25:14|Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	PTR_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_fifo_8s_32s_5
Running optimization stage 1 on spi_fifo_8s_32s_5 .......
Finished optimization stage 1 on spi_fifo_8s_32s_5 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v":24:7:24:18|Synthesizing module spi_clockmux in library CORESPI_LIB.
Running optimization stage 1 on spi_clockmux .......
Finished optimization stage 1 on spi_clockmux (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":29:7:29:18|Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b1
	SPO=1'b1
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000010000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z2_layer0
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on spi_chanctrl_Z2_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1053:0:1053:5|Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":807:0:807:5|Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":791:0:791:5|Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":791:0:791:5|Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on spi_chanctrl_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":29:7:29:9|Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	SPO=1'b1
	SPH=1'b1
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_8s_32s_16s_1_1_1_0s
Running optimization stage 1 on spi_32s_8s_32s_16s_1_1_1_0s .......
Finished optimization stage 1 on spi_32s_8s_32s_16s_1_1_1_0s (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000011
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b1
	SPH=1'b1
   Generated name = CORESPI_Z3_layer0
Running optimization stage 1 on CORESPI_Z3_layer0 .......
Finished optimization stage 1 on CORESPI_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORESPI_C1\CORESPI_C1.v":32:7:32:16|Synthesizing module CORESPI_C1 in library work.
Running optimization stage 1 on CORESPI_C1 .......
Finished optimization stage 1 on CORESPI_C1 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":287:7:287:12|Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":264:7:264:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":357:7:357:16|Synthesizing module INBUF_DIFF in library work.
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":403:7:403:17|Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v":449:7:449:16|Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v":817:40:817:44|Type of parameter MSS_DDR_CLK_FREQ on the instance I_MSS is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v":5:7:5:9|Synthesizing module MSS in library work.
Running optimization stage 1 on MSS .......
Finished optimization stage 1 on MSS (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v":5:7:5:24|Synthesizing module MSS_VIDEO_KIT_H264 in library work.
Running optimization stage 1 on MSS_VIDEO_KIT_H264 .......
Finished optimization stage 1 on MSS_VIDEO_KIT_H264 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":3643:7:3643:12|Synthesizing module PF_SPI in library work.
Running optimization stage 1 on PF_SPI .......
Finished optimization stage 1 on PF_SPI (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG775 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_SYSTEM_SERVICES_C0\PF_SYSTEM_SERVICES_C0_0\rtl\vlog\core\PF_System_Services.v":43:7:43:70|Component PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES not found in library "work" or "__hyper__lib__", but found in library CORESYSSERVICES_PF_LIB
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":31:7:31:29|Synthesizing module CoreSysServices_PF_APBS in library CORESYSSERVICES_PF_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SNSERVICE=32'b00000000000000000000000000000001
	UCSERVICE=32'b00000000000000000000000000000001
	DVSERVICE=32'b00000000000000000000000000000001
	DCSERVICE=32'b00000000000000000000000000000001
	RDDIGEST=32'b00000000000000000000000000000001
	QUERYSECSERVICE=32'b00000000000000000000000000000001
	RDDEBUGINFO=32'b00000000000000000000000000000001
	RDENVMPARAMETERS=32'b00000000000000000000000000000000
	AUTHBITSTREAM=32'b00000000000000000000000000000001
	AUTHIAPIMG=32'b00000000000000000000000000000001
	DIGSIGSERVICE=32'b00000000000000000000000000000001
	SECNVMWR=32'b00000000000000000000000000000001
	SECNVMRD=32'b00000000000000000000000000000001
	PUFEMSERVICE=32'b00000000000000000000000000000001
	NONCESERVICE=32'b00000000000000000000000000000001
	FFSERVICE=32'b00000000000000000000000000000000
	DIGESTCHECK=32'b00000000000000000000000000000001
	IAPSERVICE=32'b00000000000000000000000000000001
	IAPAUTOUPD=32'b00000000000000000000000000000001
	SYS_SERV_CMD=4'b0001
	SYS_SERV_STAT=4'b0010
	SYS_SERV_REQ=4'b0011
	MBX_ECCSTATUS=4'b0100
	MBX_WCNT=4'b0101
	MBX_RCNT=4'b0110
	MBX_WADRDESC=4'b0111
	MBX_RADRDESC=4'b1000
	MBX_WDATA=4'b1010
	MBX_RDATA=4'b1011
	SYS_SERV_USER=4'b1100
   Generated name = CoreSysServices_PF_APBS_Z4_layer0
Running optimization stage 1 on CoreSysServices_PF_APBS_Z4_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":679:3:679:8|Pruning unused register ca_sysserv_inprog_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":632:3:632:8|Pruning unused register ac_mbx_rddone_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":395:3:395:8|Pruning unused register ca_unrecog_cmd_r1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":395:3:395:8|Pruning unused register ca_unrecog_cmd_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":395:3:395:8|Pruning unused register ca_unrecog_cmd_r3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":395:3:395:8|Pruning unused register ca_unrecog_cmd_r4. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 3 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 4 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 5 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 6 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 7 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 8 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 9 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 10 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 11 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 12 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 13 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 14 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 15 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 16 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 17 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 18 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 19 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 20 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 21 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 22 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 23 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 24 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 25 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 26 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 27 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 28 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 29 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 30 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":347:3:347:8|All reachable assignments to bit 31 of reg_sysservuser[31:0] assign 0, register removed by optimization.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Optimizing register bit reg_sysservcmd[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Optimizing register bit reg_sysservstat[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Optimizing register bit reg_sysservreq[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Optimizing register bit reg_mbxeccstat[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Optimizing register bit reg_mbxwcnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":426:3:426:8|Pruning register bits 31 to 6 of reg_sysservreq[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":369:3:369:8|Pruning register bits 31 to 16 of reg_sysservcmd[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":486:3:486:8|Pruning register bits 31 to 9 of reg_mbxwcnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":498:3:498:8|Pruning register bits 31 to 9 of reg_mbxrcnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":542:3:542:8|Pruning register bits 31 to 9 of reg_mbxradrdesc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":555:3:555:8|Pruning register bits 31 to 9 of reg_mbxwadrdesc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":383:3:383:8|Pruning register bits 31 to 16 of reg_sysservstat[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":474:3:474:8|Pruning register bits 31 to 2 of reg_mbxeccstat[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CoreSysServices_PF_APBS_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@W: CG774 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":3937:7:3937:18|Found Component SYS_SERVICES in library work
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v":38:7:38:35|Synthesizing module CoreSysServices_PF_ReqArbiter in library CORESYSSERVICES_PF_LIB.
Running optimization stage 1 on CoreSysServices_PF_ReqArbiter .......
Finished optimization stage 1 on CoreSysServices_PF_ReqArbiter (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v":30:7:30:30|Synthesizing module CoreSysServices_PF_SSIIF in library CORESYSSERVICES_PF_LIB.
Running optimization stage 1 on CoreSysServices_PF_SSIIF .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v":278:3:278:8|Pruning unused register SS_BUSY_r. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v":318:3:318:8|All reachable assignments to SS_ABORT assign 0, register removed by optimization.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v":278:3:278:8|Sharing sequential element cs_req_r and merging SS_REQ. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v":278:3:278:8|Sharing sequential element cs_cmd_r and merging SS_CMD. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on CoreSysServices_PF_SSIIF (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":32:7:32:30|Synthesizing module CoreSysServices_PF_MBXIF in library CORESYSSERVICES_PF_LIB.
Running optimization stage 1 on CoreSysServices_PF_MBXIF .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":504:3:504:8|Pruning unused register BKIF_WRHOLD_READY. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":454:3:454:8|Pruning unused register BKIF_MBXWDATA_NXTREQ_r. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":454:3:454:8|Sharing sequential element cm_addr_r and merging MBX_ADDR. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":454:3:454:8|Sharing sequential element BKIF_MBX_WEN and merging MBX_WRITE. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":454:3:454:8|Sharing sequential element BKIF_MBX_REN and merging MBX_READ. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":454:3:454:8|Sharing sequential element BKIF_MBXWDATA_CLRREQ and merging MBX_WRITE. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on CoreSysServices_PF_MBXIF (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\polarfire_syn_comps.v":3937:7:3937:18|Synthesizing module SYS_SERVICES in library work.
Running optimization stage 1 on SYS_SERVICES .......
Finished optimization stage 1 on SYS_SERVICES (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":45:7:45:29|Synthesizing module CoreSysServices_PF_Ctrl in library CORESYSSERVICES_PF_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SNSERVICE=32'b00000000000000000000000000000001
	UCSERVICE=32'b00000000000000000000000000000001
	DVSERVICE=32'b00000000000000000000000000000001
	DCSERVICE=32'b00000000000000000000000000000001
	RDDIGEST=32'b00000000000000000000000000000001
	QUERYSECSERVICE=32'b00000000000000000000000000000001
	RDDEBUGINFO=32'b00000000000000000000000000000001
	RDENVMPARAMETERS=32'b00000000000000000000000000000000
	EXECUICSCRIPT=32'b00000000000000000000000000000000
	UICAUTHBITSTREAM=32'b00000000000000000000000000000000
	AUTHBITSTREAM=32'b00000000000000000000000000000001
	AUTHIAPIMG=32'b00000000000000000000000000000001
	DIGSIGSERVICE=32'b00000000000000000000000000000001
	SECNVMWR=32'b00000000000000000000000000000001
	SECNVMRD=32'b00000000000000000000000000000001
	PUFEMSERVICE=32'b00000000000000000000000000000001
	NONCESERVICE=32'b00000000000000000000000000000001
	FFSERVICE=32'b00000000000000000000000000000000
	FF_TIMEOUT_VAL=32'b00100000000000000000000000000000
	FF_MAILBOX_ADDR=32'b00000000000000000000000100000000
	DIGESTCHECK=32'b00000000000000000000000000000001
	IAPSERVICE=32'b00000000000000000000000000000001
	IAPAUTOUPD=32'b00000000000000000000000000000001
	OSC_2MHZ_ON=32'b00000000000000000000000000000000
	C_IDLE=3'b000
	C_MBXWR_PHASE=3'b001
	C_SSIREQ_PHASE=3'b010
	C_MBXRDWAIT_PHASE=3'b011
	C_MBXRD_PHASE=3'b100
	C_STATUS_PHASE=3'b101
   Generated name = CoreSysServices_PF_Ctrl_Z5_layer0
Running optimization stage 1 on CoreSysServices_PF_Ctrl_Z5_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":1193:3:1193:8|Pruning unused register ff_usr_busy. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":900:3:900:8|Pruning unused register usr_ff_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":873:3:873:8|Pruning unused register usr_sysserv_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":617:3:617:8|Pruning unused register ac_mbxwdata_upd_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":617:3:617:8|Pruning unused register ac_mbxrdata_upd_r. Make sure that there are no unused intermediate registers.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":1220:3:1220:8|Feedback mux created for signal ff_osc2mhz_on. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":785:3:785:8|Sharing sequential element serv_req and merging sysserv_req_r1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":1220:3:1220:8|All reachable assignments to ff_osc2mhz_on assign 0, register removed by optimization
Finished optimization stage 1 on CoreSysServices_PF_Ctrl_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_SYSTEM_SERVICES_C0\PF_SYSTEM_SERVICES_C0_0\rtl\vlog\core\PF_System_Services.v":43:7:43:70|Synthesizing module PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES in library CORESYSSERVICES_PF_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SNSERVICE=32'b00000000000000000000000000000001
	UCSERVICE=32'b00000000000000000000000000000001
	DVSERVICE=32'b00000000000000000000000000000001
	DCSERVICE=32'b00000000000000000000000000000001
	RDDIGEST=32'b00000000000000000000000000000001
	QUERYSECSERVICE=32'b00000000000000000000000000000001
	RDDEBUGINFO=32'b00000000000000000000000000000001
	RDENVMPARAMETERS=32'b00000000000000000000000000000000
	AUTHBITSTREAM=32'b00000000000000000000000000000001
	AUTHIAPIMG=32'b00000000000000000000000000000001
	DIGSIGSERVICE=32'b00000000000000000000000000000001
	SECNVMWR=32'b00000000000000000000000000000001
	SECNVMRD=32'b00000000000000000000000000000001
	PUFEMSERVICE=32'b00000000000000000000000000000001
	NONCESERVICE=32'b00000000000000000000000000000001
	FFSERVICE=32'b00000000000000000000000000000000
	FF_TIMEOUT_VAL=32'b00100000000000000000000000000000
	FF_MAILBOX_ADDR=32'b00000000000000000000000100000000
	DIGESTCHECK=32'b00000000000000000000000000000001
	IAPSERVICE=32'b00000000000000000000000000000001
	IAPAUTOUPD=32'b00000000000000000000000000000001
	OSC_2MHZ_ON=32'b00000000000000000000000000000000
	EXECUICSCRIPT=32'b00000000000000000000000000000000
	UICAUTHBITSTREAM=32'b00000000000000000000000000000000
   Generated name = PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES_Z6_layer0
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_SYSTEM_SERVICES_C0\PF_SYSTEM_SERVICES_C0_0\rtl\vlog\core\PF_System_Services.v":185:17:185:20|Removing wire busy, as there is no assignment to it.
Running optimization stage 1 on PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES_Z6_layer0 .......
Finished optimization stage 1 on PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_SYSTEM_SERVICES_C0\PF_SYSTEM_SERVICES_C0.v":45:7:45:27|Synthesizing module PF_SYSTEM_SERVICES_C0 in library work.
Running optimization stage 1 on PF_SYSTEM_SERVICES_C0 .......
Finished optimization stage 1 on PF_SYSTEM_SERVICES_C0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":4:7:4:25|Synthesizing module DDR_AXI4_ARBITER_PF in library work.

	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	NO_OF_READ_CHANNELS=32'b00000000000000000000000000000001
	NO_OF_WRITE_CHANNELS=32'b00000000000000000000000000000001
	AXI4_SELECTION=32'b00000000000000000000000000000010
	FORMAT=32'b00000000000000000000000000000000
   Generated name = DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":15:7:15:58|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000001000000000
	WDEPTH=32'b00000000000000000000001000000000
	READ_DVALID=32'b00000000000000000000000000000001
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000010
	AFVAL=32'b00000000000000000000000111111110
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	RESET_POLARITY=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	NUM_STAGES=32'b00000000000000000000000000000010
	WMSB_DEPTH=32'b00000000000000000000000000001001
	RMSB_DEPTH=32'b00000000000000000000000000001001
	WDEPTH_CAL=32'b00000000000000000000000000001000
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":461:16:461:39|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":16:7:16:63|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000001000000
	WRITE_DEPTH=32'b00000000000000000000000000001001
	FULL_WRITE_DEPTH=32'b00000000000000000000001000000000
	READ_WIDTH=32'b00000000000000000000000001000000
	READ_DEPTH=32'b00000000000000000000000000001001
	FULL_READ_DEPTH=32'b00000000000000000000001000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000000111111110
	AEMPTY_VAL=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000001
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001000
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":158:29:158:37|Removing wire neg_reset, as there is no assignment to it.
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":365:4:365:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":349:3:349:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":349:3:349:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":349:3:349:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":453:9:453:14|All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":453:9:453:14|All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":365:4:365:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":203:3:203:8|All reachable assignments to wrcnt[9:0] assign 0, register removed by optimization.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":16:7:16:57|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001001
	WWIDTH=32'b00000000000000000000000001000000
	RWIDTH=32'b00000000000000000000000001000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	SYNC=32'b00000000000000000000000000000001
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0
@N: CG179 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":181:38:181:55|Removing redundant assignment.
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":101:27:101:32|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":107:27:107:33|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":113:27:113:32|Removing wire empty1, as there is no assignment to it.
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":261:3:261:8|Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":171:3:171:8|Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":163:4:163:9|Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":149:3:149:8|Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":149:3:149:8|Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v":14:7:14:53|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top in library work.

	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000000000001001
	WDEPTH=32'b00000000000000000000000000001001
	RAM_DEPTH=32'b00000000000000000000001000000000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s .......
@N: CL134 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v":50:0:50:5|Found RAM pf_ram, depth=512, width=64
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":17:7:17:55|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000000000001001
	WDEPTH=32'b00000000000000000000000000001001
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":57:26:57:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":58:26:58:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":59:26:59:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":60:26:60:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":150:37:150:46|Removing wire SB_CORRECT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":151:37:151:45|Removing wire DB_DETECT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":188:36:188:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":194:36:194:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG184 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":212:36:212:45|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":214:36:214:44|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":217:36:217:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":222:36:222:47|Removing wire A_SB_CORRECT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":223:36:223:46|Removing wire A_DB_DETECT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":224:36:224:47|Removing wire B_SB_CORRECT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":225:36:225:46|Removing wire B_DB_DETECT, as there is no assignment to it.
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":226:36:226:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":240:36:240:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":255:8:255:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":256:8:256:19|Removing wire reset_sync_w, as there is no assignment to it.
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0 .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":150:37:150:46|*Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":151:37:151:45|*Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":965:3:965:8|Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":955:3:955:8|Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":881:3:881:8|Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":871:3:871:8|Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":861:3:861:8|Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":851:3:851:8|Pruning unused register fwft_Q_r[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":379:3:379:8|Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":379:3:379:8|Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":379:3:379:8|Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":367:3:367:8|Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":367:3:367:8|Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":15:7:15:58|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000101
	WDEPTH=32'b00000000000000000000000000000101
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000010
	AFVAL=32'b00000000000000000000000000000100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	RESET_POLARITY=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	NUM_STAGES=32'b00000000000000000000000000000010
	WMSB_DEPTH=32'b00000000000000000000000000000011
	RMSB_DEPTH=32'b00000000000000000000000000000011
	WDEPTH_CAL=32'b00000000000000000000000000000010
	RDEPTH_CAL=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z10_layer0
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":461:16:461:39|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":16:7:16:63|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000001000
	WRITE_DEPTH=32'b00000000000000000000000000000011
	FULL_WRITE_DEPTH=32'b00000000000000000000000000000101
	READ_WIDTH=32'b00000000000000000000000000001000
	READ_DEPTH=32'b00000000000000000000000000000011
	FULL_READ_DEPTH=32'b00000000000000000000000000000101
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000000000000100
	AEMPTY_VAL=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000000010
	RDEPTH_CAL=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":365:4:365:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":349:3:349:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":349:3:349:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":349:3:349:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":453:9:453:14|All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":453:9:453:14|All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":365:4:365:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":365:4:365:9|All reachable assignments to dvld_r assign 0, register removed by optimization.
@W: CL207 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v":203:3:203:8|All reachable assignments to wrcnt[3:0] assign 0, register removed by optimization.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":16:7:16:57|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000000011
	WWIDTH=32'b00000000000000000000000000001000
	RWIDTH=32'b00000000000000000000000000001000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	SYNC=32'b00000000000000000000000000000001
	RDEPTH_CAL=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":101:27:101:32|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":261:3:261:8|Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":171:3:171:8|Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":163:4:163:9|Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":149:3:149:8|Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":149:3:149:8|Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v":14:7:14:53|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top in library work.

	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000011
	WDEPTH=32'b00000000000000000000000000000011
	RAM_DEPTH=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s .......
@N: CL134 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v":50:0:50:5|Found RAM pf_ram, depth=8, width=8
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":17:7:17:55|Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000011
	WDEPTH=32'b00000000000000000000000000000011
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":57:26:57:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":58:26:58:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":59:26:59:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":60:26:60:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":226:36:226:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":240:36:240:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z10_layer0 .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":150:37:150:46|*Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":151:37:151:45|*Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":965:3:965:8|Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":955:3:955:8|Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":893:3:893:8|Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":881:3:881:8|Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":871:3:871:8|Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":861:3:861:8|Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":851:3:851:8|Pruning unused register fwft_Q_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":379:3:379:8|Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":379:3:379:8|Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":379:3:379:8|Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":367:3:367:8|Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":367:3:367:8|Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":22:7:22:20|Synthesizing module ddr_rw_arbiter in library work.

	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_LEN_WIDTH=32'b00000000000000000000000000001000
	VIDEO_BUS_DSIZE=32'b00000000000000000000000001000000
	ALL_ADDRESS_ZEROS=32'b00000000000000000000000000000000
	ALL_DATA_ZEROS=64'b0000000000000000000000000000000000000000000000000000000000000000
	ALL_DATA_ONES=64'b1111111111111111111111111111111111111111111111111111111111111111
	ALL_SIZE_VAL=3'b011
	STRB_WIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000001000000000
	RDEPTH3=32'b00000000000000000000000111111110
	RLAST_CHK=1'b1
	IDLE=32'b00000000000000000000000000000000
	ADDRESS_CHK=32'b00000000000000000000000000000001
	WR_ADDRESS=32'b00000000000000000000000000000010
	WR_DATA=32'b00000000000000000000000000000011
	WR_DATA_LAST=32'b00000000000000000000000000000100
	READ_ADDRESS=32'b00000000000000000000000000000101
	WAIT_ST=32'b00000000000000000000000000000110
	WREADY_CHK=32'b00000000000000000000000000000001
	WLAST_CHK=32'b00000000000000000000000000000010
	WLAST_CHK0SIZE=32'b00000000000000000000000000000011
   Generated name = ddr_rw_arbiter_Z13_layer0
Running optimization stage 1 on ddr_rw_arbiter_Z13_layer0 .......
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":302:1:302:6|Pruning unused register wval_k. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":302:1:302:6|Pruning unused register VAL_ST. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":302:1:302:6|Pruning unused register DVLD_reg. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal v_wr_len_fifo_wrdata[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element bready and merging rready. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal awsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal awprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal awlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal awid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal awcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element awcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal awburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal arsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arsize and merging awsize. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal arprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arprot and merging awprot. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal arlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arlock and merging awlock. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal arid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arid and merging awid. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal arcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Feedback mux created for signal arburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL251 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to arsize[1:0] assign 1, register removed by optimization
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awburst[1] assign 0, register removed by optimization
@W: CL251 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awburst[0] assign 1, register removed by optimization
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awid[3:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awlock[1:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awprot[2:0] assign 0, register removed by optimization
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awsize[2] assign 0, register removed by optimization
@W: CL251 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|All reachable assignments to awsize[1:0] assign 1, register removed by optimization
Finished optimization stage 1 on ddr_rw_arbiter_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v":9:7:9:14|Synthesizing module read_top in library work.

	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
   Generated name = read_top_32s
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v":283:11:283:22|Using module read_demux from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v":320:4:320:13|Using module read_mux from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v":345:18:345:36|Using module request_scheduler from library work
Running optimization stage 1 on read_top_32s .......
Finished optimization stage 1 on read_top_32s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v":9:7:9:15|Synthesizing module write_top in library work.

	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
   Generated name = write_top_32s_64s
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v":313:12:313:24|Using module write_demux from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v":342:4:342:14|Using module write_mux from library work
Running optimization stage 1 on write_top_32s_64s .......
Finished optimization stage 1 on write_top_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF_Native.v":9:7:9:32|Synthesizing module DDR_AXI4_ARBITER_PF_Native in library work.

	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	NO_OF_READ_CHANNELS=32'b00000000000000000000000000000001
	NO_OF_WRITE_CHANNELS=32'b00000000000000000000000000000001
	AXI4_SELECTION=32'b00000000000000000000000000000010
   Generated name = DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s
Running optimization stage 1 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s .......
Finished optimization stage 1 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 153MB)
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":160:15:160:23|Removing wire BUSER_O_0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":161:15:161:25|Removing wire AWREADY_O_0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":162:15:162:23|Removing wire BUSER_O_1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":163:15:163:25|Removing wire AWREADY_O_1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":164:15:164:23|Removing wire BUSER_O_2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":165:15:165:25|Removing wire AWREADY_O_2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":166:15:166:23|Removing wire BUSER_O_3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":167:15:167:25|Removing wire AWREADY_O_3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":168:15:168:23|Removing wire BUSER_O_4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":169:15:169:25|Removing wire AWREADY_O_4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":170:15:170:23|Removing wire BUSER_O_5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":171:15:171:25|Removing wire AWREADY_O_5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":172:15:172:23|Removing wire BUSER_O_6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":173:15:173:25|Removing wire AWREADY_O_6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":174:15:174:23|Removing wire BUSER_O_7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":175:15:175:25|Removing wire AWREADY_O_7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":176:15:176:24|Removing wire BUSER_O_r0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":177:15:177:25|Removing wire ARREADY_O_0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":178:31:178:39|Removing wire RDATA_O_0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":179:15:179:24|Removing wire RVALID_O_0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":180:15:180:23|Removing wire RLAST_O_0, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":181:15:181:24|Removing wire BUSER_O_r1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":182:15:182:25|Removing wire ARREADY_O_1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":183:31:183:39|Removing wire RDATA_O_1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":184:15:184:24|Removing wire RVALID_O_1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":185:15:185:23|Removing wire RLAST_O_1, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":186:15:186:24|Removing wire BUSER_O_r2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":187:15:187:25|Removing wire ARREADY_O_2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":188:31:188:39|Removing wire RDATA_O_2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":189:15:189:24|Removing wire RVALID_O_2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":190:15:190:23|Removing wire RLAST_O_2, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":191:15:191:24|Removing wire BUSER_O_r3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":192:15:192:25|Removing wire ARREADY_O_3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":193:31:193:39|Removing wire RDATA_O_3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":194:15:194:24|Removing wire RVALID_O_3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":195:15:195:23|Removing wire RLAST_O_3, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":196:15:196:24|Removing wire BUSER_O_r4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":197:15:197:25|Removing wire ARREADY_O_4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":198:31:198:39|Removing wire RDATA_O_4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":199:15:199:24|Removing wire RVALID_O_4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":200:15:200:23|Removing wire RLAST_O_4, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":201:15:201:24|Removing wire BUSER_O_r5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":202:15:202:25|Removing wire ARREADY_O_5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":203:31:203:39|Removing wire RDATA_O_5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":204:15:204:24|Removing wire RVALID_O_5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":205:15:205:23|Removing wire RLAST_O_5, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":206:15:206:24|Removing wire BUSER_O_r6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":207:15:207:25|Removing wire ARREADY_O_6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":208:31:208:39|Removing wire RDATA_O_6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":209:15:209:24|Removing wire RVALID_O_6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":210:15:210:23|Removing wire RLAST_O_6, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":211:15:211:24|Removing wire BUSER_O_r7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":212:15:212:25|Removing wire ARREADY_O_7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":213:31:213:39|Removing wire RDATA_O_7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":214:15:214:24|Removing wire RVALID_O_7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":215:15:215:23|Removing wire RLAST_O_7, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":284:15:284:28|Removing wire M_AXI_4_ARADDR, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":285:15:285:29|Removing wire M_AXI_4_ARBURST, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":286:15:286:29|Removing wire M_AXI_4_ARCACHE, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":287:28:287:39|Removing wire M_AXI_4_ARID, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":288:15:288:27|Removing wire M_AXI_4_ARLEN, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":289:15:289:28|Removing wire M_AXI_4_ARLOCK, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":290:15:290:28|Removing wire M_AXI_4_ARPROT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":291:15:291:28|Removing wire M_AXI_4_ARSIZE, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":292:15:292:29|Removing wire M_AXI_4_ARVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":293:15:293:28|Removing wire M_AXI_4_AWADDR, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":294:15:294:29|Removing wire M_AXI_4_AWBURST, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":295:15:295:29|Removing wire M_AXI_4_AWCACHE, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":296:28:296:39|Removing wire M_AXI_4_AWID, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":297:15:297:27|Removing wire M_AXI_4_AWLEN, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":298:15:298:28|Removing wire M_AXI_4_AWLOCK, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":299:15:299:28|Removing wire M_AXI_4_AWPROT, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":300:15:300:28|Removing wire M_AXI_4_AWSIZE, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":301:15:301:29|Removing wire M_AXI_4_AWVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":302:15:302:28|Removing wire M_AXI_4_BREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":303:15:303:28|Removing wire M_AXI_4_RREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":304:28:304:40|Removing wire M_AXI_4_WDATA, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":305:15:305:27|Removing wire M_AXI_4_WLAST, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":306:33:306:45|Removing wire M_AXI_4_WSTRB, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":307:15:307:28|Removing wire M_AXI_4_WVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":308:13:308:29|Removing wire r0_burst_size_axi, as there is no assignment to it.
@W: CG360 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":309:13:309:22|Removing wire r0_req_axi, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":160:15:160:23|*Output BUSER_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":161:15:161:25|*Output AWREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":162:15:162:23|*Output BUSER_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":163:15:163:25|*Output AWREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":164:15:164:23|*Output BUSER_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":165:15:165:25|*Output AWREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":166:15:166:23|*Output BUSER_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":167:15:167:25|*Output AWREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":168:15:168:23|*Output BUSER_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":169:15:169:25|*Output AWREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":170:15:170:23|*Output BUSER_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":171:15:171:25|*Output AWREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":172:15:172:23|*Output BUSER_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":173:15:173:25|*Output AWREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":174:15:174:23|*Output BUSER_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":175:15:175:25|*Output AWREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":176:15:176:24|*Output BUSER_O_r0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":177:15:177:25|*Output ARREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":178:31:178:39|*Output RDATA_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":179:15:179:24|*Output RVALID_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":180:15:180:23|*Output RLAST_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":181:15:181:24|*Output BUSER_O_r1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":182:15:182:25|*Output ARREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":183:31:183:39|*Output RDATA_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":184:15:184:24|*Output RVALID_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":185:15:185:23|*Output RLAST_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":186:15:186:24|*Output BUSER_O_r2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":187:15:187:25|*Output ARREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":188:31:188:39|*Output RDATA_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":189:15:189:24|*Output RVALID_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":190:15:190:23|*Output RLAST_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":191:15:191:24|*Output BUSER_O_r3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":192:15:192:25|*Output ARREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":193:31:193:39|*Output RDATA_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":194:15:194:24|*Output RVALID_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":195:15:195:23|*Output RLAST_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":196:15:196:24|*Output BUSER_O_r4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":197:15:197:25|*Output ARREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":198:31:198:39|*Output RDATA_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":199:15:199:24|*Output RVALID_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":200:15:200:23|*Output RLAST_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":201:15:201:24|*Output BUSER_O_r5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":202:15:202:25|*Output ARREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":203:31:203:39|*Output RDATA_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":204:15:204:24|*Output RVALID_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":205:15:205:23|*Output RLAST_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":206:15:206:24|*Output BUSER_O_r6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":207:15:207:25|*Output ARREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":208:31:208:39|*Output RDATA_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":209:15:209:24|*Output RVALID_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":210:15:210:23|*Output RLAST_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":211:15:211:24|*Output BUSER_O_r7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":212:15:212:25|*Output ARREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":213:31:213:39|*Output RDATA_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":214:15:214:24|*Output RVALID_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":215:15:215:23|*Output RLAST_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\DDR_AXI4_ARBITER_PF_C0\DDR_AXI4_ARBITER_PF_C0.v":28:7:28:28|Synthesizing module DDR_AXI4_ARBITER_PF_C0 in library work.
Running optimization stage 1 on DDR_AXI4_ARBITER_PF_C0 .......
Finished optimization stage 1 on DDR_AXI4_ARBITER_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ddr_write_controller_enc.v":43:7:43:30|Synthesizing module ddr_write_controller_enc in library work.
Running optimization stage 1 on ddr_write_controller_enc .......
Finished optimization stage 1 on ddr_write_controller_enc (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
@N: CG364 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v":9:7:9:20|Synthesizing module H264_DDR_WRITE in library work.
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v":145:0:145:17|Using module data_packer_h264 from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v":189:0:189:11|Using module video_fifo from library work
Running optimization stage 1 on H264_DDR_WRITE .......
Finished optimization stage 1 on H264_DDR_WRITE (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
Running optimization stage 1 on H264_SELFDESTRUCT .......
Finished optimization stage 1 on H264_SELFDESTRUCT (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
Running optimization stage 1 on sps_header_Z14_layer0 .......
Finished optimization stage 1 on sps_header_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
Running optimization stage 1 on pps_header .......
Finished optimization stage 1 on pps_header (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
Running optimization stage 1 on I_header .......
Finished optimization stage 1 on I_header (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
Running optimization stage 1 on golomb .......
Finished optimization stage 1 on golomb (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 153MB)
Running optimization stage 1 on cbp_code .......
Finished optimization stage 1 on cbp_code (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 153MB)
Running optimization stage 1 on sfifo_6s_11s_8s .......
Finished optimization stage 1 on sfifo_6s_11s_8s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s .......
Finished optimization stage 1 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on header_1s .......
Finished optimization stage 1 on header_1s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on Qtable_calc .......
Finished optimization stage 1 on Qtable_calc (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on resol_update .......
Finished optimization stage 1 on resol_update (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on read_generation_16s_1s_0_1_2 .......
Finished optimization stage 1 on read_generation_16s_1s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on write_lsram_luma_8s_11s_32s .......
Finished optimization stage 1 on write_lsram_luma_8s_11s_32s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 1 on read_lsram_16_8s_16s_32s_11s_0_1 .......
Finished optimization stage 1 on read_lsram_16_8s_16s_32s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 153MB)
Running optimization stage 1 on dualPort_lsram_8s_11s_2048s .......
Finished optimization stage 1 on dualPort_lsram_8s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 153MB)
Running optimization stage 1 on ram_controller_16x16_8s_32s_11s_2048s .......

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on ram_controller_16x16_8s_32s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on int_trans_eq_m2_8s .......
Finished optimization stage 1 on int_trans_eq_m2_8s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on col_to_row_12s_0_1_2_3 .......
Finished optimization stage 1 on col_to_row_12s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on int_trans_eq_m1_8s .......
Finished optimization stage 1 on int_trans_eq_m1_8s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on int_trans_4x4_8s_0_1_2_3 .......
Finished optimization stage 1 on int_trans_4x4_8s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on dc_pred_luma_8s .......
Finished optimization stage 1 on dc_pred_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on quant_row_luma_8s .......
Finished optimization stage 1 on quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 1 on mb16_to_4_Z15_layer0 .......
Finished optimization stage 1 on mb16_to_4_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on dc4x4_trans_eq_m2_12s .......
Finished optimization stage 1 on dc4x4_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on col_to_row_15s_0_1_2_3 .......
Finished optimization stage 1 on col_to_row_15s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on dc4x4_trans_eq_m1_12s .......
Finished optimization stage 1 on dc4x4_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on luma_dc4x4_pred_8s .......
Finished optimization stage 1 on luma_dc4x4_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on dc_quant_row_luma_8s .......
Finished optimization stage 1 on dc_quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on luma_dc_trans_quant_8s .......
Finished optimization stage 1 on luma_dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on Intra420_luma_8s_1s .......
Finished optimization stage 1 on Intra420_luma_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on write_lsram_chroma_8s_11s_16s .......
Finished optimization stage 1 on write_lsram_chroma_8s_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on read_lsram16_chroma_8s_16s_16s_11s_0_1 .......
Finished optimization stage 1 on read_lsram16_chroma_8s_16s_16s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on ram_controller_16x16_chroma_8s_16s_11s_2048s .......
Finished optimization stage 1 on ram_controller_16x16_chroma_8s_16s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
Running optimization stage 1 on mb8x16_to_8x8_Z16_layer0 .......
Finished optimization stage 1 on mb8x16_to_8x8_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 1 on mb8_to_4_8s_0_1_2_3_4 .......
Finished optimization stage 1 on mb8_to_4_8s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 1 on dc_pred_8s .......
Finished optimization stage 1 on dc_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 1 on quant_row_chroma_8s .......
Finished optimization stage 1 on quant_row_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 1 on dc_trans_8s .......
Finished optimization stage 1 on dc_trans_8s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 165MB)
Running optimization stage 1 on dc_quant_8s .......
Finished optimization stage 1 on dc_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on dc_trans_quant_8s .......
Finished optimization stage 1 on dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on Intra420_chroma_8s .......
Finished optimization stage 1 on Intra420_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on inv_quant_row_12s .......
Finished optimization stage 1 on inv_quant_row_12s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on inv_int_trans_eq_m1_12s .......
Finished optimization stage 1 on inv_int_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on row_to_col_28s_0_1_2_3 .......
Finished optimization stage 1 on row_to_col_28s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on inv_int_trans_eq_m2_12s .......
Finished optimization stage 1 on inv_int_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on inv_int_trans_4x4_12s .......
Finished optimization stage 1 on inv_int_trans_4x4_12s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on dc_corr_12s_8s .......
Finished optimization stage 1 on dc_corr_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on dualPort_usram_10s_5s_32s .......
Finished optimization stage 1 on dualPort_usram_10s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
Running optimization stage 1 on dualPort_lsram_10s_11s_2048s .......
Finished optimization stage 1 on dualPort_lsram_10s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 170MB)
Running optimization stage 1 on dualPort_lsram_12s_7s_128s .......
Finished optimization stage 1 on dualPort_lsram_12s_7s_128s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 170MB)
Running optimization stage 1 on dc_pred_calc_luma_8s .......
Finished optimization stage 1 on dc_pred_calc_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 170MB)
Running optimization stage 1 on dualPort_usram_32s_2s_4s .......
Finished optimization stage 1 on dualPort_usram_32s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 168MB peak: 170MB)
Running optimization stage 1 on luma_recon_8s_12s_0_1 .......
Finished optimization stage 1 on luma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 170MB)
Running optimization stage 1 on dc2x2_inv_quant_12s .......
Finished optimization stage 1 on dc2x2_inv_quant_12s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 170MB)
Running optimization stage 1 on dc2x2_inv_transform_12s .......
Finished optimization stage 1 on dc2x2_inv_transform_12s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 170MB)
Running optimization stage 1 on dualPort_usram_26s_4s_16s .......
Finished optimization stage 1 on dualPort_usram_26s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 170MB)
Running optimization stage 1 on chroma_dcTrans_acQuant_adj_12s .......
Finished optimization stage 1 on chroma_dcTrans_acQuant_adj_12s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 170MB)
Running optimization stage 1 on dualPort_usram_10s_3s_8s .......
Finished optimization stage 1 on dualPort_usram_10s_3s_8s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 170MB)
Running optimization stage 1 on dualPort_lsram_10s_9s_512s .......
Finished optimization stage 1 on dualPort_lsram_10s_9s_512s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 170MB)
Running optimization stage 1 on dc_pred_calc_chroma_8s_3s_9s .......
Finished optimization stage 1 on dc_pred_calc_chroma_8s_3s_9s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 170MB)
Running optimization stage 1 on dualPort_usram_9s_4s_16s .......
Finished optimization stage 1 on dualPort_usram_9s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 170MB)
Running optimization stage 1 on chroma_recon_8s_12s_0_1 .......
Finished optimization stage 1 on chroma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 170MB)
Running optimization stage 1 on sfifo_48s_10s_8s .......
Finished optimization stage 1 on sfifo_48s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 170MB)
Running optimization stage 1 on sfifo_48s_9s_8s .......
Finished optimization stage 1 on sfifo_48s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 170MB)
Running optimization stage 1 on sfifo_12s_6s_8s .......
Finished optimization stage 1 on sfifo_12s_6s_8s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 170MB)
Running optimization stage 1 on quant_p2s_1s .......
Finished optimization stage 1 on quant_p2s_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 170MB)
Running optimization stage 1 on H264_Intra420_8s_1s .......
Finished optimization stage 1 on H264_Intra420_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 170MB)
Running optimization stage 1 on nz_coeff_12s .......
Finished optimization stage 1 on nz_coeff_12s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 170MB)
Running optimization stage 1 on CAVLC_H264 .......
Finished optimization stage 1 on CAVLC_H264 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 1 on sfifo_34s_12s_8s .......
Finished optimization stage 1 on sfifo_34s_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on blk_packer16_12s_34s_28s .......
Finished optimization stage 1 on blk_packer16_12s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
Running optimization stage 1 on sfifo_6s_7s_8s .......
Finished optimization stage 1 on sfifo_6s_7s_8s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
Running optimization stage 1 on sfifo_23s_10s_8s .......
Finished optimization stage 1 on sfifo_23s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on cavlc_cbp_y_12s_23s .......
Finished optimization stage 1 on cavlc_cbp_y_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on sfifo_22s_10s_8s .......
Finished optimization stage 1 on sfifo_22s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on nz_coeff_c_12s .......
Finished optimization stage 1 on nz_coeff_c_12s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on sfifo_34s_10s_8s .......
Finished optimization stage 1 on sfifo_34s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
Running optimization stage 1 on blk_packer16_10s_34s_28s .......
Finished optimization stage 1 on blk_packer16_10s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 181MB)
Running optimization stage 1 on sfifo_23s_9s_8s .......
Finished optimization stage 1 on sfifo_23s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on cavlc_cbp_c_12s_23s .......
Finished optimization stage 1 on cavlc_cbp_c_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
Running optimization stage 1 on sfifo_16s_10s_8s .......
Finished optimization stage 1 on sfifo_16s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 182MB)
Running optimization stage 1 on bit_packer16 .......
Finished optimization stage 1 on bit_packer16 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on H264_Iframe_Encoder_8s_1s_1s_22s .......
Finished optimization stage 1 on H264_Iframe_Encoder_8s_1s_1s_22s (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on H264_Iframe_Encoder_C0 .......
Finished optimization stage 1 on H264_Iframe_Encoder_C0 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on h264_top .......
Finished optimization stage 1 on h264_top (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on CORERESET_PF_C1 .......
Finished optimization stage 1 on CORERESET_PF_C1 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)
Running optimization stage 1 on CORERESET_PF_C2 .......
Finished optimization stage 1 on CORERESET_PF_C2 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 185MB)

	g_DATAWIDTH=32'b00000000000000000000000000001010
	g_LANE_WIDTH=32'b00000000000000000000000000000100
	g_NUM_OF_PIXELS=32'b00000000000000000000000000000001
	g_INPUT_DATA_INVERT=32'b00000000000000000000000000000000
	g_FIFO_SIZE=32'b00000000000000000000000000001100
	g_NO_OF_VC=32'b00000000000000000000000000000001
	g_FORMAT=32'b00000000000000000000000000000000
   Generated name = mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s
Running optimization stage 1 on mipi_csi2_rx_cdcfiforam_8_8 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfiforam_8_8 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
Running optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on mipi_csi2_rx_embsync_detect_Z17_layer0 .......
Finished optimization stage 1 on mipi_csi2_rx_embsync_detect_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Running optimization stage 1 on mipi_csi2_rx_crc_calc .......
Finished optimization stage 1 on mipi_csi2_rx_crc_calc (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
Running optimization stage 1 on mipi_csi2_rx_cdcfiforam_12_40 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfiforam_12_40 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
Running optimization stage 1 on mipi_csi2_rx_byte2pixel_conversion_Z19_layer0 .......
Finished optimization stage 1 on mipi_csi2_rx_byte2pixel_conversion_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on mipi_csi2_rxdecoder_Z18_layer0 .......
Finished optimization stage 1 on mipi_csi2_rxdecoder_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s .......
Finished optimization stage 1 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L1_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L2_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L3_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L4_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L5_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L6_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":112:5:112:30|Input L7_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":83:47:83:53|*Output TDATA_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":84:46:84:52|*Output TSTRB_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":85:46:85:52|*Output TKEEP_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":86:38:86:45|*Output TVALID_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":87:38:87:44|*Output TLAST_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":88:40:88:46|*Output TUSER_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on mipicsi2rxdecoderPF_C0 .......
Finished optimization stage 1 on mipicsi2rxdecoderPF_C0 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@W: CG168 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v":37:12:37:21|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on PF_CCC_C2 .......
Finished optimization stage 1 on PF_CCC_C2 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on AND4 .......
Finished optimization stage 1 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG775 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v":2:7:2:67|Component CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN not found in library "work" or "__hyper__lib__", but found in library CORERXIODBITALIGN_LIB

	MIPI_TRNG=32'b00000000000000000000000000000001
	SKIP_TRNG=32'b00000000000000000000000000000000
	HOLD_TRNG=32'b00000000000000000000000000000000
	MIN_WINDOW_VALUE=32'b00000000000000000000000000001010
	RST_CNT_WIDTH=32'b00000000000000000000000000001010
	LP_PULSE_WD=32'b00000000000000000000000000010000
	DEM_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	DEM_TAP_CNT=32'b00000000000000000000000100000000
	DEM_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
	LP_P_WD=32'b00000000000000000000000000001001
	BITALIGN_IDLE_ST=5'b00000
	BITALIGN_LOAD_ST=5'b00001
	BITALIGN_CLRFLAGS_ST=5'b00010
	BITALIGN_EM_ST=5'b00011
	BITALIGN_TAPSTORE_ST=5'b00100
	BITALIGN_TAPCALC_ST=5'b00101
	BITALIGN_TAPCALC_STRT_DLY_ST=5'b00110
	BITALIGN_TAPCALC_STRT_DLY1_ST=5'b00111
	BITALIGN_TAPCALC_STRT_DLY2_ST=5'b01000
	BITALIGN_TAPCALC_STRT_ST=5'b01001
	BITALIGN_ELY_DLY_ST=5'b01010
	BITALIGN_ELY_DLY1_ST=5'b01011
	BITALIGN_ELY_DLY2_ST=5'b01100
	BITALIGN_ELY_ST=5'b01101
	BITALIGN_LTE_DLY_ST=5'b01110
	BITALIGN_LTE_DLY1_ST=5'b01111
	BITALIGN_LTE_DLY2_ST=5'b10000
	BITALIGN_LTE_ST=5'b10001
	BITALIGN_NOELY_NOLTE_DLY_ST=5'b10010
	BITALIGN_NOELY_NOLTE_DLY1_ST=5'b10011
	BITALIGN_NOELY_NOLTE_DLY2_ST=5'b10100
	BITALIGN_NOELY_NOLTE_ST=5'b10101
	BITALIGN_VALID_TAP_CHK_DLY_ST=5'b10110
	BITALIGN_VALID_TAP_CHK_ST=5'b10111
	BITALIGN_TAPCMP_ST=5'b11000
	BITALIGN_TAPCMP2_ST=5'b11001
	BITALIGN_VALID_TAP_WAIT_ST1=5'b11010
	BITALIGN_VALID_TAP_WAIT_ST2=5'b11011
	BITALIGN_DONE_ST=5'b11100
	BITALIGN_HOLD_ST=5'b11101
	BITALIGN_LP_WAIT_ST=5'b11110
   Generated name = CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0
@N: CG179 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":631:36:631:47|Removing redundant assignment.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":245:34:245:47|Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":245:34:245:47|Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":245:34:245:47|Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":245:34:245:47|Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0 .......
@W: CL271 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":982:3:982:8|Pruning unused bits 1 to 0 of skip_trng_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":269:3:269:8|Removing unused bit 8 of tapcnt_final_upd[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":269:3:269:8|Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL208 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":1031:3:1031:8|All reachable assignments to bit 0 of retrain_reg[2:0] assign 0, register removed by optimization.
@W: CL113 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":982:3:982:8|Feedback mux created for signal skip_trng_reg[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":982:3:982:8|All reachable assignments to skip_trng_reg[2] assign 0, register removed by optimization
Finished optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 211MB)

	MIPI_TRNG=32'b00000000000000000000000000000001
	SKIP_TRNG=32'b00000000000000000000000000000000
	HOLD_TRNG=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	DEM_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	DEM_TRNG_MODE=32'b00000000000000000000000000000001
	MIN_WINDOW_VALUE=32'b00000000000000000000000000001010
	RST_CNT_WIDTH=32'b00000000000000000000000000001010
	DEM_TAP_CNT=32'b00000000000000000000000100000000
	DEM_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
   Generated name = CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8
Running optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 .......
Finished optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 211MB)
Running optimization stage 1 on CORERXIODBITALIGN_C1 .......
Finished optimization stage 1 on CORERXIODBITALIGN_C1 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 211MB)

	IOG_FABRIC_RATIO=32'b00000000000000000000000000000100
	BCLKSCLK_TRN_MODE=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011010
	CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000001
	CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000001
	BCLKSCLK_ICB_MODE=32'b00000000000000000000000000000001
	BCLKSCLK_ICB_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	ICB_CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000001
	ICB_CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000001
	PLL_CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000000
	PLL_CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000000
	BCLKSCLK_ICB_TAP_CNT=32'b00000000000000000000000100000000
	BCLKSCLK_ICB_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
   Generated name = PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0

	BCLKSCLK_TRN_MODE=32'b00000000000000000000000000000001
	ICB_CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000001
	ICB_CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000001
	BCLKSCLK_ICB_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	BCLKSCLK_ICB_TAP_CNT=32'b00000000000000000000000100000000
	BCLKSCLK_ICB_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
	RST_CNT_WIDTH=32'b00000000000000000000000000001010
	CLKALIGN_HOLD_ST=6'b000000
	CLKALIGN_INIT_ST=6'b000001
	CLKALIGN_RESE_ST=6'b000010
	CLKALIGN_RESW_ST=6'b000011
	CLKALIGN_START_ST=6'b000100
	CLKALIGN_LOAD_ST=6'b000101
	CLKALIGN_CLRFLAGS_ST=6'b000110
	CLKALIGN_EM_ST=6'b000111
	CLKALIGN_TAPSTORE_ST=6'b001000
	CLKALIGN_TAPCALC_ST=6'b001001
	CLKALIGN_TAPCALC_STRT_DLY_ST=6'b001010
	CLKALIGN_TAPCALC_STRT_DLY1_ST=6'b001011
	CLKALIGN_TAPCALC_STRT_DLY2_ST=6'b001100
	CLKALIGN_TAPCALC_STRT_ST=6'b001101
	CLKALIGN_INIT_ELY_LTE_DLY_ST=6'b001110
	CLKALIGN_INIT_ELY_LTE_DLY1_ST=6'b001111
	CLKALIGN_INIT_ELY_LTE_DLY2_ST=6'b010000
	CLKALIGN_INIT_ELY_LTE_ST=6'b010001
	CLKALIGN_INIT_NO_ELY_LTE_DLY_ST=6'b010010
	CLKALIGN_INIT_NO_ELY_LTE_DLY1_ST=6'b010011
	CLKALIGN_INIT_NO_ELY_LTE_DLY2_ST=6'b010100
	CLKALIGN_INIT_NO_ELY_LTE_ST=6'b010101
	CLKALIGN_NXT_ELY_LTE_DLY_ST=6'b010110
	CLKALIGN_NXT_ELY_LTE_DLY1_ST=6'b010111
	CLKALIGN_NXT_ELY_LTE_DLY2_ST=6'b011000
	CLKALIGN_NXT_ELY_LTE_ST=6'b011001
	CLKALIGN_VALID_TAP_CHK_DLY_ST=6'b011010
	CLKALIGN_VALID_TAP_CHK_ST=6'b011011
	CLKALIGN_TAPCMP_ST=6'b011100
	CLKALIGN_TAPCMP2_ST=6'b011101
	CLKALIGN_VALID_TAP_WAIT_ST1=6'b011110
	CLKALIGN_VALID_TAP_WAIT_ST2=6'b011111
	CLKALIGN_DONE_ST=6'b100000
	CLKALIGN_TAPCMP_OFFSET_ST=6'b100001
	CLKALIGN_TAPCMP2_OFFSET_ST=6'b100010
	CLKALIGN_VALID_TAP_WAIT_OFFSET_ST1=6'b100011
	CLKALIGN_VALID_TAP_WAIT_OFFSET_ST2=6'b100100
	CLKALIGN_PAUSE_ST=6'b100101
	CLKALIGN_RESE1_ST=6'b100110
	CLKALIGN_DONE1_ST=6'b100111
   Generated name = ICB_BCLKSCLKALIGN_Z22_layer0
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":180:44:180:57|Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":180:44:180:57|Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":180:44:180:57|Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":180:44:180:57|Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on ICB_BCLKSCLKALIGN_Z22_layer0 .......
@W: CL265 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":959:3:959:8|Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":761:3:761:8|Removing unused bit 8 of sig_tapcnt_final_2[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":737:3:737:8|Removing unused bit 8 of sig_tapcnt_final_1[8:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on ICB_BCLKSCLKALIGN_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0 .......
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":82:11:82:31|*Output PLL_VCOPHSEL_SCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":83:11:83:31|*Output PLL_VCOPHSEL_BCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":84:11:84:33|*Output PLL_VCOPHSEL_BCLK90_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":85:11:85:31|*Output PLL_VCOPHSEL_MCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":86:11:86:21|*Output PLL_LOADPHS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":87:11:87:24|*Output PLL_PHS_ROTATE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":88:11:88:27|*Output PLL_PHS_DIRECTION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":99:17:99:38|*Output BCLKSCLK_BCLK_VCOPHSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on HS_IO_CLK .......
Finished optimization stage 1 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on MX2 .......
Finished optimization stage 1 on MX2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on ICB_CLKDIVDELAY .......
Finished optimization stage 1 on ICB_CLKDIVDELAY (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on IOD .......
Finished optimization stage 1 on IOD (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v":60:23:60:23|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v":60:32:60:32|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on INBUF_DIFF_MIPI .......
Finished optimization stage 1 on INBUF_DIFF_MIPI (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v":152:41:152:41|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v":196:41:196:41|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v":240:41:240:41|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v":295:41:295:41|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on LANECTRL .......
Finished optimization stage 1 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)

	ENABLE_PAUSE_EXTENSION=3'b011
   Generated name = PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3
Running optimization stage 1 on SLE .......
Finished optimization stage 1 on SLE (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0 .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on CAM_IOD_TIP_TOP .......
Finished optimization stage 1 on CAM_IOD_TIP_TOP (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on IMX334_IF_TOP .......
Finished optimization stage 1 on IMX334_IF_TOP (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on CH_ROM .......
Finished optimization stage 1 on CH_ROM (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on HV_COUNTER .......
Finished optimization stage 1 on HV_COUNTER (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on NUM_ROM .......
Finished optimization stage 1 on NUM_ROM (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 211MB)
Running optimization stage 1 on obj_generator .......
Finished optimization stage 1 on obj_generator (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
@W: CG1340 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":384:28:384:51|Index into variable ram_data_i could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on obj_generator_num .......
@W: CL260 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":448:0:448:5|Pruning register bit 7 of s_num1_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":448:0:448:5|Pruning register bits 2 to 0 of s_num1_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":448:0:448:5|Pruning register bit 7 of s_num2_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":448:0:448:5|Pruning register bits 2 to 0 of s_num2_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":448:0:448:5|Pruning register bit 7 of s_num3_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":448:0:448:5|Pruning register bits 2 to 0 of s_num3_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on obj_generator_num (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 1 on text_out .......
Finished optimization stage 1 on text_out (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 1 on CR_OSD .......
Finished optimization stage 1 on CR_OSD (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 1 on frame_controls_gen .......
Finished optimization stage 1 on frame_controls_gen (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\video_processing\video_processing.v":189:23:189:46|Using module Bayer_Interpolation_C0 from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\video_processing\video_processing.v":255:20:255:40|Using module Gamma_Correction_C0 from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\video_processing\video_processing.v":271:21:271:42|Using module Image_Enhancement_C0 from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\video_processing\video_processing.v":292:16:292:32|Using module IMAGE_SCALER_C0 from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\video_processing\video_processing.v":315:18:315:36|Using module intensity_average from library work
Running optimization stage 1 on video_processing .......
Finished optimization stage 1 on video_processing (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Video_Pipeline\Video_Pipeline.v":341:0:341:8|Using module apb3_if from library work
@N: CG794 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\Video_Pipeline\Video_Pipeline.v":466:14:466:28|Using module RGBtoYCbCr_C0 from library work
Running optimization stage 1 on Video_Pipeline .......
Finished optimization stage 1 on Video_Pipeline (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 1 on VKPFSOC_TOP .......
Finished optimization stage 1 on VKPFSOC_TOP (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 2 on VKPFSOC_TOP .......
Finished optimization stage 2 on VKPFSOC_TOP (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 2 on Video_Pipeline .......
Finished optimization stage 2 on Video_Pipeline (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 2 on video_processing .......
Finished optimization stage 2 on video_processing (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 211MB)
Running optimization stage 2 on frame_controls_gen .......
Finished optimization stage 2 on frame_controls_gen (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 211MB)
Running optimization stage 2 on CR_OSD .......
Finished optimization stage 2 on CR_OSD (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 211MB)
Running optimization stage 2 on text_out .......
Finished optimization stage 2 on text_out (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 211MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 211MB)
Running optimization stage 2 on obj_generator_num .......
Finished optimization stage 2 on obj_generator_num (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on obj_generator .......
@W: CL260 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":316:0:316:5|Pruning register bit 0 of s_addr_offset[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on obj_generator (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on NUM_ROM .......
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":560:12:560:15|Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on NUM_ROM (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on HV_COUNTER .......
Finished optimization stage 2 on HV_COUNTER (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on CH_ROM .......
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\CR_OSD.v":465:12:465:15|Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CH_ROM (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on IMX334_IF_TOP .......
Finished optimization stage 2 on IMX334_IF_TOP (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on CAM_IOD_TIP_TOP .......
Finished optimization stage 2 on CAM_IOD_TIP_TOP (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0 .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on SLE .......
Finished optimization stage 2 on SLE (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on LANECTRL .......
Finished optimization stage 2 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on INBUF_DIFF_MIPI .......
Finished optimization stage 2 on INBUF_DIFF_MIPI (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on IOD .......
Finished optimization stage 2 on IOD (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on ICB_CLKDIVDELAY .......
Finished optimization stage 2 on ICB_CLKDIVDELAY (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on MX2 .......
Finished optimization stage 2 on MX2 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on HS_IO_CLK .......
Finished optimization stage 2 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 211MB)
Running optimization stage 2 on ICB_BCLKSCLKALIGN_Z22_layer0 .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v":214:3:214:8|Trying to extract state machine for register clkalign_curr_state.
Extracted state machine for register clkalign_curr_state
State machine has 64 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111
   100000
   100001
   100010
   100011
   100100
   100101
   100110
   100111
   101000
   101001
   101010
   101011
   101100
   101101
   101110
   101111
   110000
   110001
   110010
   110011
   110100
   110101
   110110
   110111
   111000
   111001
   111010
   111011
   111100
   111101
   111110
   111111
Finished optimization stage 2 on ICB_BCLKSCLKALIGN_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 214MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0 .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":89:17:89:34|Input PLL_BCLKPHS_OFFSET is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v":103:33:103:45|Input BCLK_IGEAR_RX is unused.
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 214MB)
Running optimization stage 2 on CORERXIODBITALIGN_C1 .......
Finished optimization stage 2 on CORERXIODBITALIGN_C1 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 214MB)
Running optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 .......
Finished optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 214MB)
Running optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0 .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":269:3:269:8|Trying to extract state machine for register bitalign_curr_state.
Extracted state machine for register bitalign_curr_state
State machine has 30 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11110
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v":94:10:94:25|Input rx_BIT_ALGN_SKIP is unused.
Finished optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0 (CPU Time 0h:00m:01s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on AND4 .......
Finished optimization stage 2 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on PF_CCC_C2 .......
Finished optimization stage 2 on PF_CCC_C2 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on mipicsi2rxdecoderPF_C0 .......
Finished optimization stage 2 on mipicsi2rxdecoderPF_C0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s .......
Finished optimization stage 2 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_byte2pixel_conversion_Z19_layer0 .......
Extracted state machine for register genblk7.pix_distribute_4lane
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on mipi_csi2_rx_byte2pixel_conversion_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfiforam_12_40 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfiforam_12_40 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rxdecoder_Z18_layer0 .......
Extracted state machine for register genblk2.state_FS
State machine has 6 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
Finished optimization stage 2 on mipi_csi2_rxdecoder_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_crc_calc .......
Finished optimization stage 2 on mipi_csi2_rx_crc_calc (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfiforam_8_8 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfiforam_8_8 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on mipi_csi2_rx_embsync_detect_Z17_layer0 .......
Extracted state machine for register genblk4.state_3
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register genblk3.state_2
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register genblk2.state_1
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register genblk1.state_0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register state_enb
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   100
Finished optimization stage 2 on mipi_csi2_rx_embsync_detect_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":58:47:58:58|Input L1_LP_DATA_I is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":59:47:59:58|Input L2_LP_DATA_I is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":60:47:60:58|Input L3_LP_DATA_I is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":61:47:61:58|Input L4_LP_DATA_I is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":62:47:62:58|Input L5_LP_DATA_I is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":63:47:63:58|Input L6_LP_DATA_I is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v":64:47:64:58|Input L7_LP_DATA_I is unused.
Finished optimization stage 2 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on CORERESET_PF_C2 .......
Finished optimization stage 2 on CORERESET_PF_C2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF .......
@N: CL135 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on CORERESET_PF_C1 .......
Finished optimization stage 2 on CORERESET_PF_C1 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF .......
@N: CL135 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on h264_top .......
Finished optimization stage 2 on h264_top (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on H264_Iframe_Encoder_C0 .......
Finished optimization stage 2 on H264_Iframe_Encoder_C0 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on H264_Iframe_Encoder_8s_1s_1s_22s .......
Finished optimization stage 2 on H264_Iframe_Encoder_8s_1s_1s_22s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 241MB)
Running optimization stage 2 on bit_packer16 .......
Extracted state machine for register pattern_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on bit_packer16 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on sfifo_16s_10s_8s .......
Finished optimization stage 2 on sfifo_16s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on cavlc_cbp_c_12s_23s .......
Finished optimization stage 2 on cavlc_cbp_c_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on sfifo_23s_9s_8s .......
Finished optimization stage 2 on sfifo_23s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 241MB)
Running optimization stage 2 on blk_packer16_10s_34s_28s .......
Finished optimization stage 2 on blk_packer16_10s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on sfifo_34s_10s_8s .......
Finished optimization stage 2 on sfifo_34s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on nz_coeff_c_12s .......
Finished optimization stage 2 on nz_coeff_c_12s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on sfifo_22s_10s_8s .......
Finished optimization stage 2 on sfifo_22s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on cavlc_cbp_y_12s_23s .......
Finished optimization stage 2 on cavlc_cbp_y_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on sfifo_23s_10s_8s .......
Finished optimization stage 2 on sfifo_23s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on sfifo_6s_7s_8s .......
Finished optimization stage 2 on sfifo_6s_7s_8s (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 241MB)
Running optimization stage 2 on blk_packer16_12s_34s_28s .......
Finished optimization stage 2 on blk_packer16_12s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 241MB)
Running optimization stage 2 on sfifo_34s_12s_8s .......
Finished optimization stage 2 on sfifo_34s_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 241MB)
Running optimization stage 2 on CAVLC_H264 .......
Finished optimization stage 2 on CAVLC_H264 (CPU Time 0h:00m:01s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on nz_coeff_12s .......
Finished optimization stage 2 on nz_coeff_12s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on H264_Intra420_8s_1s .......
Finished optimization stage 2 on H264_Intra420_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on sfifo_12s_6s_8s .......
Finished optimization stage 2 on sfifo_12s_6s_8s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on quant_p2s_1s .......
Finished optimization stage 2 on quant_p2s_1s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on sfifo_48s_9s_8s .......
Finished optimization stage 2 on sfifo_48s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on sfifo_48s_10s_8s .......
Finished optimization stage 2 on sfifo_48s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on chroma_recon_8s_12s_0_1 .......
Finished optimization stage 2 on chroma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dualPort_usram_9s_4s_16s .......
Finished optimization stage 2 on dualPort_usram_9s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dc_pred_calc_chroma_8s_3s_9s .......
Finished optimization stage 2 on dc_pred_calc_chroma_8s_3s_9s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dualPort_lsram_10s_9s_512s .......
Finished optimization stage 2 on dualPort_lsram_10s_9s_512s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dualPort_usram_10s_3s_8s .......
Finished optimization stage 2 on dualPort_usram_10s_3s_8s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on chroma_dcTrans_acQuant_adj_12s .......
Finished optimization stage 2 on chroma_dcTrans_acQuant_adj_12s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dualPort_usram_26s_4s_16s .......
Finished optimization stage 2 on dualPort_usram_26s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dc2x2_inv_transform_12s .......
Finished optimization stage 2 on dc2x2_inv_transform_12s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dc2x2_inv_quant_12s .......
Finished optimization stage 2 on dc2x2_inv_quant_12s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on luma_recon_8s_12s_0_1 .......
Finished optimization stage 2 on luma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dualPort_usram_32s_2s_4s .......
Finished optimization stage 2 on dualPort_usram_32s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 241MB)
Running optimization stage 2 on dc_pred_calc_luma_8s .......
Finished optimization stage 2 on dc_pred_calc_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dualPort_lsram_12s_7s_128s .......
Finished optimization stage 2 on dualPort_lsram_12s_7s_128s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dualPort_lsram_10s_11s_2048s .......
Finished optimization stage 2 on dualPort_lsram_10s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dualPort_usram_10s_5s_32s .......
Finished optimization stage 2 on dualPort_usram_10s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dc_corr_12s_8s .......
Finished optimization stage 2 on dc_corr_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on inv_int_trans_4x4_12s .......
Finished optimization stage 2 on inv_int_trans_4x4_12s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on inv_int_trans_eq_m2_12s .......
Finished optimization stage 2 on inv_int_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on row_to_col_28s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on row_to_col_28s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on inv_int_trans_eq_m1_12s .......
Finished optimization stage 2 on inv_int_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on inv_quant_row_12s .......
Finished optimization stage 2 on inv_quant_row_12s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on Intra420_chroma_8s .......
Finished optimization stage 2 on Intra420_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dc_trans_quant_8s .......
Finished optimization stage 2 on dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dc_quant_8s .......
Finished optimization stage 2 on dc_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dc_trans_8s .......
Finished optimization stage 2 on dc_trans_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on quant_row_chroma_8s .......
Finished optimization stage 2 on quant_row_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on dc_pred_8s .......
Finished optimization stage 2 on dc_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on mb8_to_4_8s_0_1_2_3_4 .......
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on mb8_to_4_8s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on mb8x16_to_8x8_Z16_layer0 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on mb8x16_to_8x8_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 243MB)
Running optimization stage 2 on ram_controller_16x16_chroma_8s_16s_11s_2048s .......
Finished optimization stage 2 on ram_controller_16x16_chroma_8s_16s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 244MB)
Running optimization stage 2 on read_lsram16_chroma_8s_16s_16s_11s_0_1 .......
Finished optimization stage 2 on read_lsram16_chroma_8s_16s_16s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 244MB)
Running optimization stage 2 on write_lsram_chroma_8s_11s_16s .......
Finished optimization stage 2 on write_lsram_chroma_8s_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 244MB)
Running optimization stage 2 on luma_dc_trans_quant_8s .......
Finished optimization stage 2 on luma_dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on dc_quant_row_luma_8s .......
Finished optimization stage 2 on dc_quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on luma_dc4x4_pred_8s .......
Finished optimization stage 2 on luma_dc4x4_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on dc4x4_trans_eq_m1_12s .......
Finished optimization stage 2 on dc4x4_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on col_to_row_15s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on col_to_row_15s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on dc4x4_trans_eq_m2_12s .......
Finished optimization stage 2 on dc4x4_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on Intra420_luma_8s_1s .......
Finished optimization stage 2 on Intra420_luma_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 244MB)
Running optimization stage 2 on mb16_to_4_Z15_layer0 .......
Extracted state machine for register state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
Finished optimization stage 2 on mb16_to_4_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 244MB)
Running optimization stage 2 on quant_row_luma_8s .......
Finished optimization stage 2 on quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 244MB)
Running optimization stage 2 on dc_pred_luma_8s .......
Finished optimization stage 2 on dc_pred_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 244MB)
Running optimization stage 2 on int_trans_4x4_8s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on int_trans_4x4_8s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 244MB)
Running optimization stage 2 on int_trans_eq_m1_8s .......
Finished optimization stage 2 on int_trans_eq_m1_8s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 244MB)
Running optimization stage 2 on col_to_row_12s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on col_to_row_12s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 245MB)
Running optimization stage 2 on int_trans_eq_m2_8s .......
Finished optimization stage 2 on int_trans_eq_m2_8s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 245MB)
Running optimization stage 2 on dualPort_lsram_8s_11s_2048s .......
Finished optimization stage 2 on dualPort_lsram_8s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 245MB)
Running optimization stage 2 on ram_controller_16x16_8s_32s_11s_2048s .......
Finished optimization stage 2 on ram_controller_16x16_8s_32s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on read_lsram_16_8s_16s_32s_11s_0_1 .......
Finished optimization stage 2 on read_lsram_16_8s_16s_32s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on write_lsram_luma_8s_11s_32s .......
Finished optimization stage 2 on write_lsram_luma_8s_11s_32s (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on read_generation_16s_1s_0_1_2 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on read_generation_16s_1s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on resol_update .......
Finished optimization stage 2 on resol_update (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on Qtable_calc .......
Finished optimization stage 2 on Qtable_calc (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on header_1s .......
Finished optimization stage 2 on header_1s (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s .......
Extracted state machine for register clk_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on sfifo_6s_11s_8s .......
Finished optimization stage 2 on sfifo_6s_11s_8s (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on cbp_code .......
Finished optimization stage 2 on cbp_code (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 251MB)
Running optimization stage 2 on golomb .......
Finished optimization stage 2 on golomb (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on I_header .......
Extracted state machine for register clk_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I_header (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on pps_header .......
Extracted state machine for register clk_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on pps_header (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on sps_header_Z14_layer0 .......
Extracted state machine for register clk_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on sps_header_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on H264_SELFDESTRUCT .......
Finished optimization stage 2 on H264_SELFDESTRUCT (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on H264_DDR_WRITE .......
Finished optimization stage 2 on H264_DDR_WRITE (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on ddr_write_controller_enc .......
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ddr_write_controller_enc.v":168:2:168:7|Pruning register bits 2 to 0 of s_frame_size[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ddr_write_controller_enc.v":168:2:168:7|Pruning register bits 2 to 0 of s_line_counter[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ddr_write_controller_enc.v":168:2:168:7|Pruning register bits 2 to 0 of s_frame_size_out[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ddr_write_controller_enc.v":269:2:269:7|Pruning register bits 2 to 0 of frame_size_o[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\hdl\ddr_write_controller_enc.v":168:2:168:7|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on ddr_write_controller_enc (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on DDR_AXI4_ARBITER_PF_C0 .......
Finished optimization stage 2 on DDR_AXI4_ARBITER_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s .......
Finished optimization stage 2 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on write_top_32s_64s .......
Finished optimization stage 2 on write_top_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on read_top_32s .......
Finished optimization stage 2 on read_top_32s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_Z13_layer0 .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":449:1:449:6|Trying to extract state machine for register video_bus_state.
Extracted state machine for register video_bus_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   101
   110
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":356:1:356:6|Trying to extract state machine for register local_wbus_state.
Extracted state machine for register local_wbus_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":65:37:65:39|Input bid is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":66:39:66:43|Input bresp is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":87:39:87:41|Input rid is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v":89:39:89:43|Input rresp is unused.
Finished optimization stage 2 on ddr_rw_arbiter_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":54:25:54:31|Input RESET_N is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":55:25:55:30|Input WCLOCK is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":56:25:56:30|Input RCLOCK is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0 .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":61:26:61:31|Input wr_clk is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":62:26:62:31|Input rd_clk is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":65:26:65:39|Input reset_wclk_top is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":66:26:66:30|Input wr_en is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":72:26:72:28|Input din is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0 .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z10_layer0 .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":148:36:148:40|Input MEMRD is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":54:25:54:31|Input RESET_N is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":55:25:55:30|Input WCLOCK is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v":56:25:56:30|Input RCLOCK is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0 .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":61:26:61:31|Input wr_clk is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":62:26:62:31|Input rd_clk is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":65:26:65:39|Input reset_wclk_top is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":66:26:66:30|Input wr_en is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v":72:26:72:28|Input din is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0 .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0 .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v":148:36:148:40|Input MEMRD is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s .......
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":93:29:93:37|Input WDATA_I_0 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":94:15:94:24|Input WVALID_I_0 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":95:29:95:38|Input AWADDR_I_0 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":96:15:96:25|Input AWVALID_I_0 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":97:15:97:24|Input AWSIZE_I_0 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":98:29:98:37|Input WDATA_I_1 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":99:15:99:24|Input WVALID_I_1 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":100:29:100:38|Input AWADDR_I_1 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":101:15:101:25|Input AWVALID_I_1 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":102:15:102:24|Input AWSIZE_I_1 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":103:29:103:37|Input WDATA_I_2 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":104:15:104:24|Input WVALID_I_2 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":105:29:105:38|Input AWADDR_I_2 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":106:15:106:25|Input AWVALID_I_2 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":107:15:107:24|Input AWSIZE_I_2 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":108:29:108:37|Input WDATA_I_3 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":109:15:109:24|Input WVALID_I_3 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":110:29:110:38|Input AWADDR_I_3 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":111:15:111:25|Input AWVALID_I_3 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":112:15:112:24|Input AWSIZE_I_3 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":113:29:113:37|Input WDATA_I_4 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":114:15:114:24|Input WVALID_I_4 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":115:29:115:38|Input AWADDR_I_4 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":116:15:116:25|Input AWVALID_I_4 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":117:15:117:24|Input AWSIZE_I_4 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":118:29:118:37|Input WDATA_I_5 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":119:15:119:24|Input WVALID_I_5 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":120:29:120:38|Input AWADDR_I_5 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":121:15:121:25|Input AWVALID_I_5 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":122:15:122:24|Input AWSIZE_I_5 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":123:29:123:37|Input WDATA_I_6 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":124:15:124:24|Input WVALID_I_6 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":125:29:125:38|Input AWADDR_I_6 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":126:15:126:25|Input AWVALID_I_6 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":127:15:127:24|Input AWSIZE_I_6 is unused.
@N: CL159 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v":128:29:128:37|Input WDATA_I_7 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_SYSTEM_SERVICES_C0 .......
Finished optimization stage 2 on PF_SYSTEM_SERVICES_C0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES_Z6_layer0 .......
Finished optimization stage 2 on PF_SYSTEM_SERVICES_C0_PF_SYSTEM_SERVICES_C0_0_PF_SYSTEM_SERVICES_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreSysServices_PF_Ctrl_Z5_layer0 .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":419:3:419:8|Trying to extract state machine for register main_curr_state.
Extracted state machine for register main_curr_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":152:16:152:25|Input port bits 3 to 2 of ac_reg_req[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":158:16:158:32|Input port bits 31 to 9 of ac_calc_mbxwraddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_Ctrl.v":159:16:159:32|Input port bits 31 to 9 of ac_calc_mbxrdaddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CoreSysServices_PF_Ctrl_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on SYS_SERVICES .......
Finished optimization stage 2 on SYS_SERVICES (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreSysServices_PF_MBXIF .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_MBXIF.v":198:3:198:8|Trying to extract state machine for register mbx_curr_state.
Extracted state machine for register mbx_curr_state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
Finished optimization stage 2 on CoreSysServices_PF_MBXIF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreSysServices_PF_SSIIF .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_SSIIF.v":155:3:155:8|Trying to extract state machine for register ssi_curr_state.
Extracted state machine for register ssi_curr_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   101
Finished optimization stage 2 on CoreSysServices_PF_SSIIF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreSysServices_PF_ReqArbiter .......
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_ReqArbiter.v":130:3:130:8|Trying to extract state machine for register arb_curr_state.
Extracted state machine for register arb_curr_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on CoreSysServices_PF_ReqArbiter (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreSysServices_PF_APBS_Z4_layer0 .......
@N: CL135 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":510:3:510:8|Found sequential shift ca_mbx_ren_r4 with address depth of 4 words and data bit width of 1.
@W: CL177 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":261:3:261:8|Sharing sequential element reg_sysservreq_bit_1_r and merging ac_reg_req. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":140:16:140:20|Input port bits 31 to 6 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\SgCore\PF_SYSTEM_SERVICES\3.0.101\rtl\vlog\core\CoreSysServices_PF_APBS.v":140:16:140:20|Input port bits 1 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CoreSysServices_PF_APBS_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_SPI .......
Finished optimization stage 2 on PF_SPI (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on MSS_VIDEO_KIT_H264 .......
Finished optimization stage 2 on MSS_VIDEO_KIT_H264 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on MSS .......
Finished optimization stage 2 on MSS (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CORESPI_C1 .......
Finished optimization stage 2 on CORESPI_C1 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CORESPI_Z3_layer0 .......
Finished optimization stage 2 on CORESPI_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on spi_32s_8s_32s_16s_1_1_1_0s .......
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":70:12:70:16|Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on spi_32s_8s_32s_16s_1_1_1_0s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on spi_chanctrl_Z2_layer0 .......
@W: CL260 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
Finished optimization stage 2 on spi_chanctrl_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on spi_clockmux .......
Finished optimization stage 2 on spi_clockmux (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on spi_fifo_8s_32s_5 .......
@N: CL134 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=1
@N: CL134 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=8
Finished optimization stage 2 on spi_fifo_8s_32s_5 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on spi_control_8s .......
Finished optimization stage 2 on spi_control_8s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on spi_rf_32s_16s_0 .......
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":42:45:42:50|Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on spi_rf_32s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreAPB3_C1 .......
Finished optimization stage 2 on CoreAPB3_C1 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@W: CL246 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CLOCKS_AND_RESETS .......
Finished optimization stage 2 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_XCVR_REF_CLK_C0 .......
Finished optimization stage 2 on PF_XCVR_REF_CLK_C0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK .......
Finished optimization stage 2 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on XCVR_REF_CLK .......
Finished optimization stage 2 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on OSC_RC2MHZ .......
Finished optimization stage 2 on OSC_RC2MHZ (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_CLK_DIV_C0 .......
Finished optimization stage 2 on PF_CLK_DIV_C0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV .......
Finished optimization stage 2 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on ICB_CLKDIV .......
Finished optimization stage 2 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on BANKCTRL_HSIO .......
Finished optimization stage 2 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on BANKCTRL_GPIO .......
Finished optimization stage 2 on BANKCTRL_GPIO (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CORERESET .......
Finished optimization stage 2 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF .......
@N: CL135 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET\CORERESET_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CORERESET_PF_C5 .......
Finished optimization stage 2 on CORERESET_PF_C5 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF .......
@N: CL135 :"C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 255MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\synwork\layer0.duruntime


