

================================================================
== Vivado HLS Report for 'xDBL'
================================================================
* Date:           Mon Dec 14 19:30:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.429|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  589|  589|  589|  589|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_mp_mul_fu_203    |mp_mul    |   33|   33|   33|   33|   none  |
        |grp_rdc_mont_fu_292  |rdc_mont  |   68|   68|   68|   68|   none  |
        |grp_rdc_mont_fu_298  |rdc_mont  |   68|   68|   68|   68|   none  |
        |grp_rdc_mont_fu_303  |rdc_mont  |   68|   68|   68|   68|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 20 'getelementptr' 'P_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 21 'getelementptr' 'P_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 22 'getelementptr' 'P_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 23 'getelementptr' 'P_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 24 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 25 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 26 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 27 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 28 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 29 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 30 [2/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 30 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 31 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 32 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 33 [2/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 33 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [2/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:21]   --->   Operation 34 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:21]   --->   Operation 35 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 36 [1/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 36 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 37 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 38 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 39 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:21]   --->   Operation 40 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:21]   --->   Operation 41 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 42 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 43 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 43 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 44 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 45 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [2/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 46 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 47 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [2/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 48 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%t3_V_1 = shl i448 %add_ln209, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:23]   --->   Operation 49 'shl' 't3_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.19ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 50 'call' 'temp_V_3' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 51 [2/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:22]   --->   Operation 51 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 52 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [2/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 53 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%t3_V = shl i448 %add_ln214, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22]   --->   Operation 54 'shl' 't3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (2.19ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 55 'call' 'temp_V_1' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 56 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 57 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (2.19ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 58 'call' 'temp_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/2] (3.44ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 59 'call' 'temp_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.42>
ST_6 : Operation 60 [1/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:22]   --->   Operation 60 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 61 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/2] (2.19ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 62 'call' 'temp_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/2] (3.44ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 63 'call' 'temp_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i835 %temp_V_1 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 64 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (4.98ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 65 'call' 'call_ret2' <Predicate = true> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 66 [1/2] (3.44ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 66 'call' 'temp_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i835 %temp_V_2 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 67 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.84ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 68 'call' 'call_ret3' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i835 %temp_V_3 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 69 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.84ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 70 'call' 'call_ret4' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%C24_V_addr_1 = getelementptr [2 x i448]* %C24_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 71 'getelementptr' 'C24_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 72 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 8.42>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%C24_V_addr = getelementptr [2 x i448]* %C24_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 73 'getelementptr' 'C24_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (3.44ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 74 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i835 %temp_V to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 75 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (4.98ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 76 'call' 'call_ret1' <Predicate = true> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/2] (3.44ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 77 'call' 'call_ret2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [1/2] (3.44ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 78 'call' 'call_ret3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/2] (3.44ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 79 'call' 'call_ret4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 80 [2/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 80 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_7 : Operation 81 [1/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 81 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_7 : Operation 82 [2/2] (2.19ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:24]   --->   Operation 82 'call' 'tt2_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 83 [2/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 83 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 84 [1/2] (3.44ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 84 'call' 'call_ret1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [1/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 85 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_8 : Operation 86 [2/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 86 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [2/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:24]   --->   Operation 87 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [2/2] (2.19ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24]   --->   Operation 88 'call' 'tt1_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 89 [1/2] (3.44ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:24]   --->   Operation 89 'call' 'tt2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 90 [2/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 90 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 91 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 92 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%A24plus_V_addr_1 = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 93 'getelementptr' 'A24plus_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 94 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%A24plus_V_addr = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 95 'getelementptr' 'A24plus_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 96 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:24]   --->   Operation 97 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/2] (3.44ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24]   --->   Operation 98 'call' 'tt1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i835 %tt1_V to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24]   --->   Operation 99 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i835 %tt2_V to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:24]   --->   Operation 100 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:24]   --->   Operation 101 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 102 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 103 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 104 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [2/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 105 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_9 : Operation 106 [1/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 106 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_9 : Operation 107 [2/2] (2.19ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:27]   --->   Operation 107 'call' 'tt2_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.76>
ST_10 : Operation 108 [1/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:24]   --->   Operation 108 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 109 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 110 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_10 : Operation 111 [2/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 111 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [2/2] (2.19ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27]   --->   Operation 112 'call' 'tt1_V_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 113 [1/2] (3.44ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:27]   --->   Operation 113 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 114 [1/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 114 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/2] (3.44ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27]   --->   Operation 115 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i835 %tt1_V_4 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27]   --->   Operation 116 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i835 %tt2_V_2 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:27]   --->   Operation 117 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [2/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27]   --->   Operation 118 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 119 [2/2] (2.19ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:24]   --->   Operation 119 'call' 'empty' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i836 %tt3_V to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 120 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (4.98ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 121 'call' 'call_ret5' <Predicate = true> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 122 [2/2] (3.84ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:24]   --->   Operation 122 'call' 'call_ret6' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 123 [1/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27]   --->   Operation 123 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln183_2 = sext i836 %tt3_V_2 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27]   --->   Operation 124 'sext' 'sext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [2/2] (3.84ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27]   --->   Operation 125 'call' 'call_ret9' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.64>
ST_13 : Operation 126 [1/2] (3.44ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:24]   --->   Operation 126 'call' 'empty' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 127 [1/2] (3.44ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 127 'call' 'call_ret5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 128 [1/2] (3.44ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:24]   --->   Operation 128 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [2/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 129 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [2/2] (2.19ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 130 'call' 'tt1_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 131 [2/2] (2.19ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 131 'call' 'tt2_V_1' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 132 [1/2] (3.44ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27]   --->   Operation 132 'call' 'call_ret9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%Q_Z_V_addr = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:24]   --->   Operation 133 'getelementptr' 'Q_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%Q_Z_V_addr_1 = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 134 'getelementptr' 'Q_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.32ns)   --->   "store i448 %call_ret5, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 136 [1/1] (2.32ns)   --->   "store i448 %call_ret6, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:24]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 137 [1/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 137 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 138 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (3.44ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 139 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i835 %tt1_V_2 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 140 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/2] (3.44ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 141 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i835 %tt2_V_1 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 142 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 143 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [2/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:27]   --->   Operation 144 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:28]   --->   Operation 145 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [2/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:28]   --->   Operation 146 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.42>
ST_15 : Operation 147 [1/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 147 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [2/2] (2.19ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 148 'call' 'empty_7' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [1/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 149 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i836 %tt3_V_1 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 150 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (4.98ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 151 'call' 'call_ret7' <Predicate = true> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 152 [2/2] (3.84ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 152 'call' 'call_ret8' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 153 [1/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:27]   --->   Operation 153 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [2/2] (2.19ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:27]   --->   Operation 154 'call' 'empty_8' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 155 [1/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:28]   --->   Operation 155 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:28]   --->   Operation 156 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.76>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%Q_X_V_addr = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:25]   --->   Operation 157 'getelementptr' 'Q_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%Q_X_V_addr_1 = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 158 'getelementptr' 'Q_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/2] (3.44ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 159 'call' 'empty_7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 160 [1/2] (3.44ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 160 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 161 [1/1] (2.32ns)   --->   "store i448 %call_ret7, i448* %Q_X_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 162 [1/2] (3.44ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 162 'call' 'call_ret8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 163 [1/1] (2.32ns)   --->   "store i448 %call_ret8, i448* %Q_X_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 163 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 164 [1/2] (3.44ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:27]   --->   Operation 164 'call' 'empty_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 165 [1/1] (2.32ns)   --->   "store i448 %add_ln209_10, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:28]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 166 [1/1] (2.32ns)   --->   "store i448 %add_ln209_11, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:28]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 167 [2/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:29]   --->   Operation 167 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [2/2] (2.19ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29]   --->   Operation 168 'call' 'tt1_V_6' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 169 [2/2] (2.19ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:29]   --->   Operation 169 'call' 'tt2_V_3' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 170 [1/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:29]   --->   Operation 170 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/2] (3.44ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29]   --->   Operation 171 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i835 %tt1_V_6 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29]   --->   Operation 172 'zext' 'zext_ln178_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/2] (3.44ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:29]   --->   Operation 173 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i835 %tt2_V_3 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:29]   --->   Operation 174 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [2/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:29]   --->   Operation 175 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.42>
ST_18 : Operation 176 [2/2] (2.19ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:29]   --->   Operation 176 'call' 'empty_9' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 177 [1/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:29]   --->   Operation 177 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln183_3 = sext i836 %tt3_V_3 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 178 'sext' 'sext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [2/2] (4.98ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 179 'call' 'call_ret10' <Predicate = true> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 180 [2/2] (3.84ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:29]   --->   Operation 180 'call' 'call_ret' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.76>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !336"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !342"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_X_V), !map !346"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_Z_V), !map !350"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %A24plus_V), !map !354"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %C24_V), !map !359"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @xDBL_str) nounwind"   --->   Operation 187 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [12 x i8]* @p_str10, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:13]   --->   Operation 188 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [7 x i8]* @p_str11, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:14]   --->   Operation 189 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str9, [4 x i8]* @p_str12, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:15]   --->   Operation 190 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str9, [6 x i8]* @p_str13, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:16]   --->   Operation 191 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/2] (3.44ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:29]   --->   Operation 192 'call' 'empty_9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 193 [1/2] (3.44ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 193 'call' 'call_ret10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 194 [1/1] (2.32ns)   --->   "store i448 %call_ret10, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_19 : Operation 195 [1/2] (3.44ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:29]   --->   Operation 195 'call' 'call_ret' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 196 [1/1] (2.32ns)   --->   "store i448 %call_ret, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:29]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "ret void" [sikehls/ec_isogeny.cpp:30]   --->   Operation 197 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P_X_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ P_Z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Q_X_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Q_Z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ A24plus_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_X_V_addr             (getelementptr    ) [ 00100000000000000000]
P_X_V_addr_1           (getelementptr    ) [ 00100000000000000000]
P_Z_V_addr             (getelementptr    ) [ 00100000000000000000]
P_Z_V_addr_1           (getelementptr    ) [ 00100000000000000000]
P_X_V_load             (load             ) [ 00010000000000000000]
P_Z_V_load             (load             ) [ 00010000000000000000]
P_X_V_load_1           (load             ) [ 00010000000000000000]
P_Z_V_load_1           (load             ) [ 00010000000000000000]
sub_ln214              (sub              ) [ 00001000000000000000]
sub_ln214_1            (sub              ) [ 00001000000000000000]
add_ln209              (add              ) [ 00001100000000000000]
add_ln209_1            (add              ) [ 00001100000000000000]
add_ln214              (add              ) [ 00000110000000000000]
add_ln214_1            (add              ) [ 00000110000000000000]
sub_ln214_3            (sub              ) [ 00000100000000000000]
t3_V_1                 (shl              ) [ 00000100000000000000]
sub_ln214_2            (sub              ) [ 00000010000000000000]
t3_V                   (shl              ) [ 00000010000000000000]
t1_V_1                 (add              ) [ 00000010000000000000]
add_ln214_3            (add              ) [ 00000010000000000000]
temp_V_3               (call             ) [ 00000010000000000000]
t1_V                   (add              ) [ 00000001000000000000]
add_ln214_2            (add              ) [ 00000001000000000000]
temp_V_1               (call             ) [ 00000000000000000000]
zext_ln87_1            (zext             ) [ 00000001000000000000]
temp_V_2               (call             ) [ 00000000000000000000]
zext_ln87_2            (zext             ) [ 00000001000000000000]
zext_ln87_3            (zext             ) [ 00000001000000000000]
C24_V_addr_1           (getelementptr    ) [ 00000001000000000000]
C24_V_addr             (getelementptr    ) [ 00000000100000000000]
temp_V                 (call             ) [ 00000000000000000000]
zext_ln87              (zext             ) [ 00000000100000000000]
call_ret2              (call             ) [ 00000000110000000000]
call_ret3              (call             ) [ 00000000111111100000]
call_ret4              (call             ) [ 00000000111111100000]
C24_V_load_1           (load             ) [ 00000000110000000000]
call_ret1              (call             ) [ 00000000010000000000]
C24_V_load             (load             ) [ 00000000010000000000]
tt2_V                  (call             ) [ 00000000010000000000]
sub_ln214_7            (sub              ) [ 00000000010000000000]
A24plus_V_addr_1       (getelementptr    ) [ 00000000010000000000]
A24plus_V_addr         (getelementptr    ) [ 00000000001000000000]
t1_V_2                 (add              ) [ 00000000001111000000]
t2_V                   (add              ) [ 00000000001111000000]
tt1_V                  (call             ) [ 00000000000000000000]
zext_ln178             (zext             ) [ 00000000001000000000]
zext_ln179             (zext             ) [ 00000000001000000000]
sub_ln214_6            (sub              ) [ 00000000001000000000]
add_ln214_5            (add              ) [ 00000000001111111100]
A24plus_V_load_1       (load             ) [ 00000000001100000000]
tt3_V                  (sub              ) [ 00000000000110000000]
add_ln214_4            (add              ) [ 00000000000111111100]
A24plus_V_load         (load             ) [ 00000000000100000000]
tt2_V_2                (call             ) [ 00000000000100000000]
t1_V_4                 (add              ) [ 00000000000011111000]
tt1_V_4                (call             ) [ 00000000000000000000]
zext_ln178_2           (zext             ) [ 00000000000010000000]
zext_ln179_2           (zext             ) [ 00000000000010000000]
sext_ln183             (sext             ) [ 00000000000001000000]
tt3_V_2                (sub              ) [ 00000000000000000000]
sext_ln183_2           (sext             ) [ 00000000000001000000]
empty                  (call             ) [ 00000000000000000000]
call_ret5              (call             ) [ 00000000000000110000]
call_ret6              (call             ) [ 00000000000000110000]
call_ret9              (call             ) [ 00000000000000110000]
Q_Z_V_addr             (getelementptr    ) [ 00000000000000011111]
Q_Z_V_addr_1           (getelementptr    ) [ 00000000000000011111]
store_ln183            (store            ) [ 00000000000000000000]
store_ln184            (store            ) [ 00000000000000000000]
t1_V_3                 (add              ) [ 00000000000000011000]
tt1_V_2                (call             ) [ 00000000000000000000]
zext_ln178_1           (zext             ) [ 00000000000000010000]
tt2_V_1                (call             ) [ 00000000000000000000]
zext_ln179_1           (zext             ) [ 00000000000000010000]
t2_V_1                 (add              ) [ 00000000000000001000]
tt3_V_1                (sub              ) [ 00000000000000000000]
sext_ln183_1           (sext             ) [ 00000000000000001000]
t2_V_2                 (add              ) [ 00000000000000001111]
add_ln209_10           (add              ) [ 00000000000000001100]
add_ln209_11           (add              ) [ 00000000000000001100]
Q_X_V_addr             (getelementptr    ) [ 00000000000000000000]
Q_X_V_addr_1           (getelementptr    ) [ 00000000000000000000]
empty_7                (call             ) [ 00000000000000000000]
call_ret7              (call             ) [ 00000000000000000000]
store_ln183            (store            ) [ 00000000000000000000]
call_ret8              (call             ) [ 00000000000000000000]
store_ln184            (store            ) [ 00000000000000000000]
empty_8                (call             ) [ 00000000000000000000]
store_ln134            (store            ) [ 00000000000000000000]
store_ln135            (store            ) [ 00000000000000000000]
t1_V_5                 (add              ) [ 00000000000000000011]
tt1_V_6                (call             ) [ 00000000000000000000]
zext_ln178_3           (zext             ) [ 00000000000000000010]
tt2_V_3                (call             ) [ 00000000000000000000]
zext_ln179_3           (zext             ) [ 00000000000000000010]
tt3_V_3                (sub              ) [ 00000000000000000000]
sext_ln183_3           (sext             ) [ 00000000000000000001]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000]
specresourcelimit_ln13 (specresourcelimit) [ 00000000000000000000]
specresourcelimit_ln14 (specresourcelimit) [ 00000000000000000000]
specresourcelimit_ln15 (specresourcelimit) [ 00000000000000000000]
specresourcelimit_ln16 (specresourcelimit) [ 00000000000000000000]
empty_9                (call             ) [ 00000000000000000000]
call_ret10             (call             ) [ 00000000000000000000]
store_ln183            (store            ) [ 00000000000000000000]
call_ret               (call             ) [ 00000000000000000000]
store_ln184            (store            ) [ 00000000000000000000]
ret_ln30               (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P_X_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_X_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="P_Z_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_Z_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_X_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_X_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Q_Z_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_Z_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A24plus_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A24plus_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C24_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C24_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xDBL_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="P_X_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="448" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_X_V_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="P_X_V_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="448" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_X_V_addr_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="P_Z_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="448" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_Z_V_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="P_Z_V_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="448" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_Z_V_addr_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="448" slack="0"/>
<pin id="95" dir="1" index="7" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_X_V_load/1 P_X_V_load_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="448" slack="0"/>
<pin id="100" dir="1" index="7" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_Z_V_load/1 P_Z_V_load_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="C24_V_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="448" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C24_V_addr_1/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C24_V_load_1/6 C24_V_load/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="C24_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="448" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C24_V_addr/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="A24plus_V_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="448" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A24plus_V_addr_1/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A24plus_V_load_1/8 A24plus_V_load/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="A24plus_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="448" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A24plus_V_addr/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Q_Z_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="448" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_Z_V_addr/14 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Q_Z_V_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="448" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_Z_V_addr_1/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="448" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="1" slack="0"/>
<pin id="171" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="448" slack="2147483647"/>
<pin id="173" dir="1" index="7" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/14 store_ln184/14 store_ln134/16 store_ln135/16 store_ln183/19 store_ln184/19 "/>
</bind>
</comp>

<comp id="175" class="1004" name="Q_X_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="448" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_X_V_addr/16 "/>
</bind>
</comp>

<comp id="183" class="1004" name="Q_X_V_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="448" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_X_V_addr_1/16 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="448" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="1" slack="0"/>
<pin id="198" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="448" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/16 store_ln184/16 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_mp_mul_fu_202">
<pin_list>
<pin id="214" dir="0" index="0" bw="835" slack="0"/>
<pin id="215" dir="0" index="1" bw="448" slack="0"/>
<pin id="216" dir="0" index="2" bw="448" slack="0"/>
<pin id="217" dir="1" index="3" bw="835" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_V_3/4 temp_V_1/5 tt2_V/7 tt2_V_2/9 tt1_V_4/10 tt1_V_2/13 empty_7/15 tt1_V_6/16 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_mp_mul_fu_203">
<pin_list>
<pin id="232" dir="0" index="0" bw="835" slack="0"/>
<pin id="233" dir="0" index="1" bw="448" slack="0"/>
<pin id="234" dir="0" index="2" bw="448" slack="0"/>
<pin id="235" dir="1" index="3" bw="835" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_V_2/5 temp_V/6 tt1_V/8 empty/12 tt2_V_1/13 empty_8/15 tt2_V_3/16 empty_9/18 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_rdc_mont_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="448" slack="0"/>
<pin id="294" dir="0" index="1" bw="836" slack="0"/>
<pin id="295" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/6 call_ret1/7 call_ret5/12 call_ret7/15 call_ret10/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_rdc_mont_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="448" slack="0"/>
<pin id="300" dir="0" index="1" bw="836" slack="0"/>
<pin id="301" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/6 call_ret6/12 call_ret8/15 call_ret/18 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_rdc_mont_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="448" slack="0"/>
<pin id="305" dir="0" index="1" bw="836" slack="0"/>
<pin id="306" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/6 call_ret9/12 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="835" slack="1"/>
<pin id="316" dir="1" index="1" bw="835" slack="1"/>
</pin_list>
<bind>
<opset="temp_V_3 tt2_V tt2_V_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="448" slack="1"/>
<pin id="320" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret2 call_ret5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="448" slack="0"/>
<pin id="327" dir="0" index="1" bw="448" slack="0"/>
<pin id="328" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="448" slack="0"/>
<pin id="333" dir="0" index="1" bw="448" slack="0"/>
<pin id="334" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="448" slack="0"/>
<pin id="339" dir="0" index="1" bw="448" slack="0"/>
<pin id="340" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="448" slack="0"/>
<pin id="345" dir="0" index="1" bw="448" slack="0"/>
<pin id="346" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="436" slack="0"/>
<pin id="351" dir="0" index="1" bw="448" slack="0"/>
<pin id="352" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="436" slack="0"/>
<pin id="357" dir="0" index="1" bw="448" slack="0"/>
<pin id="358" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="448" slack="0"/>
<pin id="363" dir="0" index="1" bw="448" slack="0"/>
<pin id="364" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_3/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="448" slack="0"/>
<pin id="369" dir="0" index="1" bw="448" slack="0"/>
<pin id="370" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="448" slack="1"/>
<pin id="375" dir="0" index="1" bw="448" slack="1"/>
<pin id="376" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="437" slack="0"/>
<pin id="380" dir="0" index="1" bw="448" slack="0"/>
<pin id="381" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_3/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="t3_V_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="448" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t3_V_1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="448" slack="1"/>
<pin id="393" dir="0" index="1" bw="448" slack="1"/>
<pin id="394" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="437" slack="0"/>
<pin id="398" dir="0" index="1" bw="448" slack="0"/>
<pin id="399" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_2/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="t3_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="448" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t3_V/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln87_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="835" slack="0"/>
<pin id="411" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln87_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="835" slack="0"/>
<pin id="416" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln87_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="835" slack="1"/>
<pin id="421" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_3/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln87_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="835" slack="0"/>
<pin id="426" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="448" slack="0"/>
<pin id="431" dir="0" index="1" bw="448" slack="0"/>
<pin id="432" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_7/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="448" slack="0"/>
<pin id="437" dir="0" index="1" bw="448" slack="1"/>
<pin id="438" dir="1" index="2" bw="448" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_2/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="448" slack="0"/>
<pin id="442" dir="0" index="1" bw="448" slack="1"/>
<pin id="443" dir="1" index="2" bw="448" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="448" slack="1"/>
<pin id="448" dir="0" index="1" bw="448" slack="0"/>
<pin id="449" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_6/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="436" slack="0"/>
<pin id="453" dir="0" index="1" bw="448" slack="0"/>
<pin id="454" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_5/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln178_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="835" slack="0"/>
<pin id="460" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln179_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="835" slack="1"/>
<pin id="464" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="835" slack="0"/>
<pin id="468" dir="0" index="1" bw="835" slack="0"/>
<pin id="469" dir="1" index="2" bw="836" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="436" slack="0"/>
<pin id="474" dir="0" index="1" bw="448" slack="0"/>
<pin id="475" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_4/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="448" slack="0"/>
<pin id="481" dir="0" index="1" bw="448" slack="1"/>
<pin id="482" dir="1" index="2" bw="448" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_4/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln178_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="835" slack="0"/>
<pin id="486" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln179_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="835" slack="1"/>
<pin id="490" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="835" slack="0"/>
<pin id="494" dir="0" index="1" bw="835" slack="0"/>
<pin id="495" dir="1" index="2" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_2/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln183_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="836" slack="2"/>
<pin id="500" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln183_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="836" slack="0"/>
<pin id="505" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_2/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="448" slack="6"/>
<pin id="510" dir="0" index="1" bw="448" slack="6"/>
<pin id="511" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_3/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="448" slack="1"/>
<pin id="514" dir="0" index="1" bw="448" slack="1"/>
<pin id="515" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V_1/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln178_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="835" slack="0"/>
<pin id="520" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln179_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="835" slack="0"/>
<pin id="524" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="835" slack="0"/>
<pin id="528" dir="0" index="1" bw="835" slack="0"/>
<pin id="529" dir="1" index="2" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_1/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="448" slack="4"/>
<pin id="534" dir="0" index="1" bw="448" slack="5"/>
<pin id="535" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V_2/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="448" slack="1"/>
<pin id="539" dir="0" index="1" bw="448" slack="1"/>
<pin id="540" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_10/14 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="448" slack="1"/>
<pin id="543" dir="0" index="1" bw="448" slack="1"/>
<pin id="544" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_11/14 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln183_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="836" slack="0"/>
<pin id="548" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_1/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="448" slack="1"/>
<pin id="554" dir="0" index="1" bw="448" slack="1"/>
<pin id="555" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_5/16 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln178_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="835" slack="0"/>
<pin id="558" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_3/17 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln179_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="835" slack="0"/>
<pin id="562" dir="1" index="1" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="835" slack="0"/>
<pin id="566" dir="0" index="1" bw="835" slack="0"/>
<pin id="567" dir="1" index="2" bw="836" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_3/17 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln183_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="836" slack="0"/>
<pin id="572" dir="1" index="1" bw="837" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_3/18 "/>
</bind>
</comp>

<comp id="576" class="1005" name="P_X_V_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="P_X_V_addr_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_addr_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="P_Z_V_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="P_Z_V_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="P_X_V_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="448" slack="1"/>
<pin id="598" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_load "/>
</bind>
</comp>

<comp id="602" class="1005" name="P_Z_V_load_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="448" slack="1"/>
<pin id="604" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_load "/>
</bind>
</comp>

<comp id="608" class="1005" name="P_X_V_load_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="448" slack="1"/>
<pin id="610" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_load_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="P_Z_V_load_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="448" slack="1"/>
<pin id="616" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_load_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="sub_ln214_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="448" slack="1"/>
<pin id="622" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214 "/>
</bind>
</comp>

<comp id="625" class="1005" name="sub_ln214_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="448" slack="1"/>
<pin id="627" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln209_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="448" slack="1"/>
<pin id="632" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln209_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="448" slack="1"/>
<pin id="639" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="add_ln214_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="448" slack="1"/>
<pin id="646" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln214_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="448" slack="1"/>
<pin id="653" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="sub_ln214_3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="448" slack="1"/>
<pin id="660" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="t3_V_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="448" slack="1"/>
<pin id="665" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t3_V_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="sub_ln214_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="448" slack="1"/>
<pin id="670" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="t3_V_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="448" slack="1"/>
<pin id="675" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t3_V "/>
</bind>
</comp>

<comp id="678" class="1005" name="t1_V_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="448" slack="1"/>
<pin id="680" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln214_3_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="448" slack="1"/>
<pin id="685" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="t1_V_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="448" slack="1"/>
<pin id="690" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="693" class="1005" name="add_ln214_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="448" slack="1"/>
<pin id="695" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln87_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="837" slack="1"/>
<pin id="700" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln87_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="837" slack="1"/>
<pin id="705" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln87_3_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="837" slack="1"/>
<pin id="710" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_3 "/>
</bind>
</comp>

<comp id="713" class="1005" name="C24_V_addr_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_addr_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="C24_V_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="zext_ln87_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="837" slack="1"/>
<pin id="725" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87 "/>
</bind>
</comp>

<comp id="728" class="1005" name="call_ret3_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="448" slack="1"/>
<pin id="730" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret3 "/>
</bind>
</comp>

<comp id="735" class="1005" name="call_ret4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="448" slack="1"/>
<pin id="737" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret4 "/>
</bind>
</comp>

<comp id="742" class="1005" name="C24_V_load_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="448" slack="1"/>
<pin id="744" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_load_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="call_ret1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="448" slack="1"/>
<pin id="750" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="C24_V_load_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="448" slack="1"/>
<pin id="757" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="C24_V_load "/>
</bind>
</comp>

<comp id="761" class="1005" name="sub_ln214_7_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="448" slack="1"/>
<pin id="763" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_7 "/>
</bind>
</comp>

<comp id="766" class="1005" name="A24plus_V_addr_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_addr_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="A24plus_V_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="t1_V_2_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="448" slack="3"/>
<pin id="778" dir="1" index="1" bw="448" slack="3"/>
</pin_list>
<bind>
<opset="t1_V_2 "/>
</bind>
</comp>

<comp id="781" class="1005" name="t2_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="448" slack="3"/>
<pin id="783" dir="1" index="1" bw="448" slack="3"/>
</pin_list>
<bind>
<opset="t2_V "/>
</bind>
</comp>

<comp id="786" class="1005" name="zext_ln178_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="836" slack="1"/>
<pin id="788" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln179_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="836" slack="1"/>
<pin id="793" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="796" class="1005" name="sub_ln214_6_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="448" slack="1"/>
<pin id="798" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_6 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln214_5_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="448" slack="1"/>
<pin id="803" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_5 "/>
</bind>
</comp>

<comp id="808" class="1005" name="A24plus_V_load_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="448" slack="1"/>
<pin id="810" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_load_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tt3_V_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="836" slack="2"/>
<pin id="816" dir="1" index="1" bw="836" slack="2"/>
</pin_list>
<bind>
<opset="tt3_V "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln214_4_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="448" slack="1"/>
<pin id="821" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_4 "/>
</bind>
</comp>

<comp id="825" class="1005" name="A24plus_V_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="448" slack="1"/>
<pin id="827" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="A24plus_V_load "/>
</bind>
</comp>

<comp id="831" class="1005" name="t1_V_4_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="448" slack="4"/>
<pin id="833" dir="1" index="1" bw="448" slack="4"/>
</pin_list>
<bind>
<opset="t1_V_4 "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln178_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="836" slack="1"/>
<pin id="838" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="zext_ln179_2_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="836" slack="1"/>
<pin id="843" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="sext_ln183_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="837" slack="1"/>
<pin id="848" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183 "/>
</bind>
</comp>

<comp id="852" class="1005" name="sext_ln183_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="837" slack="1"/>
<pin id="854" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="call_ret6_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="448" slack="1"/>
<pin id="859" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret6 "/>
</bind>
</comp>

<comp id="865" class="1005" name="call_ret9_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="448" slack="1"/>
<pin id="867" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret9 "/>
</bind>
</comp>

<comp id="871" class="1005" name="Q_Z_V_addr_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="2"/>
<pin id="873" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Q_Z_V_addr "/>
</bind>
</comp>

<comp id="877" class="1005" name="Q_Z_V_addr_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="2"/>
<pin id="879" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Q_Z_V_addr_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="t1_V_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="448" slack="1"/>
<pin id="885" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln178_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="836" slack="1"/>
<pin id="890" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln179_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="836" slack="1"/>
<pin id="895" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="t2_V_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="448" slack="1"/>
<pin id="900" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t2_V_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sext_ln183_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="837" slack="1"/>
<pin id="905" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="t2_V_2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="448" slack="1"/>
<pin id="911" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t2_V_2 "/>
</bind>
</comp>

<comp id="914" class="1005" name="add_ln209_10_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="448" slack="1"/>
<pin id="916" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_10 "/>
</bind>
</comp>

<comp id="921" class="1005" name="add_ln209_11_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="448" slack="1"/>
<pin id="923" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_11 "/>
</bind>
</comp>

<comp id="928" class="1005" name="t1_V_5_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="448" slack="1"/>
<pin id="930" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_5 "/>
</bind>
</comp>

<comp id="933" class="1005" name="zext_ln178_3_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="836" slack="1"/>
<pin id="935" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178_3 "/>
</bind>
</comp>

<comp id="938" class="1005" name="zext_ln179_3_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="836" slack="1"/>
<pin id="940" dir="1" index="1" bw="836" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="sext_ln183_3_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="837" slack="1"/>
<pin id="945" dir="1" index="1" bw="837" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln183_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="48" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="64" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="56" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="101"><net_src comp="72" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="148" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="175" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="248"><net_src comp="110" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="253"><net_src comp="110" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="259"><net_src comp="133" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="296"><net_src comp="292" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="310"><net_src comp="292" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="191" pin=4"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="313"><net_src comp="298" pin="2"/><net_sink comp="164" pin=4"/></net>

<net id="317"><net_src comp="202" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="292" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="329"><net_src comp="80" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="86" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="80" pin="7"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="86" pin="7"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="80" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="86" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="80" pin="7"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="86" pin="7"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="325" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="331" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="337" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="343" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="349" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="373" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="382"><net_src comp="378" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="361" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="390"><net_src comp="385" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="395"><net_src comp="391" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="400"><net_src comp="396" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="401"><net_src comp="18" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="367" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="408"><net_src comp="403" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="412"><net_src comp="202" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="417"><net_src comp="203" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="422"><net_src comp="314" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="427"><net_src comp="203" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="433"><net_src comp="303" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="292" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="110" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="292" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="318" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="292" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="451" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="429" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="203" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="314" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="472" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="477"><net_src comp="16" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="446" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="133" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="202" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="314" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="484" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="506"><net_src comp="492" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="516"><net_src comp="512" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="517"><net_src comp="318" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="202" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="203" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="532" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="545"><net_src comp="318" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="526" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="559"><net_src comp="202" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="203" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="556" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="579"><net_src comp="48" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="584"><net_src comp="56" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="589"><net_src comp="64" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="594"><net_src comp="72" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="599"><net_src comp="80" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="605"><net_src comp="86" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="611"><net_src comp="80" pin="7"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="617"><net_src comp="86" pin="7"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="623"><net_src comp="325" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="628"><net_src comp="331" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="633"><net_src comp="337" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="640"><net_src comp="343" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="647"><net_src comp="349" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="654"><net_src comp="355" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="661"><net_src comp="361" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="666"><net_src comp="385" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="671"><net_src comp="367" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="676"><net_src comp="403" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="681"><net_src comp="373" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="686"><net_src comp="378" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="691"><net_src comp="391" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="696"><net_src comp="396" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="701"><net_src comp="409" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="706"><net_src comp="414" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="711"><net_src comp="419" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="716"><net_src comp="102" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="721"><net_src comp="116" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="726"><net_src comp="424" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="731"><net_src comp="298" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="738"><net_src comp="303" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="745"><net_src comp="110" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="751"><net_src comp="292" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="758"><net_src comp="110" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="764"><net_src comp="429" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="769"><net_src comp="125" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="774"><net_src comp="139" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="779"><net_src comp="435" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="784"><net_src comp="440" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="789"><net_src comp="458" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="794"><net_src comp="462" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="799"><net_src comp="446" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="804"><net_src comp="451" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="811"><net_src comp="133" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="817"><net_src comp="466" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="822"><net_src comp="472" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="828"><net_src comp="133" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="834"><net_src comp="479" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="839"><net_src comp="484" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="844"><net_src comp="488" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="849"><net_src comp="498" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="855"><net_src comp="503" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="860"><net_src comp="298" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="868"><net_src comp="303" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="874"><net_src comp="148" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="880"><net_src comp="156" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="886"><net_src comp="508" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="891"><net_src comp="518" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="896"><net_src comp="522" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="901"><net_src comp="512" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="906"><net_src comp="546" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="912"><net_src comp="532" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="917"><net_src comp="537" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="920"><net_src comp="914" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="924"><net_src comp="541" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="931"><net_src comp="552" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="936"><net_src comp="556" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="941"><net_src comp="560" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="946"><net_src comp="570" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_X_V | {16 }
	Port: Q_Z_V | {14 16 19 }
 - Input state : 
	Port: xDBL : P_X_V | {1 2 }
	Port: xDBL : P_Z_V | {1 2 }
	Port: xDBL : A24plus_V | {8 9 10 }
	Port: xDBL : C24_V | {6 7 8 }
  - Chain level:
	State 1
		P_X_V_load : 1
		P_Z_V_load : 1
		P_X_V_load_1 : 1
		P_Z_V_load_1 : 1
	State 2
		sub_ln214 : 1
		sub_ln214_1 : 1
		add_ln209 : 1
		add_ln209_1 : 1
	State 3
		add_ln214 : 1
		add_ln214_1 : 1
		sub_ln214_3 : 1
	State 4
		sub_ln214_2 : 1
		add_ln214_3 : 1
	State 5
		add_ln214_2 : 1
		temp_V_2 : 1
	State 6
		temp_V : 1
		zext_ln87_1 : 1
		call_ret2 : 2
		zext_ln87_2 : 1
		call_ret3 : 2
		call_ret4 : 1
		C24_V_load_1 : 1
	State 7
		zext_ln87 : 1
		call_ret1 : 2
		C24_V_load : 1
		tt2_V : 1
		sub_ln214_7 : 1
	State 8
		t1_V_2 : 1
		t2_V : 1
		tt1_V : 1
		sub_ln214_6 : 1
		add_ln214_5 : 1
		A24plus_V_load_1 : 1
	State 9
		zext_ln178 : 1
		tt3_V : 2
		add_ln214_4 : 1
		A24plus_V_load : 1
		tt2_V_2 : 1
	State 10
		t1_V_4 : 1
		tt1_V_4 : 1
	State 11
		zext_ln178_2 : 1
		tt3_V_2 : 2
	State 12
		call_ret5 : 1
		call_ret6 : 1
		sext_ln183_2 : 1
		call_ret9 : 2
	State 13
		tt1_V_2 : 1
		tt2_V_1 : 1
	State 14
		store_ln183 : 1
		store_ln184 : 1
		zext_ln178_1 : 1
		zext_ln179_1 : 1
		tt3_V_1 : 2
	State 15
		empty_7 : 1
		sext_ln183_1 : 1
		call_ret7 : 2
		call_ret8 : 2
		empty_8 : 1
	State 16
		store_ln183 : 1
		store_ln184 : 1
	State 17
		zext_ln178_3 : 1
		zext_ln179_3 : 1
		tt3_V_3 : 2
	State 18
		sext_ln183_3 : 1
		call_ret10 : 2
		call_ret : 2
	State 19
		store_ln183 : 1
		store_ln184 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|          |  grp_mp_mul_fu_202  |    70   |  56.608 |  55082  |   4158  |
|          |  grp_mp_mul_fu_203  |    70   |  56.608 |  55082  |   4158  |
|   call   | grp_rdc_mont_fu_292 |    70   | 58.4685 |  57336  |   4302  |
|          | grp_rdc_mont_fu_298 |    70   | 58.4685 |  57336  |   4302  |
|          | grp_rdc_mont_fu_303 |    70   | 58.4685 |  57336  |   4302  |
|----------|---------------------|---------|---------|---------|---------|
|          |      grp_fu_337     |    0    |    0    |   580   |   132   |
|          |      grp_fu_343     |    0    |    0    |   580   |   132   |
|          |      grp_fu_349     |    0    |    0    |   580   |   132   |
|          |      grp_fu_355     |    0    |    0    |   580   |   132   |
|          |      grp_fu_373     |    0    |    0    |   580   |   132   |
|          |      grp_fu_378     |    0    |    0    |   580   |   132   |
|          |      grp_fu_391     |    0    |    0    |   580   |   132   |
|          |      grp_fu_396     |    0    |    0    |   580   |   132   |
|          |      grp_fu_435     |    0    |    0    |   580   |   132   |
|    add   |      grp_fu_440     |    0    |    0    |   580   |   132   |
|          |      grp_fu_451     |    0    |    0    |   580   |   132   |
|          |      grp_fu_472     |    0    |    0    |   580   |   132   |
|          |      grp_fu_479     |    0    |    0    |   580   |   132   |
|          |      grp_fu_508     |    0    |    0    |   580   |   132   |
|          |      grp_fu_512     |    0    |    0    |   580   |   132   |
|          |      grp_fu_532     |    0    |    0    |   580   |   132   |
|          |      grp_fu_537     |    0    |    0    |   580   |   132   |
|          |      grp_fu_541     |    0    |    0    |   580   |   132   |
|          |      grp_fu_552     |    0    |    0    |   580   |   132   |
|----------|---------------------|---------|---------|---------|---------|
|          |      grp_fu_325     |    0    |    0    |   580   |   132   |
|          |      grp_fu_331     |    0    |    0    |   580   |   132   |
|          |      grp_fu_361     |    0    |    0    |   580   |   132   |
|          |      grp_fu_367     |    0    |    0    |   580   |   132   |
|    sub   |      grp_fu_429     |    0    |    0    |   580   |   132   |
|          |      grp_fu_446     |    0    |    0    |   580   |   132   |
|          |      grp_fu_466     |    0    |    0    |   580   |   132   |
|          |      grp_fu_492     |    0    |    0    |   580   |   132   |
|          |      grp_fu_526     |    0    |    0    |   580   |   132   |
|          |      grp_fu_564     |    0    |    0    |   580   |   132   |
|----------|---------------------|---------|---------|---------|---------|
|    shl   |    t3_V_1_fu_385    |    0    |    0    |    0    |    0    |
|          |     t3_V_fu_403     |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|          |  zext_ln87_1_fu_409 |    0    |    0    |    0    |    0    |
|          |  zext_ln87_2_fu_414 |    0    |    0    |    0    |    0    |
|          |  zext_ln87_3_fu_419 |    0    |    0    |    0    |    0    |
|          |   zext_ln87_fu_424  |    0    |    0    |    0    |    0    |
|          |  zext_ln178_fu_458  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln179_fu_462  |    0    |    0    |    0    |    0    |
|          | zext_ln178_2_fu_484 |    0    |    0    |    0    |    0    |
|          | zext_ln179_2_fu_488 |    0    |    0    |    0    |    0    |
|          | zext_ln178_1_fu_518 |    0    |    0    |    0    |    0    |
|          | zext_ln179_1_fu_522 |    0    |    0    |    0    |    0    |
|          | zext_ln178_3_fu_556 |    0    |    0    |    0    |    0    |
|          | zext_ln179_3_fu_560 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|          |  sext_ln183_fu_498  |    0    |    0    |    0    |    0    |
|   sext   | sext_ln183_2_fu_503 |    0    |    0    |    0    |    0    |
|          | sext_ln183_1_fu_546 |    0    |    0    |    0    |    0    |
|          | sext_ln183_3_fu_570 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |   350   | 288.621 |  298992 |  25050  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|A24plus_V_addr_1_reg_766|    1   |
| A24plus_V_addr_reg_771 |    1   |
|A24plus_V_load_1_reg_808|   448  |
| A24plus_V_load_reg_825 |   448  |
|  C24_V_addr_1_reg_713  |    1   |
|   C24_V_addr_reg_718   |    1   |
|  C24_V_load_1_reg_742  |   448  |
|   C24_V_load_reg_755   |   448  |
|  P_X_V_addr_1_reg_581  |    1   |
|   P_X_V_addr_reg_576   |    1   |
|  P_X_V_load_1_reg_608  |   448  |
|   P_X_V_load_reg_596   |   448  |
|  P_Z_V_addr_1_reg_591  |    1   |
|   P_Z_V_addr_reg_586   |    1   |
|  P_Z_V_load_1_reg_614  |   448  |
|   P_Z_V_load_reg_602   |   448  |
|  Q_Z_V_addr_1_reg_877  |    1   |
|   Q_Z_V_addr_reg_871   |    1   |
|  add_ln209_10_reg_914  |   448  |
|  add_ln209_11_reg_921  |   448  |
|   add_ln209_1_reg_637  |   448  |
|    add_ln209_reg_630   |   448  |
|   add_ln214_1_reg_651  |   448  |
|   add_ln214_2_reg_693  |   448  |
|   add_ln214_3_reg_683  |   448  |
|   add_ln214_4_reg_819  |   448  |
|   add_ln214_5_reg_801  |   448  |
|    add_ln214_reg_644   |   448  |
|    call_ret1_reg_748   |   448  |
|    call_ret3_reg_728   |   448  |
|    call_ret4_reg_735   |   448  |
|    call_ret6_reg_857   |   448  |
|    call_ret9_reg_865   |   448  |
|         reg_314        |   835  |
|         reg_318        |   448  |
|  sext_ln183_1_reg_903  |   837  |
|  sext_ln183_2_reg_852  |   837  |
|  sext_ln183_3_reg_943  |   837  |
|   sext_ln183_reg_846   |   837  |
|   sub_ln214_1_reg_625  |   448  |
|   sub_ln214_2_reg_668  |   448  |
|   sub_ln214_3_reg_658  |   448  |
|   sub_ln214_6_reg_796  |   448  |
|   sub_ln214_7_reg_761  |   448  |
|    sub_ln214_reg_620   |   448  |
|     t1_V_1_reg_678     |   448  |
|     t1_V_2_reg_776     |   448  |
|     t1_V_3_reg_883     |   448  |
|     t1_V_4_reg_831     |   448  |
|     t1_V_5_reg_928     |   448  |
|      t1_V_reg_688      |   448  |
|     t2_V_1_reg_898     |   448  |
|     t2_V_2_reg_909     |   448  |
|      t2_V_reg_781      |   448  |
|     t3_V_1_reg_663     |   448  |
|      t3_V_reg_673      |   448  |
|      tt3_V_reg_814     |   836  |
|  zext_ln178_1_reg_888  |   836  |
|  zext_ln178_2_reg_836  |   836  |
|  zext_ln178_3_reg_933  |   836  |
|   zext_ln178_reg_786   |   836  |
|  zext_ln179_1_reg_893  |   836  |
|  zext_ln179_2_reg_841  |   836  |
|  zext_ln179_3_reg_938  |   836  |
|   zext_ln179_reg_791   |   836  |
|   zext_ln87_1_reg_698  |   837  |
|   zext_ln87_2_reg_703  |   837  |
|   zext_ln87_3_reg_708  |   837  |
|    zext_ln87_reg_723   |   837  |
+------------------------+--------+
|          Total         |  33433 |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_80  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_80  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_86  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_86  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_110  |  p0  |   4  |   1  |    4   ||    21   |
|  grp_access_fu_133  |  p0  |   4  |   1  |    4   ||    21   |
|  grp_access_fu_164  |  p0  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_164  |  p1  |   3  |  448 |  1344  ||    15   |
|  grp_access_fu_164  |  p2  |   3  |   0  |    0   ||    15   |
|  grp_access_fu_164  |  p4  |   3  |   1  |    3   ||    15   |
|  grp_mp_mul_fu_202  |  p1  |  12  |  448 |  5376  ||    53   |
|  grp_mp_mul_fu_202  |  p2  |  12  |  448 |  5376  ||    53   |
|  grp_mp_mul_fu_203  |  p1  |  11  |  448 |  4928  ||    50   |
|  grp_mp_mul_fu_203  |  p2  |  11  |  448 |  4928  ||    50   |
| grp_rdc_mont_fu_292 |  p1  |  10  |  836 |  8360  ||    47   |
| grp_rdc_mont_fu_298 |  p1  |   8  |  836 |  6688  ||    41   |
| grp_rdc_mont_fu_303 |  p1  |   4  |  836 |  3344  ||    21   |
|      grp_fu_325     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_325     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_331     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_331     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_337     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_337     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_343     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_343     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_349     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_355     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_361     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_361     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_367     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_367     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_378     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_396     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_429     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_435     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_440     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_446     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_451     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_466     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_466     |  p1  |   2  |  835 |  1670  ||    9    |
|      grp_fu_472     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_479     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_492     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_492     |  p1  |   2  |  835 |  1670  ||    9    |
|      grp_fu_526     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_526     |  p1  |   2  |  835 |  1670  ||    9    |
|      grp_fu_564     |  p0  |   2  |  835 |  1670  ||    9    |
|      grp_fu_564     |  p1  |   2  |  835 |  1670  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  74330 || 87.1591 ||   732   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   350  |   288  | 298992 |  25050 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   87   |    -   |   732  |
|  Register |    -   |    -   |  33433 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   350  |   375  | 332425 |  25782 |
+-----------+--------+--------+--------+--------+
