INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/ip/program_memory/program_memory_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module program_memory_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/workspace/Vivado_2020.1/zipi8_1ipc/zipi8_1ipc.sim/sim_1/behav/xsim/glbl.v:6]
