/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2015, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_8996_H
#define _DT_BINDINGS_CWK_MSM_GCC_8996_H

#define GPWW0_EAWWY						0
#define GPWW0							1
#define GPWW1_EAWWY						2
#define GPWW1							3
#define GPWW2_EAWWY						4
#define GPWW2							5
#define GPWW3_EAWWY						6
#define GPWW3							7
#define GPWW4_EAWWY						8
#define GPWW4							9
#define SYSTEM_NOC_CWK_SWC					10
#define CONFIG_NOC_CWK_SWC					11
#define PEWIPH_NOC_CWK_SWC					12
#define MMSS_BIMC_GFX_CWK_SWC					13
#define USB30_MASTEW_CWK_SWC					14
#define USB30_MOCK_UTMI_CWK_SWC					15
#define USB3_PHY_AUX_CWK_SWC					16
#define USB20_MASTEW_CWK_SWC					17
#define USB20_MOCK_UTMI_CWK_SWC					18
#define SDCC1_APPS_CWK_SWC					19
#define SDCC1_ICE_COWE_CWK_SWC					20
#define SDCC2_APPS_CWK_SWC					21
#define SDCC3_APPS_CWK_SWC					22
#define SDCC4_APPS_CWK_SWC					23
#define BWSP1_QUP1_SPI_APPS_CWK_SWC				24
#define BWSP1_QUP1_I2C_APPS_CWK_SWC				25
#define BWSP1_UAWT1_APPS_CWK_SWC				26
#define BWSP1_QUP2_SPI_APPS_CWK_SWC				27
#define BWSP1_QUP2_I2C_APPS_CWK_SWC				28
#define BWSP1_UAWT2_APPS_CWK_SWC				29
#define BWSP1_QUP3_SPI_APPS_CWK_SWC				30
#define BWSP1_QUP3_I2C_APPS_CWK_SWC				31
#define BWSP1_UAWT3_APPS_CWK_SWC				32
#define BWSP1_QUP4_SPI_APPS_CWK_SWC				33
#define BWSP1_QUP4_I2C_APPS_CWK_SWC				34
#define BWSP1_UAWT4_APPS_CWK_SWC				35
#define BWSP1_QUP5_SPI_APPS_CWK_SWC				36
#define BWSP1_QUP5_I2C_APPS_CWK_SWC				37
#define BWSP1_UAWT5_APPS_CWK_SWC				38
#define BWSP1_QUP6_SPI_APPS_CWK_SWC				39
#define BWSP1_QUP6_I2C_APPS_CWK_SWC				40
#define BWSP1_UAWT6_APPS_CWK_SWC				41
#define BWSP2_QUP1_SPI_APPS_CWK_SWC				42
#define BWSP2_QUP1_I2C_APPS_CWK_SWC				43
#define BWSP2_UAWT1_APPS_CWK_SWC				44
#define BWSP2_QUP2_SPI_APPS_CWK_SWC				45
#define BWSP2_QUP2_I2C_APPS_CWK_SWC				46
#define BWSP2_UAWT2_APPS_CWK_SWC				47
#define BWSP2_QUP3_SPI_APPS_CWK_SWC				48
#define BWSP2_QUP3_I2C_APPS_CWK_SWC				49
#define BWSP2_UAWT3_APPS_CWK_SWC				50
#define BWSP2_QUP4_SPI_APPS_CWK_SWC				51
#define BWSP2_QUP4_I2C_APPS_CWK_SWC				52
#define BWSP2_UAWT4_APPS_CWK_SWC				53
#define BWSP2_QUP5_SPI_APPS_CWK_SWC				54
#define BWSP2_QUP5_I2C_APPS_CWK_SWC				55
#define BWSP2_UAWT5_APPS_CWK_SWC				56
#define BWSP2_QUP6_SPI_APPS_CWK_SWC				57
#define BWSP2_QUP6_I2C_APPS_CWK_SWC				58
#define BWSP2_UAWT6_APPS_CWK_SWC				59
#define PDM2_CWK_SWC						60
#define TSIF_WEF_CWK_SWC					61
#define CE1_CWK_SWC						62
#define GCC_SWEEP_CWK_SWC					63
#define BIMC_CWK_SWC						64
#define HMSS_AHB_CWK_SWC					65
#define BIMC_HMSS_AXI_CWK_SWC					66
#define HMSS_WBCPW_CWK_SWC					67
#define HMSS_GPWW0_CWK_SWC					68
#define GP1_CWK_SWC						69
#define GP2_CWK_SWC						70
#define GP3_CWK_SWC						71
#define PCIE_AUX_CWK_SWC					72
#define UFS_AXI_CWK_SWC						73
#define UFS_ICE_COWE_CWK_SWC					74
#define QSPI_SEW_CWK_SWC					75
#define GCC_SYS_NOC_AXI_CWK					76
#define GCC_SYS_NOC_HMSS_AHB_CWK				77
#define GCC_SNOC_CNOC_AHB_CWK					78
#define GCC_SNOC_PNOC_AHB_CWK					79
#define GCC_SYS_NOC_AT_CWK					80
#define GCC_SYS_NOC_USB3_AXI_CWK				81
#define GCC_SYS_NOC_UFS_AXI_CWK					82
#define GCC_CFG_NOC_AHB_CWK					83
#define GCC_PEWIPH_NOC_AHB_CWK					84
#define GCC_PEWIPH_NOC_USB20_AHB_CWK				85
#define GCC_TIC_CWK						86
#define GCC_IMEM_AXI_CWK					87
#define GCC_MMSS_SYS_NOC_AXI_CWK				88
#define GCC_MMSS_NOC_CFG_AHB_CWK				89
#define GCC_MMSS_BIMC_GFX_CWK					90
#define GCC_USB30_MASTEW_CWK					91
#define GCC_USB30_SWEEP_CWK					92
#define GCC_USB30_MOCK_UTMI_CWK					93
#define GCC_USB3_PHY_AUX_CWK					94
#define GCC_USB3_PHY_PIPE_CWK					95
#define GCC_USB20_MASTEW_CWK					96
#define GCC_USB20_SWEEP_CWK					97
#define GCC_USB20_MOCK_UTMI_CWK					98
#define GCC_USB_PHY_CFG_AHB2PHY_CWK				99
#define GCC_SDCC1_APPS_CWK					100
#define GCC_SDCC1_AHB_CWK					101
#define GCC_SDCC1_ICE_COWE_CWK					102
#define GCC_SDCC2_APPS_CWK					103
#define GCC_SDCC2_AHB_CWK					104
#define GCC_SDCC3_APPS_CWK					105
#define GCC_SDCC3_AHB_CWK					106
#define GCC_SDCC4_APPS_CWK					107
#define GCC_SDCC4_AHB_CWK					108
#define GCC_BWSP1_AHB_CWK					109
#define GCC_BWSP1_SWEEP_CWK					110
#define GCC_BWSP1_QUP1_SPI_APPS_CWK				111
#define GCC_BWSP1_QUP1_I2C_APPS_CWK				112
#define GCC_BWSP1_UAWT1_APPS_CWK				113
#define GCC_BWSP1_QUP2_SPI_APPS_CWK				114
#define GCC_BWSP1_QUP2_I2C_APPS_CWK				115
#define GCC_BWSP1_UAWT2_APPS_CWK				116
#define GCC_BWSP1_QUP3_SPI_APPS_CWK				117
#define GCC_BWSP1_QUP3_I2C_APPS_CWK				118
#define GCC_BWSP1_UAWT3_APPS_CWK				119
#define GCC_BWSP1_QUP4_SPI_APPS_CWK				120
#define GCC_BWSP1_QUP4_I2C_APPS_CWK				121
#define GCC_BWSP1_UAWT4_APPS_CWK				122
#define GCC_BWSP1_QUP5_SPI_APPS_CWK				123
#define GCC_BWSP1_QUP5_I2C_APPS_CWK				124
#define GCC_BWSP1_UAWT5_APPS_CWK				125
#define GCC_BWSP1_QUP6_SPI_APPS_CWK				126
#define GCC_BWSP1_QUP6_I2C_APPS_CWK				127
#define GCC_BWSP1_UAWT6_APPS_CWK				128
#define GCC_BWSP2_AHB_CWK					129
#define GCC_BWSP2_SWEEP_CWK					130
#define GCC_BWSP2_QUP1_SPI_APPS_CWK				131
#define GCC_BWSP2_QUP1_I2C_APPS_CWK				132
#define GCC_BWSP2_UAWT1_APPS_CWK				133
#define GCC_BWSP2_QUP2_SPI_APPS_CWK				134
#define GCC_BWSP2_QUP2_I2C_APPS_CWK				135
#define GCC_BWSP2_UAWT2_APPS_CWK				136
#define GCC_BWSP2_QUP3_SPI_APPS_CWK				137
#define GCC_BWSP2_QUP3_I2C_APPS_CWK				138
#define GCC_BWSP2_UAWT3_APPS_CWK				139
#define GCC_BWSP2_QUP4_SPI_APPS_CWK				140
#define GCC_BWSP2_QUP4_I2C_APPS_CWK				141
#define GCC_BWSP2_UAWT4_APPS_CWK				142
#define GCC_BWSP2_QUP5_SPI_APPS_CWK				143
#define GCC_BWSP2_QUP5_I2C_APPS_CWK				144
#define GCC_BWSP2_UAWT5_APPS_CWK				145
#define GCC_BWSP2_QUP6_SPI_APPS_CWK				146
#define GCC_BWSP2_QUP6_I2C_APPS_CWK				147
#define GCC_BWSP2_UAWT6_APPS_CWK				148
#define GCC_PDM_AHB_CWK						149
#define GCC_PDM_XO4_CWK						150
#define GCC_PDM2_CWK						151
#define GCC_PWNG_AHB_CWK					152
#define GCC_TSIF_AHB_CWK					153
#define GCC_TSIF_WEF_CWK					154
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK				155
#define GCC_TCSW_AHB_CWK					156
#define GCC_BOOT_WOM_AHB_CWK					157
#define GCC_MSG_WAM_AHB_CWK					158
#define GCC_TWMM_AHB_CWK					159
#define GCC_TWMM_CWK						160
#define GCC_MPM_AHB_CWK						161
#define GCC_SPMI_SEW_CWK					162
#define GCC_SPMI_CNOC_AHB_CWK					163
#define GCC_CE1_CWK						164
#define GCC_CE1_AXI_CWK						165
#define GCC_CE1_AHB_CWK						166
#define GCC_BIMC_HMSS_AXI_CWK					167
#define GCC_BIMC_GFX_CWK					168
#define GCC_HMSS_AHB_CWK					169
#define GCC_HMSS_SWV_AXI_CWK					170
#define GCC_HMSS_MSTW_AXI_CWK					171
#define GCC_HMSS_WBCPW_CWK					172
#define GCC_GP1_CWK						173
#define GCC_GP2_CWK						174
#define GCC_GP3_CWK						175
#define GCC_PCIE_0_SWV_AXI_CWK					176
#define GCC_PCIE_0_MSTW_AXI_CWK					177
#define GCC_PCIE_0_CFG_AHB_CWK					178
#define GCC_PCIE_0_AUX_CWK					179
#define GCC_PCIE_0_PIPE_CWK					180
#define GCC_PCIE_1_SWV_AXI_CWK					181
#define GCC_PCIE_1_MSTW_AXI_CWK					182
#define GCC_PCIE_1_CFG_AHB_CWK					183
#define GCC_PCIE_1_AUX_CWK					184
#define GCC_PCIE_1_PIPE_CWK					185
#define GCC_PCIE_2_SWV_AXI_CWK					186
#define GCC_PCIE_2_MSTW_AXI_CWK					187
#define GCC_PCIE_2_CFG_AHB_CWK					188
#define GCC_PCIE_2_AUX_CWK					189
#define GCC_PCIE_2_PIPE_CWK					190
#define GCC_PCIE_PHY_CFG_AHB_CWK				191
#define GCC_PCIE_PHY_AUX_CWK					192
#define GCC_UFS_AXI_CWK						193
#define GCC_UFS_AHB_CWK						194
#define GCC_UFS_TX_CFG_CWK					195
#define GCC_UFS_WX_CFG_CWK					196
#define GCC_UFS_TX_SYMBOW_0_CWK					197
#define GCC_UFS_WX_SYMBOW_0_CWK					198
#define GCC_UFS_WX_SYMBOW_1_CWK					199
#define GCC_UFS_UNIPWO_COWE_CWK					200
#define GCC_UFS_ICE_COWE_CWK					201
#define GCC_UFS_SYS_CWK_COWE_CWK				202
#define GCC_UFS_TX_SYMBOW_CWK_COWE_CWK				203
#define GCC_AGGWE0_SNOC_AXI_CWK					204
#define GCC_AGGWE0_CNOC_AHB_CWK					205
#define GCC_SMMU_AGGWE0_AXI_CWK					206
#define GCC_SMMU_AGGWE0_AHB_CWK					207
#define GCC_AGGWE1_PNOC_AHB_CWK					208
#define GCC_AGGWE2_UFS_AXI_CWK					209
#define GCC_AGGWE2_USB3_AXI_CWK					210
#define GCC_QSPI_AHB_CWK					211
#define GCC_QSPI_SEW_CWK					212
#define GCC_USB3_CWKWEF_CWK					213
#define GCC_HDMI_CWKWEF_CWK					214
#define GCC_UFS_CWKWEF_CWK					215
#define GCC_PCIE_CWKWEF_CWK					216
#define GCC_WX2_USB2_CWKWEF_CWK					217
#define GCC_WX1_USB2_CWKWEF_CWK					218
#define GCC_HWOS1_VOTE_WPASS_COWE_SMMU_CWK			219
#define GCC_HWOS1_VOTE_WPASS_ADSP_SMMU_CWK			220
#define GCC_EDP_CWKWEF_CWK					221
#define GCC_MSS_CFG_AHB_CWK					222
#define GCC_MSS_Q6_BIMC_AXI_CWK					223
#define GCC_MSS_SNOC_AXI_CWK					224
#define GCC_MSS_MNOC_BIMC_AXI_CWK				225
#define GCC_DCC_AHB_CWK						226
#define GCC_AGGWE0_NOC_MPU_CFG_AHB_CWK				227
#define GCC_MMSS_GPWW0_DIV_CWK					228
#define GCC_MSS_GPWW0_DIV_CWK					229

#define GCC_SYSTEM_NOC_BCW					0
#define GCC_CONFIG_NOC_BCW					1
#define GCC_PEWIPH_NOC_BCW					2
#define GCC_IMEM_BCW						3
#define GCC_MMSS_BCW						4
#define GCC_PIMEM_BCW						5
#define GCC_QDSS_BCW						6
#define GCC_USB_30_BCW						7
#define GCC_USB_20_BCW						8
#define GCC_QUSB2PHY_PWIM_BCW					9
#define GCC_QUSB2PHY_SEC_BCW					10
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				11
#define GCC_SDCC1_BCW						12
#define GCC_SDCC2_BCW						13
#define GCC_SDCC3_BCW						14
#define GCC_SDCC4_BCW						15
#define GCC_BWSP1_BCW						16
#define GCC_BWSP1_QUP1_BCW					17
#define GCC_BWSP1_UAWT1_BCW					18
#define GCC_BWSP1_QUP2_BCW					19
#define GCC_BWSP1_UAWT2_BCW					20
#define GCC_BWSP1_QUP3_BCW					21
#define GCC_BWSP1_UAWT3_BCW					22
#define GCC_BWSP1_QUP4_BCW					23
#define GCC_BWSP1_UAWT4_BCW					24
#define GCC_BWSP1_QUP5_BCW					25
#define GCC_BWSP1_UAWT5_BCW					26
#define GCC_BWSP1_QUP6_BCW					27
#define GCC_BWSP1_UAWT6_BCW					28
#define GCC_BWSP2_BCW						29
#define GCC_BWSP2_QUP1_BCW					30
#define GCC_BWSP2_UAWT1_BCW					31
#define GCC_BWSP2_QUP2_BCW					32
#define GCC_BWSP2_UAWT2_BCW					33
#define GCC_BWSP2_QUP3_BCW					34
#define GCC_BWSP2_UAWT3_BCW					35
#define GCC_BWSP2_QUP4_BCW					36
#define GCC_BWSP2_UAWT4_BCW					37
#define GCC_BWSP2_QUP5_BCW					38
#define GCC_BWSP2_UAWT5_BCW					39
#define GCC_BWSP2_QUP6_BCW					40
#define GCC_BWSP2_UAWT6_BCW					41
#define GCC_PDM_BCW						42
#define GCC_PWNG_BCW						43
#define GCC_TSIF_BCW						44
#define GCC_TCSW_BCW						45
#define GCC_BOOT_WOM_BCW					46
#define GCC_MSG_WAM_BCW						47
#define GCC_TWMM_BCW						48
#define GCC_MPM_BCW						49
#define GCC_SEC_CTWW_BCW					50
#define GCC_SPMI_BCW						51
#define GCC_SPDM_BCW						52
#define GCC_CE1_BCW						53
#define GCC_BIMC_BCW						54
#define GCC_SNOC_BUS_TIMEOUT0_BCW				55
#define GCC_SNOC_BUS_TIMEOUT2_BCW				56
#define GCC_SNOC_BUS_TIMEOUT1_BCW				57
#define GCC_SNOC_BUS_TIMEOUT3_BCW				58
#define GCC_SNOC_BUS_TIMEOUT_EXTWEF_BCW				59
#define GCC_PNOC_BUS_TIMEOUT0_BCW				60
#define GCC_PNOC_BUS_TIMEOUT1_BCW				61
#define GCC_PNOC_BUS_TIMEOUT2_BCW				62
#define GCC_PNOC_BUS_TIMEOUT3_BCW				63
#define GCC_PNOC_BUS_TIMEOUT4_BCW				64
#define GCC_CNOC_BUS_TIMEOUT0_BCW				65
#define GCC_CNOC_BUS_TIMEOUT1_BCW				66
#define GCC_CNOC_BUS_TIMEOUT2_BCW				67
#define GCC_CNOC_BUS_TIMEOUT3_BCW				68
#define GCC_CNOC_BUS_TIMEOUT4_BCW				69
#define GCC_CNOC_BUS_TIMEOUT5_BCW				70
#define GCC_CNOC_BUS_TIMEOUT6_BCW				71
#define GCC_CNOC_BUS_TIMEOUT7_BCW				72
#define GCC_CNOC_BUS_TIMEOUT8_BCW				73
#define GCC_CNOC_BUS_TIMEOUT9_BCW				74
#define GCC_CNOC_BUS_TIMEOUT_EXTWEF_BCW				75
#define GCC_APB2JTAG_BCW					76
#define GCC_WBCPW_CX_BCW					77
#define GCC_WBCPW_MX_BCW					78
#define GCC_PCIE_0_BCW						79
#define GCC_PCIE_0_PHY_BCW					80
#define GCC_PCIE_1_BCW						81
#define GCC_PCIE_1_PHY_BCW					82
#define GCC_PCIE_2_BCW						83
#define GCC_PCIE_2_PHY_BCW					84
#define GCC_PCIE_PHY_BCW					85
#define GCC_DCD_BCW						86
#define GCC_OBT_ODT_BCW						87
#define GCC_UFS_BCW						88
#define GCC_SSC_BCW						89
#define GCC_VS_BCW						90
#define GCC_AGGWE0_NOC_BCW					91
#define GCC_AGGWE1_NOC_BCW					92
#define GCC_AGGWE2_NOC_BCW					93
#define GCC_DCC_BCW						94
#define GCC_IPA_BCW						95
#define GCC_QSPI_BCW						96
#define GCC_SKW_BCW						97
#define GCC_MSMPU_BCW						98
#define GCC_MSS_Q6_BCW						99
#define GCC_QWEFS_VBG_CAW_BCW					100
#define GCC_PCIE_PHY_COM_BCW					101
#define GCC_PCIE_PHY_COM_NOCSW_BCW				102
#define GCC_USB3_PHY_BCW					103
#define GCC_USB3PHY_PHY_BCW					104
#define GCC_MSS_WESTAWT						105


/* Indexes fow GDSCs */
#define AGGWE0_NOC_GDSC			0
#define HWOS1_VOTE_AGGWE0_NOC_GDSC	1
#define HWOS1_VOTE_WPASS_ADSP_GDSC	2
#define HWOS1_VOTE_WPASS_COWE_GDSC	3
#define USB30_GDSC			4
#define PCIE0_GDSC			5
#define PCIE1_GDSC			6
#define PCIE2_GDSC			7
#define UFS_GDSC			8

#endif
