#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f90cb506170 .scope module, "fn_mux_4_tb" "fn_mux_4_tb" 2 22;
 .timescale -9 -11;
v0x7f90cb516610_0 .var "absel", 3 0;
v0x7f90cb5166d0_0 .net "yy", 0 0, v0x7f90cb516510_0;  1 drivers
L_0x7f90cb516770 .part v0x7f90cb516610_0, 0, 1;
L_0x7f90cb516850 .part v0x7f90cb516610_0, 1, 1;
L_0x7f90cb516950 .part v0x7f90cb516610_0, 2, 2;
S_0x7f90cb5062e0 .scope module, "fn_mux_4" "fn_mux_4" 2 25, 2 4 0, S_0x7f90cb506170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 2 "SEL";
    .port_info 3 /OUTPUT 1 "Y";
v0x7f90cb506450_0 .net "A", 0 0, L_0x7f90cb516770;  1 drivers
v0x7f90cb5163b0_0 .net "B", 0 0, L_0x7f90cb516850;  1 drivers
v0x7f90cb516450_0 .net "SEL", 1 0, L_0x7f90cb516950;  1 drivers
v0x7f90cb516510_0 .var "Y", 0 0;
E_0x7f90cb505560 .event edge, v0x7f90cb516450_0, v0x7f90cb5163b0_0, v0x7f90cb506450_0;
    .scope S_0x7f90cb5062e0;
T_0 ;
    %wait E_0x7f90cb505560;
    %load/vec4 v0x7f90cb516450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f90cb506450_0;
    %load/vec4 v0x7f90cb5163b0_0;
    %and;
    %assign/vec4 v0x7f90cb516510_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f90cb506450_0;
    %load/vec4 v0x7f90cb5163b0_0;
    %or;
    %assign/vec4 v0x7f90cb516510_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f90cb506450_0;
    %load/vec4 v0x7f90cb5163b0_0;
    %xor;
    %assign/vec4 v0x7f90cb516510_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f90cb506450_0;
    %load/vec4 v0x7f90cb5163b0_0;
    %xor;
    %inv;
    %assign/vec4 v0x7f90cb516510_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f90cb506170;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f90cb516610_0, 0;
    %delay 20000, 0;
    %vpi_call 2 29 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f90cb506170;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0x7f90cb516610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f90cb516610_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f90cb506170;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/aiken/Documents/Verilog_Projects/fn_mux/fn_mux2.v";
