INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx_2019_1/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx_2019_1/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_yolo_yolo_top_top glbl -prj yolo_yolo_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx_2019_1/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s yolo_yolo_top 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u
INFO: [VRFC 10-311] analyzing module yolo_yolo_top_sdiv_18ns_17s_18_22_1_div
INFO: [VRFC 10-311] analyzing module yolo_yolo_top_sdiv_18ns_17s_18_22_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/yolo_yolo_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yolo_yolo_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/exp_16_8_s_exp_x_msb_2_m_1_tabl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_16_8_s_exp_x_msb_2_m_1_tabl_rom
INFO: [VRFC 10-311] analyzing module exp_16_8_s_exp_x_msb_2_m_1_tabl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/exp_16_8_s_f_x_lsb_table_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_16_8_s_f_x_lsb_table_V_rom
INFO: [VRFC 10-311] analyzing module exp_16_8_s_f_x_lsb_table_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/logistic_activate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logistic_activate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_yolo_top_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/exp_16_8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_16_8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/yolo_yolo_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_yolo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_yolo_fp_2019_64/solution1/sim/verilog/exp_16_8_s_exp_x_msb_1_table_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_16_8_s_exp_x_msb_1_table_V_rom
INFO: [VRFC 10-311] analyzing module exp_16_8_s_exp_x_msb_1_table_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.yolo_yolo_top_CTRL_BUS_s_axi
Compiling module xil_defaultlib.exp_16_8_s_f_x_lsb_table_V_rom
Compiling module xil_defaultlib.exp_16_8_s_f_x_lsb_table_V(DataW...
Compiling module xil_defaultlib.exp_16_8_s_exp_x_msb_2_m_1_tabl_...
Compiling module xil_defaultlib.exp_16_8_s_exp_x_msb_2_m_1_tabl(...
Compiling module xil_defaultlib.exp_16_8_s_exp_x_msb_1_table_V_r...
Compiling module xil_defaultlib.exp_16_8_s_exp_x_msb_1_table_V(D...
Compiling module xil_defaultlib.exp_16_8_s
Compiling module xil_defaultlib.yolo_yolo_top_sdiv_18ns_17s_18_2...
Compiling module xil_defaultlib.yolo_yolo_top_sdiv_18ns_17s_18_2...
Compiling module xil_defaultlib.yolo_yolo_top_sdiv_18ns_17s_18_2...
Compiling module xil_defaultlib.logistic_activate
Compiling module xil_defaultlib.yolo_yolo_top
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=1352)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.apatb_yolo_yolo_top_top
Compiling module work.glbl
Built simulation snapshot yolo_yolo_top
