# -*- mode: snippet -*-
# name: qps-Single-Port-RAM-ProOnly
# key: qps-RAMs-and-ROMs-Single-Port-RAM-ProOnly
# group: qps RAMs-and-ROMs
# --
// Single Port RAM
pro_edition_only
// Quartus Prime Verilog Template
// Single port RAM with single read/write address

module single_port_ram
#(parameter DATA_WIDTH=8, parameter ADDR_WIDTH=6)
(
	input [(DATA_WIDTH-1):0] data,
	input [(ADDR_WIDTH-1):0] addr,
	input we, clk,
	output reg [(DATA_WIDTH-1):0] q
);

	// Declare the RAM variable
	reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];

	always @ (posedge clk)
	begin
		if (we)
		begin
			ram[addr] <= data;
			q <= data;
		end
		else
		begin
			q <= ram[addr];
		end
	end
endmodule
