FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 *  linux/arch/arm/mach-integrator/core.c
 *
 *  Copyright (C) 2000-2003 Deep Blue Solutions Ltd
 */
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/init.h>
/* bench 11995.4.0 390261e59764 */
/* bench 11995.4.1 8a2ca5d96192 */
/* bench 11995.4.2 f6adf43f94b1 */
/* bench 11995.4.3 9ee3f88058aa */
/* bench 11995.4.4 955f53667ec6 */
/* bench 11995.4.5 cfee121acb7a */
/* bench 11995.4.6 d3010d715f5f */
/* bench 11995.4.7 8ba04773d02c */
/* bench 11995.4.8 9fde3dc74e4f */
/* bench 11995.4.9 0161a4761e1a */
/* bench 11995.4.10 0b17fc47bf3b */
#include <linux/device.h>
#include <linux/export.h>
#include <linux/spinlock.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/memblock.h>
#include <linux/sched.h>
#include <linux/smp.h>
#include <linux/amba/bus.h>
#include <linux/amba/serial.h>
#include <linux/io.h>
#include <linux/stat.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/pgtable.h>

#include <asm/mach-types.h>
#include <asm/mach/time.h>

#include "hardware.h"
#include "cm.h"
#include "common.h"

static DEFINE_RAW_SPINLOCK(cm_lock);
static void __iomem *cm_base;

/**
 * cm_get - get the value from the CM_CTRL register
 */
u32 cm_get(void)
{
	return readl(cm_base + INTEGRATOR_HDR_CTRL_OFFSET);
/* bench 24569.0.0 ac348aa387b1 */
/* bench 24569.0.1 a7d5123a7584 */
/* bench 24569.0.2 d5f81974c11b */
/* bench 24569.0.3 703ca13eb9a6 */
/* bench 24569.0.4 f314fdd29991 */
/* bench 24569.0.5 0446426048ad */
/* bench 24569.0.6 66582f126ecd */
/* bench 24569.0.7 f4faa89acd90 */
/* bench 24569.0.8 6a5f393be6b2 */
/* bench 24569.0.9 341f37329e7f */
/* bench 24569.0.10 017e36205cea */
/* bench 24569.0.11 3153ce69c146 */
/* bench 24569.0.12 fbece990d53e */
/* bench 24569.0.13 b906a7800e72 */
/* bench 24569.0.14 e4d7fb68df2e */
/* bench 24569.0.15 45a989a20b27 */

/**
 * cm_control - update the CM_CTRL register.
 * @mask: bits to change
 * @set: bits to set
 */
void cm_control(u32 mask, u32 set)
{
	unsigned long flags;
	u32 val;

	raw_spin_lock_irqsave(&cm_lock, flags);
	val = readl(cm_base + INTEGRATOR_HDR_CTRL_OFFSET) & ~mask;
	writel(val | set, cm_base + INTEGRATOR_HDR_CTRL_OFFSET);
	raw_spin_unlock_irqrestore(&cm_lock, flags);
}

void cm_clear_irqs(void)
{
	/* disable core module IRQs */
	writel(0xffffffffU, cm_base + INTEGRATOR_HDR_IC_OFFSET +
		IRQ_ENABLE_CLEAR);
}

static const struct of_device_id cm_match[] = {
	{ .compatible = "arm,core-module-integrator"},
	{ },
};

void cm_init(void)
{
	struct device_node *cm = of_find_matching_node(NULL, cm_match);

	if (!cm) {
		pr_crit("no core module node found in device tree\n");
		return;
	}
	cm_base = of_iomap(cm, 0);
	if (!cm_base) {
		pr_crit("could not remap core module\n");
		return;
	}
	cm_clear_irqs();
}

/*
 * We need to stop things allocating the low memory; ideally we need a
 * better implementation of GFP_DMA which does not assume that DMA-able
 * memory starts at zero.
 */
void __init integrator_reserve(void)
{
	memblock_reserve(PHYS_OFFSET, __pa(swapper_pg_dir) - PHYS_OFFSET);
}
