initSidebarItems({"struct":[["GPIO_CFGCTL2_SPEC","GPIO_CFGCTL2."],["R","Register `GPIO_CFGCTL2` reader"],["REAL_GPIO_4_FUNC_SEL_R","Field `real_gpio_4_func_sel` reader - "],["REAL_GPIO_4_FUNC_SEL_W","Field `real_gpio_4_func_sel` writer - "],["REAL_GPIO_5_FUNC_SEL_R","Field `real_gpio_5_func_sel` reader - "],["REAL_GPIO_5_FUNC_SEL_W","Field `real_gpio_5_func_sel` writer - "],["REG_GPIO_4_DRV_R","Field `reg_gpio_4_drv` reader - "],["REG_GPIO_4_DRV_W","Field `reg_gpio_4_drv` writer - "],["REG_GPIO_4_FUNC_SEL_R","Field `reg_gpio_4_func_sel` reader - "],["REG_GPIO_4_FUNC_SEL_W","Field `reg_gpio_4_func_sel` writer - "],["REG_GPIO_4_IE_R","Field `reg_gpio_4_ie` reader - "],["REG_GPIO_4_IE_W","Field `reg_gpio_4_ie` writer - "],["REG_GPIO_4_PD_R","Field `reg_gpio_4_pd` reader - "],["REG_GPIO_4_PD_W","Field `reg_gpio_4_pd` writer - "],["REG_GPIO_4_PU_R","Field `reg_gpio_4_pu` reader - "],["REG_GPIO_4_PU_W","Field `reg_gpio_4_pu` writer - "],["REG_GPIO_4_SMT_R","Field `reg_gpio_4_smt` reader - "],["REG_GPIO_4_SMT_W","Field `reg_gpio_4_smt` writer - "],["REG_GPIO_5_DRV_R","Field `reg_gpio_5_drv` reader - "],["REG_GPIO_5_DRV_W","Field `reg_gpio_5_drv` writer - "],["REG_GPIO_5_FUNC_SEL_R","Field `reg_gpio_5_func_sel` reader - "],["REG_GPIO_5_FUNC_SEL_W","Field `reg_gpio_5_func_sel` writer - "],["REG_GPIO_5_IE_R","Field `reg_gpio_5_ie` reader - "],["REG_GPIO_5_IE_W","Field `reg_gpio_5_ie` writer - "],["REG_GPIO_5_PD_R","Field `reg_gpio_5_pd` reader - "],["REG_GPIO_5_PD_W","Field `reg_gpio_5_pd` writer - "],["REG_GPIO_5_PU_R","Field `reg_gpio_5_pu` reader - "],["REG_GPIO_5_PU_W","Field `reg_gpio_5_pu` writer - "],["REG_GPIO_5_SMT_R","Field `reg_gpio_5_smt` reader - "],["REG_GPIO_5_SMT_W","Field `reg_gpio_5_smt` writer - "],["W","Register `GPIO_CFGCTL2` writer"]]});