set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {prime_factorization.vho prime_factorization_vhd.sdo}}
	{{"Fast Model"} {prime_factorization_fast.vho prime_factorization_vhd_fast.sdo}}
}
