<!DOCTYPE html>
<!--[if IE 8]> <html lang="en" class="ie8"> <![endif]-->
<!--[if IE 9]> <html lang="en" class="ie9"> <![endif]-->
<!--[if !IE]><!-->
<html lang="en">
<!--<![endif]-->

<head>
    <title>Suhas</title>
    <!-- Meta -->
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Responsive HTML5 Website Landing Page for Developers">
    <meta name="author" content="Suhas Shivaprakash">
    <link rel="shortcut icon" href="assets/images/favicon-suhas.ico">
    <link href='http://fonts.googleapis.com/css?family=Lato:300,400,300italic,400italic' rel='stylesheet' type='text/css'>
    <link href='http://fonts.googleapis.com/css?family=Montserrat:400,700' rel='stylesheet' type='text/css'>
    <!-- Global CSS -->
    <link rel="stylesheet" href="assets/plugins/bootstrap/css/bootstrap.min.css">
    <!-- Plugins CSS -->
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.0.9/css/all.css" integrity="sha384-5SOiIsAziJl6AWe0HWRKTXlfcSHKmYV4RBF18PPJ173Kzn7jzMyFuTtk8JA7QQG1" crossorigin="anonymous">
    <link rel="stylesheet" href="assets/plugins/web-fonts-with-css/css/academicons.css" />

    <!-- Theme CSS -->
    <link id="theme-style" rel="stylesheet" href="assets/css/styles.css">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
  <![endif]-->

</head>

<body>
    <!-- ******HEADER****** -->
    <header class="header">
        <div class="container">
            <img class="profile-image img-responsive pull-left" src="assets/images/profile-suhas.jpg" alt="Suhas Shivaprakash" data-action="zoom" />
            <div class="profile-content pull-left">
                <h1 class="name">Suhas Shivaprakash</h1>
                <h2 class="desc">Research Scholar @ Technical University Berlin</h2>
                <h3 class="desc"><a href="https://www.msc.tu-berlin.de/menue/home/" target="_blank">Chair of Mixed Signal Circuit Design</href></h3>
                <ul class="social list-inline">
                    <li><a href="https://scholar.google.com/citations?user=bdukE_EAAAAJ&hl=en" target="_blank"><i class="ai ai-google-scholar ai-2x"></i></a></li>
                    <li><a href="https://www.researchgate.net/profile/Suhas_Shivapakash" target="_blank"><i class="ai ai-researchgate ai-2x"></i></a></li>
                    <li><a href="https://github.com/s-shivaprakash" target="_blank"><i class="fab fa-github fa-2x"></i></a></li>
                    <li><a href="https://orcid.org/0000-0002-9173-213X" target="_blank"><i class="ai ai-orcid ai-2x"></i></a></li>
                    <li><a href="https://www.linkedin.com/in/suhas-s-50507090/" target="_blank"><i class="fab fa-linkedin fa-2x"></i></a></li>
                </ul>
            </div>
            <!--profile-content pull-left-->
        </div>
        <!--//container-->
    </header>
    <!--//header-->

    <div class="container sections-wrapper">
        <div class="row">
            <div class="primary col-md-8 col-sm-12 col-xs-12">
                <section class="latest section">
                    <!--Latest Updates-->
                    <div class="section-inner">
                        <h2 class="heading">Latest Updates</h2>
                        <div class="content">
                            <div class="item featured text-center">
                                <h3 class="title">Lange Nacht der Wissenschaften 2019</h3>
								<!-- Slideshow container -->
								<div class="slideshow-container">

								  <!-- Full-width images with number and caption text -->
								  <div class="mySlides fade">
									<div class="numbertext">1 / 3</div>
									<img src="assets/images/projects/LNDW2018_1.jpg" style="width:100%">
								  </div>

								  <div class="mySlides fade">
									<div class="numbertext">2 / 3</div>
									<img src="assets/images/projects/LNDW2018_2.jpg" style="width:100%">
								  </div>

								  <div class="mySlides fade">
									<div class="numbertext">3 / 3</div>
									<img src="assets/images/projects/LNDW2018_3.jpg" style="width:100%">
								  </div>
                                <br>
                                <p align="justify" class="summary">Project presentation at LNDW 2019 by our department (Computer Vision and Remote Sensing) at Technical University Berlin <a href="https://www.cv.tu-berlin.de/menue/lange_nacht_der_wissenschaften/" target="_blank">"LNDW 2019"</a>.
                            </div>
                            <!--//item-->
                            <!-- <hr class="divider" /> -->
                        </div>
                        <!--//content-->
                        <!--<div class="content">    
                    <div class="item featured text-center">
                    <h3 class="title">Talk at my School</h3>
                    <div class="videoWrapper"> <iframe width="560" height="315" src="https://www.youtube.com/embed/LPtrmMM4RCo" frameborder="0" allow="autoplay; encrypted-media" allowfullscreen></iframe>
                    </div>
                    <br>
                    <p align="justify" class="summary">I was invited to talk with class 12<sup>th</sup> students of my school (Lions Convent School, Sendhwa) on March 16, 2018. Main agenda of the talk was not any motivational speech but a discussion of mistakes I did in my educational career and how I overcame them. </p>
                    </div>
                    <!--//item->
                    <!-- <hr class="divider" /> ->
                </div><!--//content-->
                    </div>
                    <!--//section-inner-->
                </section>
                <!--//section-->
            </div>
            <!--//primary-->

            <div class="secondary col-md-4 col-sm-12 col-xs-12">
                <aside class="info aside section">
                    <!--About Me-->
                    <div class="section-inner">
                        <h2 class="heading">About Me</h2>
                        <div class="content">
                            <p align="justify"> I am presently working as research assistant and pursuing my PhD at Chair of mixed signal circuit design. Before joining as a PhD student , I was working as Scientist/Engineer'SC' at Control Digital Electronics Group (CDEG) ISRO Satellite Centre, Indian Space Research Organisation (ISRO), India. I completed my reserach fellow at Indian Institute of Technology (IIT) Gandhinagar, India and my master's from Visvesvaraya Technological University (VTU),India. My master thesis was on the "Implementation of genetic algorithms on ultra scale FPGAs to avoid single-event upset on deep space missions" with the main objective for Chandrayaan-2 mission. My research interest includes deep learning accelerators and mixed VLSI design.
                            </p>
                        </div>
                        <!--//content-->
                        <div class="content">
                            <ul class="list-unstyled">
                                <li><a href="https://www.msc.tu-berlin.de/menue/team/suhas/" target="_blank"><i class="fas fa-map-marker-alt"></i></a><span class="sr-only">Location:</span>Berlin, Germany</li>
                                <li><a href="mailto:suhas091992@gmail.com" target="_blank"><i class="fas fa-envelope"></i></a><span class="sr-only">Email:</span>suhas091992@gmail.com</li>
                                <li class="last-child"><a href="https://www.linkedin.com/in/suhas-s-50507090/" target="_blank"><i class="fab fa-linkedin"></i></a><span class="sr-only">Website:</span> @Suhas Shivaprakash</li>
                            </ul>
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
                </aside>
                <!--//section-->

                <aside class="work aside section">
                    <!--Work Experience-->
                    <div class="section-inner">
                        <h2 class="heading">Work Experience</h2>
                        <div class="content">
                            <div class="item">
                                <h3 class="title"><i class="fas fa-university"></i>Research Assistant </h3>
                                <!--<span class="place"><a href="https://www.tu-berlin.de/menue/home/"  target="_blank">Fiagon GmbH</a></span> <span class="year">(Feb 2108 - Present)</span></h3>-->
                                <h4 class="company"><a href="https://www.tu-berlin.de/menue/home/"  target="_blank">Technical University of Berlin, Berlin, Germany </a></h4>
                                <span class="year">(Feb 2017 - Present)</span>
                                <!--<p align="justify">Aenean leo ligula, porttitor eu, consequat vitae, eleifend ac, enim. Aliquam lorem ante, dapibus in, viverra quis, feugiat a, tellus. Phasellus viverra nulla ut metus varius laoreet. Donec vitae sapien ut libero venenatis faucibus. Nullam quis ante. Etiam sit amet orci eget eros faucibus tincidunt.</p>
                                -->
                            </div>
                            <!--//item-->
                            <div class="item">
                                <h3 class="title"><i class="fas fa-briefcase"></i>ISRO Satellite Centre </h3>
                                <!--<span class="place"><a href="https://sites.google.com/view/nitinkhanna/home?authuser=0">MANAS Lab, IIT Gandhinagar, India </a></span> <span class="year">(July 2016 - June 2017)</span></h3>-->
                                <h4 class="company"><a href="https://www.isro.gov.in/about-isro/u-r-rao-satellite-centre-ursc"  target="_blank">ISRO Satellite Centre, ISRO, India </a></h4>
                                <span class="year">(August 2015 - January 2017)</span>
                            </div>
                            <!--//item-->
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
                </aside>
                <!--//section-->
            </div>
            <!--//secondary-->
        </div>
        <!--//row-->

        <div class="row">
            <div class="primary col-md-8 col-sm-12 col-xs-12">
                <section class="publication section">
                    <!--Publications-->
                    <div class="section-inner">
                        <h2 class="heading">Publications</h2>
                        <div class="content">
                            <div class="item row">
                                 <h3 class="title">A Power Efficient Multi-Bit Accelerator for Memory Prohibitive Deep Neural Networks</h3>
                                <h4 class="publicationhouse"><a href="https://iscas2020.org/" target="_blank">IEEE International Symposium on Circuits and Systems (ISCAS), Spain, 2020</a></h4>
                                <h4 class="author">Suhas Shivaprakash, <a href="https://www.cv.tu-berlin.de/menue/mitarbeiter/hardik_jain/" target="_blank">Hardik Jain</a>, 
                                    <a href="http://www.cv.tu-berlin.de/menue/mitarbeiter/olaf_hellwich/" target="_blank">Olaf Hellwich</a> <a href="https://www.msc.tu-berlin.de/menue/team/gerfers_eng/" target="_blank">Friedel Gerfers</a></h4>
                                <a class="col-md-12 col-sm-12 col-xs-12">
                                    <img class="img-responsive project-image" src="assets/images/papers/Power_Architecture.jpg" data-action="zoom" alt="project name" />
                                </a>
                                <div class="desc col-md-12 col-sm-12 col-xs-12">
                                    <p align="justify" class="summary">State of art deep neural network (DNN) models are both memory prohibitive and computationally intensive with millions of connections. Employing these models for an embedded mobile application is resource limited with large amount of power consumption and significant bandwidth requirement (to access the data from the external DRAM). In a custom FPGA hardware the bandwidth access from the DRAM is two to three times higher, compared to the MAC (Multiply-Accumulate) operation. In this paper, we propose a power efficient multi-bit neural network accelerator, where we employ the technique of truncating the partial sum (PSum) results from the previous layer before feeding it into the next layer. We demonstrate that, using our multi-bit accelerator, accuracy is maintained upto bit width of 12. The proposed truncation scheme has 50% power reduction and resource utilization was reduced by 16% for LUTs (Look-up tables), 9% for FFs (Flip-Flops), 19% for BRAMs (Block RAMs) and 7% for Digital Signal Processors (DSPs) when compared with the 32 bits architecture. A large network, AlexNet was used as a benchmark DNN model and Kintex-7 KC705 FPGA was used to test the architecture. <a class="more-link" href="https://www.epapers.org/iscas2020/ESR/paper_details.php?PHPSESSID=ahot32rct1i70mbiumrnkf5633&paper_id=1484" target="_blank"> Find out more <i class="fas fa-external-link-alt"></i></a></p>
                                </div>
                            </div>
                            <!--//item-->
                            <hr class="divider" />
                            <div class="item row">
                                <h3 class="title">Comparison of Hsclone and Roulette Genetic Algorithms on the Application of Combinational Circuits</h3>
                                <!--<span class="label label-theme">Open Source</span></h3> -->
                                <h4 class="publicationhouse"><a href="https://www.ijeat.org/" target="_blank">International Journal of Engineering and Advanced Technology (IJEAT), ISSN: 2249 – 8958, Volume-5, Issue-4, April 2016 </a></h4>
                                <h4 class="author">Suhas Shivaprakash, <a href="https://www.linkedin.com/in/rajini-vh-03827b89/" target="_blank">Rajini V H </a>, <a href="https://www.linkedin.com/in/gayatri-malhotra-bb3b5622/" target="_blank">Gayatri Malhotra</a></h4>
                                <a class="col-md-12 col-sm-4 col-xs-12">
                                    <img class="img-responsive project-image" src="assets/images/papers/Genetic_Algorithms.JPG" data-action="zoom" alt="project name" />
                                </a>
                                <div class="desc col-md-12 col-sm-8 col-xs-12">
                                    <p align="justify" class="summary">Future planetary and deep space exploration require robust methods of operation to operate spacecraft in the outer atmosphere without any variations or faults. The best fault tolerant method which can be used for operations of this kind is the class of Genetic Algorithms (GA) which are a sort of evolutionary algorithm. In this domain of operation, a combinational circuit is designed by the method of Cartesian Genetic Programming (CGP). The Circuit after the design is fed to the two GAs, namely, HsClone and Roulette. The main advantage in this use of GA is the likely determination of the best possible circuit within the space of a thousand circuits. The combinational circuit design is applied to both the algorithms and tested for fitness. After the required fitness is obtained, both the algorithms are compared with respect to their cumulative generational fitness and other allied aspects. The better algorithm will hence be determined to integrate it into the future design of spacecraft hardware. This is expected to help the spacecraft recover from Single Event Upsets (SEU) which usually occur due to hostile temperature conditions and outer atmospheric radiation.
                                        <a class="more-link" href="https://pdfs.semanticscholar.org/5b10/8981f469fdb2ab46abd2fa121f1308f42b8a.pdf" target="_blank"> Find out more <i class="fas fa-external-link-alt"></i></a></p>
                                </div>
                            </div>
                            <!--//item-->
                            <hr class="divider" />
                            <div class="item row">
                                <h2 class="heading">Master's Thesis</h2>
                                <h3 class="title">Implementation of genetic algorithms on ultra scale FPGAs to avoid single-event upset on deep space missions</h3>
                                <!--<span class="label label-theme">Open Source</span></h3> -->
                                <h4 class="author"><a href="https://vtu.ac.in/" target="_blank"> Visvesvaraya Technological University,</a> <a href="https://www.isro.gov.in/about-isro/u-r-rao-satellite-centre-ursc" target="_blank"> ISRO Satellite Centre May 2016</a> </h4>
                                <a class="col-md-8 col-sm-4 col-xs-12">
                                    <img class="img-responsive project-image" src="assets/images/papers/Genetic_Algorithm.jpg" alt="project name" data-action="zoom" />
                                </a>
                                <div class="desc col-md-12 col-sm-8 col-xs-12">
                                    <p align="justify" class="summary">
                                        Deep space research and planetary exploration requires that the space vehicles should have robust system and reconfigurable architecture in the unpredictable environment. During this scenario there is a drastic need to develop a hardware architecture that can provide evolved hardware architecture in deep space environment, for this reason we will develop an evolutionary design of electronic circuits or an evolvable hardware that allows the On-Board Computer (OBC) to automatically obtain the desired circuit design configuration. This Evolvable Hardware technology that is developed will help to maintain the functionality of the design even in the presence of faults and degradation due to ageing, temperature and radiation. The key benefits are spacecraft survivability, to carry out new mission requirements, adaptation to new mission requirements and mission reliability. This Evolvable Hardware technology also helps in interplanetary mission taken by the space agency. The entire circuit configuration uses Evolutionary Algorithm, where one such algorithm is the Genetic Algorithm. Genetic Algorithm (GA) is the heuristic algorithm that operates on the population of solution and applies the principle of survival of fittest to provide better approximation to solution. In this research a combinational circuit is designed using Cartesian Genetic Programming (CGP) and is applied to three GA`s namely: HsClone, Roulette and Compact which is tested for fitness. After the required fitness is obtained, all the algorithms are compared for generational fitness and other allied aspects. Finally the better algorithm is found out so that it can operate on the spacecraft to recover from Single Event Upsets which occurs mainly due to unpredictable hostile environment conditions.
                                </div>
                                <!--//item-->
                            </div>
                            <!--//item-->
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
                </section>
                <!--//Publications-->
				<!--OngoingProjects-->
                <section class="latest section">
                    <div class="section-inner">
                        <h2 class="heading">Ongoing Projects</h2>
                        <div class="content">
                            <div class="item row" , align="center">
                                <!-- RealSense title-->
                                <div class="desc col-md-12 col-sm-12 col-xs-12">
                                    <h3 class="title">eNANO: Compressed deep learning accelerator for LSTM networks<span class='label'>
                                <a href="https://www.fraunhofer.de/">Fraunhofer Heinrich Hertz</a></span></h3>
                                </div>
                            </div>
                            <!--//RealSense title-->
                            <div class="item row">
                                <!-- RealSense content-->                               
                                <p align="justify"> Uses compression based algorithms for the fully connected layer in the LSTM based network, to reduce the memory requirement in the weight and the activation storage when compared to the present state of art techniques. GF22nm FDSOI technology is used for the hardware implementation. 				
								</p>
                            </div>
                            <!--//RealSense content--->
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
                </section>
                <!--//OngoingProjects-->

				<!--AccomplishedProjects-->
                <section class="publication section">
                    <div class="section-inner">
                        <h2 class="heading">Accomplished Projects</h2>
                        <div class="content">
							<div class="item row ">
                                <h3 class="title">A Power Efficient Multi-Bit Accelerator for Memory Prohibitive Deep Neural Networks</h3>
                                <h4 class="publicationhouse"><a href="https://iscas2020.org/" target="_blank">IEEE International Symposium on Circuits and Systems (ISCAS), Spain, May 2020</a></h4>
                                <h4 class="author">Suhas Shivaprakash, <a href="https://www.cv.tu-berlin.de/menue/mitarbeiter/hardik_jain/" target="_blank">Hardik Jain</a>, 
                                    <a href="http://www.cv.tu-berlin.de/menue/mitarbeiter/olaf_hellwich/" target="_blank">Olaf Hellwich</a> <a href="https://www.msc.tu-berlin.de/menue/team/gerfers_eng/" target="_blank">Friedel Gerfers</a> </h4>
                                <div class="desc col-md-12 col-sm-8 col-xs-12">
                                    <p align="justify" class="summary">State of art deep neural network (DNN) models are both memory prohibitive and computationally intensive with millions of connections. Employing these models for an embedded mobile application is resource limited with large power consumption and significant bandwidth requirement. In this paper, we propose a power efficient multi-bit neural network accelerator, where we employ the technique of truncating the partial sum (PSum) results from the previous layer before feeding it into the next layer.
                                        <a class="more-link" href="https://www.epapers.org/iscas2020/ESR/paper_details.php?PHPSESSID=ahot32rct1i70mbiumrnkf5633&paper_id=1484" target="_blank"> Find out more <i class="fas fa-external-link-alt"></i> </a></p>
                                </div>
                                <!--//desc-->
                            </div>                            
                            <hr class="divider" />
							<div class="item row ">
                                <h3 class="title">A 45mW Source-Series-Terminated Transmitter and Echo Canceler Complying to up-to 5GBase-T1 Automotive Ethernet Standard in 22 nm FDSOI</h3>
                                <h4 class="publicationhouse"><a href="#" target="_blank">Yet to be published</a></h4>
                                <h4 class="author"><a href="https://www.msc.tu-berlin.de/menue/team/ghafarian/" target="_blank">Hossein Ghafarian</a>,<a href="https://www.msc.tu-berlin.de/menue/team/philipp_scholz/" target="_blank">Philipp Scholz</a>, Suhas Shivaprakash, <a href="#"> Marcus Schubert</a>, <a href="https://www.msc.tu-berlin.de/menue/team/gerfers_eng/" target="_blank">Friedel Gerfers</a> </h4>
                                <a class="col-md-4 col-sm-4 col-xs-12">
                                    <img data-action="zoom" class="img-responsive project-image" src="assets/images/papers/DDS.JPG" alt="project name" />
                                </a>
                                <div class="desc col-md-8 col-sm-8 col-xs-12">
                                    <p align="justify" class="summary">In this work, we present a 9-bit source-series-terminated digital-to-analog driver with a closely tied echo canceler. Designed and fabricated in 22nm FDSOI process, the transmitter achieves 5 Gb/s data rate with PAM4 under chip-on-board assembly. The measured differential eye-opening is 1V. The measured peak-to-peak data jitter is 110ps and has the power efficiency for the main DAC of 4.5 mW/Gb/s. The driver pair is suitable for Automotive Ethernet Standards 1GBase-T1, 2.5GBase-T1 and 5GBase-T1. The transmitter with the echo canceler dissipates 42mV and 3mV of power from a 1.2V I/O supply and 0.8V core supply,respectively.
                                        <a class="more-link" href="#" target="_blank"> Find out more <i class="fas fa-external-link-alt"></i> </a></p>
                                </div>
                                <!--//desc-->
                            </div>                            
                            <hr class="divider" />
							<div class="item row ">
                                <h3 class="title">Wireless Communication module for launched satellites in deep space communication </h3>
                                <h4 Confidential</a></h4>
                                <h4 class="author">Suhas Shivaprakash, <a href="#"> Sudeesh B</a>, <a href="#"> Sudhakar B S</a></h4>
                                <a class="col-md-4 col-sm-4 col-xs-12">
                                    <img data-action="zoom" class="img-responsive project-image" src="assets/images/papers/Zigbee.JPG" alt="project name" />
                                </a>
                                <div class="desc col-md-8 col-sm-8 col-xs-12">
                                    <p align="justify" class="summary">Zigbee module was employed with EM35XX development kit.
                                </div>
                                <!--//desc-->
                            </div>                            
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
            </div>
            <!--//Projects-->

            <div class="secondary col-md-4 col-sm-12 col-xs-12">
                <aside class="education aside section">
                    <!--Education-->
                    <div class="section-inner">
                        <h2 class="heading">Education</h2>
                        <div class="content">
                            <!--
                            <div class="item">                      
                                <h3 class="title"><i class="fa fa-graduation-cap"></i> Ph.D. (Pursuing) </h3>
								<h2 class="branch">Computer Vision and Remote Sensing</h2>
                                <h4 class="university"><a href="https://www.iitr.ac.in">IIT Roorkee, India</a><span class="year">(2014-2016)</span></h4>
                            </div>-->
                            <!--//item-->
                            <div class="item">
                                <h3 class="title"><i class="fas fa-graduation-cap"></i>Ph.D.</h3>
                                <h4 class="university"><span class="year">(2017-present)</span></h4>
                                <h2 class="branch">Mixed Circuit VLSI Design</h2>
                                <h4 class="university"><a href="https://www.msc.tu-berlin.de/menue/team/suhas/" target="_blank">Technische Universität Berlin, Germany </a></h4>
                            </div>
                            <!--//item-->
                            <div class="item">
                                <h3 class="title"><i class="fas fa-graduation-cap"></i>M.Tech.</h3>
                                <h4 class="university"><span class="year">(2014-2016)</span></h4>
                                <h2 class="branch">VLSI Design and Embedded System </h2>
                                <h4 class="university"><a href="https://vtu.ac.in/" target="_blank">Visvesvaraya Technological University, India </a></h4>
                            </div>
                            <!--//item-->
                            <div class="item">
                                <h3 class="title"><i class="fas fa-graduation-cap"></i>B.E.</h3>
                                <h4 class="university"><span class="year">(2010-2014)</span></h4>
                                <h2 class="branch">Electronics and Communication Engineering</h2>
                                <h4 class="university"><a href="https://vtu.ac.in/" target="_blank">Visvesvaraya Technological University, India </a></h4>
                            </div>
                            <!--//item-->
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
                </aside>
                <!--//section-->

                <aside class="awards section">
                    <!--Awards-->
                    <div class="section-inner">
                        <h2 class="heading">Awards</h2>
                        <div class="content">
                            <div class="item">
                                <h4 class="title">Full Bright (PhD) Scholarship from TU Berlin <span class="place"></br><a href="https://www.msc.tu-berlin.de/menue/team/suhas/" target="_blank">Technical University Berlin, Germany</a></span> </br><span class="year">(Feb 2017 - Present)</span></h4>
                                <p class="summary" align="justify">Research grant to pursue full time PhD at the university.</p>
                            </div>
                            <!--//item-->
                            <div class="item">
                                <h4 class="title">Excellent performance award <span class="place"><a href="https://www.isro.gov.in/about-isro/u-r-rao-satellite-centre-ursc" target="_blank"></br>ISRO Satellite Centre, Bengaluru, India</a></span> </br><span class="year">(Aug 2015 - Jan 2017)</span></h4>
                                <p class="summary" align="justify">For the implementation of zigbee wireless communication module between the two launched operational satellites under the Technology Development Program (TDP).</p>
                            </div>
                            <!--//item-->
                            <div class="item">
                                <h4 class="title">Best Thesis Award <span class="place"></br><a href="https://www.isro.gov.in/about-isro/u-r-rao-satellite-centre-ursc" target="_blank">ISRO Satellite Centre, Bengaluru, India</a></span> </br><span class="year">(Aug 2015 - July 2016)</span></h4>
                                <p class="summary" align="justify">Genetic algorithm implemetation using the concept of molecular biology to avoid single event upset in the spacecraft for the chandrayaan-2 and other interstellar missions</p>
                            </div>
                            <!--//item-->
							<div class="item">
                                <h4 class="title">Fourth rank to the state in M.Tech <span class="place"></br><a href=https://vtu.ac.in/"" target="_blank">Visvesvaraya Technological University, India</a></span> </br><span class="year">(Sept 2014 - Aug 2016)</span></h4>
                                <p class="summary" align="justify">Fourth rank in VLSI Design and Embedded System M.Tech course for the state of Karnataka.</p>
                            </div>
							<!--//item-->
                            <div class="item">
                                <h4 class="title">Best Bachelor Student Award <span class="place"></br><a href="https://vtu.ac.in/" target="_blank">Visvesvaraya Technological University, India</a></span><span class="year"> (Aug 2010 - June 2014)</span></h4>
                                <p class="summary" align="justify">For scoring highest percentage in Electronics and Communication Engineering</p>
                            </div>
                            <!--//item-->
                        </div>
                        <!--//content-->
                    </div>
                    <!--//section-inner-->
                </aside>
                <!--//section-->
				
				<aside class="awards section">
                    <!--Updates-->
                    <div class="section-inner">
                        <h2 class="heading">My Experiences</h2>
						<h3 class="title"> Life in ISRO </h3>
                        <p align="justify" class="summary">ISRO is one of the most popular names in the country. The company which started from the grass root level is now grown into a gigantic organisation of 20000 employees. ISRO caters to the need of the country in terms of communication, remote sensing and military applications by launching 10-12 satellites per year. In addition to this deep space exploration is also undertaken in missions like Chandrayaan-1 and 2, Mangalyaan, Aditya-L1 and Astrosat. My life in ISRO started on 27th July 2015, on the day when India lost its most revered son, the former alumni of the company which I was joining, the people's president <a href="https://en.wikipedia.org/wiki/A._P._J._Abdul_Kalam" target="_blank">Dr A.P.J Abdul Kalam </a>. Before joining here, I had 2 offers from <a href="https://www.bosch.in/" target="_blank"> Robert Bosch </a> and <a href="https://www.nokia.com/nokia-in-india/" target="_blank"> Nokia </a>. But the biggest motivation for joining ISRO was the <a href="https://en.wikipedia.org/wiki/Mars_Orbiter_Mission" target="_blank"> Mangalyaan Mission (Mars Orbiter Mission) </a>, where I had the urge to work with the top-most scientists of the country. I was allocted Control Digital Electronics Group (CDEG), the group which mainly works on <a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" target="_blank"> FPGA </a> and <a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" target="_blank">  ASIC </a> based design to control the working operation of the satellite. Initial days were very tough as I was in my final year of master's and oscillating between the college and the office which were 22kms apart was a daunting task in Bangalore's traffic. One day, as I was going through the report of <a href="https://en.wikipedia.org/wiki/Chandrayaan-1" target="_blank"> Chandrayaan-1 </a> control unit, my boss called me for lunch. He spoke to me about the work I will be doing and discussed more about the master thesis which i will be doing in the office. After all the conversation, he asked me "Whether I am proud to work in ISRO as a scientist at the age of 23" and I quickly replied "Of course sir". To which he replied "There is no need to be proud of the company you work, it is more important for the company to be proud to have you in it". These words made me to work more harder and my bosses were super supportive, gave me required tips during my master thesis,exams and during the work. </p>
						
						<p> Coming to the work culture, ISRO is a place for workholics unlike any other government organisations. The days will be busy before the final delivery of the spacecraft to the Sriharikota, technical review of your design will be tough with the chairman, centre directors and mission directors. Initial days will be tough to adjust, but later on with the mixture of young and experienced colleagues we begin to enjoy more and learn more. ISRO also has lot of collaborations  with other space agencies like <a href="https://www.nasa.gov/" target="_blank"> NASA </a>, <a href="https://www.esa.int/" target="_blank"> ESA </a> and <a href="https://global.jaxa.jp/" target="_blank"> JAXA </a>, so many times the challenges in the work will be more with long work hours. However at the end, it is every worth to work in the country's most premier organisation and we are serving the nation every second without guarding the border and holding the gun.

						<hr class="divider" />
						
						<h3 class="title">Life in TU Berlin and Germany</h3>
                        <p align="justify" class="summary">Thought of doing the PhD came to me, once one of my colleague joined <a href="https://www.caltech.edu/" target="_blank"> Caltech for his doctorate </a>. So I took a mandatory<a href="https://www.ielts.org/" target="_blank"> IELTS </a> and cleared it with 8.5/9. Then I started writing the emails to the professor's who were specialized in VLSI design who were in the top-50 universities of the <a href="https://www.topuniversities.com/university-rankings/university-subject-rankings/2019/engineering-technology" target="_blank"> QS world rankings </a>. Initially I didn't receive any response from them, later on I rewrote the email with the same thread about the specalization I was looking for and the research I wanted to perform in their chair and how will it be different from the present state of art by citing few of their publications. Then I received few offers from Imperial College London, KU Leuven, TU Berlin etc. Later on I accepted TU Berlin and joined the chair of mixed signal circuit design under the professor Friedel Gerfers on 1st Feburary 2017.</p>
						
						<p> I started on working with the digital VLSI design and completed my first tapeout on January 2018 by implementing the direct digital synthesizer (DDS) in 22nm FDSOI for RF-DAC in automotive ethernet application and now I am presently working on deep learning accelerators with compression based techniques for embedded mobile applications. The valuable lessons which i learnt from PhD until now were: We need to take initiative to learn new things, being a good team player, passion to achieve something new and have high enthusiasm to work long hours, possess tremendous confidence to showcase your work, proper networking with other researchers working in the same domain and have good lingustic and writing skills. In addition to this it is important to remain fit both mentally and physically, so I suggest everyone to pursue their hobby and go to the gym regularly. </p>
										
						<p> Finally, Europe is a best place to live with perfect work and life balance. If you are a traveller like me, you enjoy every bit of tourism here. Romantic spots ranges from Eiffel tower of Paris to The Cinque Terre of Liguria,Italy. Hiking places from Alps to Tour de Mont Blanc, France. The most famous beaches ranges from Pasjaca beach,Croatia to Cala Sa Boadella,Spain. </p>
						
						Please go through the procedures for the PhD admission in Germany <a href="https://daad-phd.blogspot.com/2017/03/research-grants-doctoral-programmes-in.html" target="_blank"> DAAD PhD Research Grants </a>.

							

                    </div>
                </aside>
            </div>
            <!--//secondary-->

            <div class="container sections-wrapper">
                <div class="row">
                    <!--Blogs-->
                    <!--//section-inner-->
                </div>
                <!--//Blogs-->
            </div>

            <!-- ******FOOTER****** -->
            <footer class="footer">
                <div class="container text-center">
                    <!--/* This template is released under the Creative Commons Attribution 3.0 License. Please keep the attribution link below when using for your own project. Thank you for your support. :) If you'd like to use the template without the attribution, you can check out other license options via our website: themes.3rdwavemedia.com */-->
                    <small class="copyright">Special Thanks to <a href="https://www.linkedin.com/in/hrdkjain/">Hardik Jain</a></small>
                    <br>
                    <small class="copyright">Designed with <i class="fa fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank">Xiaoying Riley</a> for developers</small>
                </div>
                <!--//container-->
            </footer>
            <!--//footer-->

            <!-- Javascript -->
            <script type="text/javascript" src="assets/plugins/jquery-1.11.3.min.js"></script>
            <script type="text/javascript" src="assets/plugins/bootstrap/js/bootstrap.min.js"></script>
            <script type="text/javascript" src="assets/plugins/jquery-rss/dist/jquery.rss.min.js"></script>
            <!-- github calendar plugin -->
            <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/es6-promise/3.0.2/es6-promise.min.js"></script>
            <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/fetch/0.10.1/fetch.min.js"></script>
            <script type="text/javascript" src="assets/plugins/github-calendar/dist/github-calendar.min.js"></script>
            <!-- github activity plugin -->
            <script type="text/javascript" src="//cdnjs.cloudflare.com/ajax/libs/mustache.js/0.7.2/mustache.min.js"></script>
            <script type="text/javascript" src="assets/plugins/github-activity/src/github-activity.js"></script>
            <!-- custom js -->
            <script type="text/javascript" src="assets/js/main.js"></script>
            <script type="text/javascript" src="assets/js/slideshow.js"></script>
            <!-- Zoom https://github.com/fat/zoom.js/-->
            <script type="text/javascript" src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.0/jquery.min.js"></script>
            <script type="text/javascript" src="https://netdna.bootstrapcdn.com/bootstrap/3.0.0/js/bootstrap.min.js"></script>
            <script type="text/javascript" src="assets/js/zoom.js"></script>
            <script type="text/javascript" src="assets/js/transition.js"></script>
</body>

</html>