;; -*- Mode: Scheme -*-
;;  Definitions of target machine for GCC for the Texas Instruments TMS320C54x
;;    Copyright (C) 2005 Free Software Foundation, Inc.
;;    Contributed by Bryan Richter and Jonathan Bastien-Filiatrault

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 2, or (at your option)
;; any later version.

;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.

;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING.  If not, write to
;; the Free Software Foundation, 59 Temple Place - Suite 330,
;; Boston, MA 02111-1307, USA.

(define_constants [
  (IMR_REGNO 0)
  (IFR_REGNO 1)
  (ST0_REGNO 2)
  (ST1_REGNO 3)
  (A_REGNO 4)
  (B_REGNO 5)
  (T_REGNO 6)
  (TRN_REGNO 7)
  (AR0_REGNO 8)
  (AR1_REGNO 9)
  (AR2_REGNO 10)
  (AR3_REGNO 11)
  (AR4_REGNO 12)
  (AR5_REGNO 13)
  (AR6_REGNO 14)
  (AR7_REGNO 15)
  (SP_REGNO 16)
  (BK_REGNO 17)
  (BRC_REGNO 18)
  (RSA_REGNO 19)
  (REA_REGNO 20)
  (PMST_REGNO 21)
  (XPC_REGNO 22)
  (DP_REGNO 23)
  (ARG_REGNO 24)
  ])

(define_predicate "smem_operand"
  (and (match_code "mem")
	   (match_test "c54x_smem_p(op, 'S')")))

(define_predicate "smemw_operand"
  (and (match_code "mem")
	   (match_test "c54x_smem_p(op, 'T')")))

(define_predicate "xmem_operand"
  (and (match_code "mem")
	   (match_test "c54x_xmem_p(op, 'Y')")))

(define_predicate "dmad_operand"
  (and (match_code "mem")
	   (match_test "c54x_dmad_p(op, 'U')")))

(define_predicate "acc_register_operand"
  (match_operand 0 "register_operand")
{
	if(GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	return ACC_REG_P(op)||PSEUDO_REG_P(op);
})

(define_predicate "sp_register_operand"
  (match_operand 0 "register_operand")
{
	if(GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	return SP_REG_P(op)||PSEUDO_REG_P(op);
})

(define_predicate "mmr_register_operand"
  (match_operand 0 "register_operand")
{
	if(GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	return MMR_REG_P(op)||PSEUDO_REG_P(op);
})

(define_predicate "arsp_register_operand"
  (match_operand 0 "register_operand")
{
	if(GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	return AUX_REG_P(op)||SP_REG_P(op)||ARG_REG_P(op)||PSEUDO_REG_P(op);
})

(define_predicate "adddst_operand"
  (match_operand 0 "general_operand")
{
	if(GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	return ACC_REG_P(op)||MEM_P(op)||PSEUDO_REG_P(op);
})

(define_predicate "addsrc_operand"
  (match_operand 0 "general_operand")
{
	if(GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	return MEM_P(op)||CONSTANT_P(op)||ACC_REG_P(op)||PSEUDO_REG_P(op);
})

;; (define_split
;;   [(set (match_operand:QI 0 "register_operand" "=z")
;; 		(match_operand:QI 1 "memory_operand"   "=S"))
;;   (clobber (match_operand:QI 2 "register_operand" "=C"))]
;; ""
;;   [(set (match_dup 2) (match_dup 1))
;;    (set (match_dup 0) (match_dup 1))]
;; )

(define_expand "movqi"
  [(set (match_operand:QI 0 "nonimmediate_operand" "")
		(match_operand:QI 1 "general_operand" ""))]
""
"/*if(c54x_expand_movqi(operands)) DONE;*/")

(define_insn "ldm"
  [(set (match_operand:ACC 0 "register_operand" "=c") (const_int 0))
   (set (subreg:QI (match_dup 0) 0)
		(match_operand:QI 1 "register_operand" "z"))]
""
"ldm\t%1, %0")

(define_insn "stl"
  [(set (match_operand:QI 0 "memory_operand" "=T")
		(match_operand:QI 1 "register_operand" "c"))]
""
"stl\t%1, %0")

(define_insn "sth"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=T")
		(subreg:QI (match_operand:ACC 1 "register_operand" "c") 1))]
""

"sth\t%1, %0")

(define_insn "stlm"
  [(set (match_operand:QI 0 "register_operand" "=z")
		(match_operand:QI 1 "register_operand" "c"))]
""
"stlm\t%1, %0")

(define_insn "ldu"
  [(set (match_operand:ACC 0 "register_operand" "=c") (const_int 0))
   (set (subreg:QI (match_dup 0) 0)
		(match_operand:QI 1 "memory_operand" "S"))]
""
"ldu\t%1, %0")

(define_insn "ld_const"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(ashift:ACC (match_operand:ACC 1 "immediate_operand" "Is")
					(match_operand:ACC 2 "immediate_operand" "L")))]
		
""
"ld\t%I1, %0")

(define_insn "*stm"
  [(set (match_operand:QI 0 "register_operand"  "=z")
		(match_operand:QI 1 "immediate_operand" "Is"))]
""
"stm\t%I1, %0")

(define_insn "mvdm"
  [(set (match_operand:QI 0 "register_operand" "")
		(match_operand:QI 1 "memory_operand"   "U"))]
""
"mvdm\t%1, %0")

(define_insn "mvmm"
  [(set (match_operand:QI 0 "arsp_register_operand" "=eh")
		(match_operand:QI 1 "arsp_register_operand" "eh"))]
""
"mvmm\t%1, %0")

(define_insn "*mov_mem"
  [(set (match_operand:QI 0 "memory_operand"  "=T,U,Y")
		(match_operand:QI 1 "memory_operand" "U,S,Y"))]
""
"@
mvkd\t%1, %0
mvdk\t%1, %0
mvdd\t%1, %0")

(define_insn "*st"
  [(set (match_operand:QI 0 "memory_operand" "=T")
		(match_operand:QI 1 "nonmemory_operand" "If"))]
""
"st\t%1, %0")

(define_insn "*mvmd"
  [(set (match_operand:QI 0 "dmad_operand" "=U")
		(match_operand:QI 1 "register_operand" "z"))]
""
"mvmd\t%1, %0")

(define_insn "*dst"
  [(set (match_operand:HI 0 "memory_operand" "=T")
		(match_operand:HI 1 "register_operand" "c"))]
""
"dst\t%1, %0")

(define_insn "*dld"
  [(set (match_operand:ACC 0 "register_operand" "=c") (const_int 0))
   (set (subreg:HI (match_dup 0) 0)
		(match_operand:HI 1 "memory_operand" "S"))]
""
"dld\t%1, %0")

(define_insn "*ldacc"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(match_operand:ACC 1 "register_operand" "c"))]
""
"ld\t%1, %0")

(define_insn "*ldacc_shift"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(ashift:ACC (match_operand:ACC 1 "register_operand" "c")
					(match_operand:ACC 2 "immediate_operand" "L")))]
""
"ld\t%1, %2, %0")

(define_insn "indirect_jump"
  [(set (pc) (match_operand:QI 0 "acc_register_operand" "c"))]
""
"bacc\t%0")

(define_insn "jump"
  [(set (pc) (label_ref (match_operand 0 "" "")))]
""
"b\t%0")

(define_insn "call"
  [(call (mem:QI (match_operand:QI 0 "general_operand" "Iis,c"))
		 (match_operand:QI 1 "general_operand" ""))]
""
"@
call\t%0
cala\t%0")

(define_insn "call_value"
  [(set (match_operand 0 "register_operand" "=a,a")
		(call (mem:QI (match_operand:QI 1 "general_operand" "Iis,c"))
			  (match_operand:QI 2 "general_operand" "")))]
""
"@
call\t%I1
cala\t%1")

(define_insn "pushqi"
  [(set (mem:QI (pre_dec:QI (reg:QI SP_REGNO)))
		(match_operand:QI 0 "general_operand" "z,S"))]
""
"@
pshm\t%0
pshd\t%0")

(define_insn "popqi"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=z,T")
		(mem:QI (post_inc:QI (reg:QI SP_REGNO))))]
""
"@
popm\t%0
popd\t%0")
  

(define_insn "return"
  [(return)]
""
"ret")

(define_insn "nop"
  [(const_int 0)]
""
"nop")

(define_expand "addqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "")
		(plus:QI (match_operand:QI 1 "general_operand" "")
				 (match_operand:QI 2 "general_operand" "")))]
""
"if(c54x_expand_addqi(operands)) { fprintf(stderr, \"DONE!\n\"); DONE;}")

(define_insn "frame"
  [(set (match_operand:QI 0 "sp_register_operand" "")
		(plus:QI (match_dup 0)
				 (match_operand:QI 1 "immediate_operand" "P")))]
""
"frame\t%1")

(define_insn "add_xmem"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(ashift:ACC (plus:ACC
					 (zero_extend:ACC (match_operand:QI 1 "general_operand" "%Y"))
					 (zero_extend:ACC (match_operand:QI 2 "general_operand" "Y")))
					(const_int 16)))]
""
"add\t%2, %1, %0")

(define_insn "add_accs"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(plus:ACC (match_dup 0)
				  (match_operand:ACC 1 "register_operand" "c")))]
""
"add\t%1, %0")

(define_insn "addm"
  [(set (match_operand:QI 0 "memory_operand" "=T")
		(plus:QI (match_dup 0)
				 (match_operand:QI 1 "general_operand" "Is")))]
""
"addm\t%1, %I0")

(define_insn "add"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(plus:ACC (match_dup 0)
				  (zero_extend:ACC (match_operand:QI 1 "general_operand" "S"))))]
""
"adds\t%1, %0")

(define_insn "add_const"
  [(set (match_operand:ACC 0 "register_operand" "=c")
		(plus:ACC (match_dup 0)
				  (match_operand:ACC 1 "general_operand" "Is")))]
""
"add\t%1, %0")

(define_expand "prologue"
  [(const_int 0)]
""
"c54x_expand_prologue(); DONE;")

(define_expand "epilogue"
  [(const_int 0)]
""
"c54x_expand_epilogue(); DONE;")

(define_insn "*mar"
  [(use (match_operand:QI 0 "address_operand" "T"))]
""
"mar\t%0")
