  val loadReg = RegInit(0.U(4.W))
  when (load) {
    loadReg := d
  } otherwise  {
    loadReg := Cat(0.U, loadReg(3, 1))
  }
  val serOut = loadReg(0)
