m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
Z2 !s12c _opt2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R0
R1
R0
R1
Z3 !s12c _opt
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z4 d/home/eric/Documents/Conformer-FPGA-New/TinyNPU
T_opt
!s110 1742629311
VImCdJ@EY64IY021Oo7?PY3
Z5 04 10 4 work all_top_tb fast 0
=3-000ae431a4f1-67de69bf-800e8-1fa27
R1
Z6 !s12b OEM100
!s124 OEM10U138 
Z7 o-quiet -auto_acc_if_foreign -work work -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver +acc
Z8 tCvgOpt 0
n@_opt
Z9 OL;O;2023.3;77
R4
T_opt1
!s11d avmm_sdram_bfm_pkg /home/eric/Documents/Conformer-FPGA-New/TinyNPU/libraries/work 1 avmm_raw_intf 1 /home/eric/Documents/Conformer-FPGA-New/TinyNPU/libraries/work 
!s110 1743765187
Vk`F4OHDE7OHH9b5BkX6Z`0
04 6 4 work top_tb fast 0
=1-000ae431a4f1-67efbec3-1b996-15870
R1
R6
!s124 OEM10U124 
R7
R8
n@_opt1
R9
T_opt2
!s110 1743320553
VNK8OSiSn5Ge?j=`[mad3A2
R5
=1-000ae431a4f1-67e8f5e9-56f2b-92e2
R1
R6
!s124 OEM10U79 
R7
R8
n@_opt2
R9
R4
vall_top_tb
2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/avmm_raw_intf.sv|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv
Z10 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
DXx4 work 18 avmm_sdram_bfm_pkg 0 22 dzA0`zVeaz5nC01NJ?69f3
DXx4 work 11 hps_bfm_pkg 0 22 961_6IJojJCjKmOMig80L3
!s110 1743752309
!i10b 1
!s100 HYF1?]GoMF@jj3Xg_@DgX1
IUn?fRHVNW7mQDAZG`J00=3
S1
R4
w1743752291
8simulation/all_fpga_sim/all_top_tb.sv
Fsimulation/all_fpga_sim/all_top_tb.sv
!i122 854
L0 3 192
Z11 VDg1SIo80bB@j0V0VzS_@n1
Z12 OL;L;2023.3;77
r1
!s85 0
31
!s108 1743752309.000000
!s107 simulation/hps_prgms/test_prgm.sv|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_raw_intf.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer.sv|design_rtl/support/count_down.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
!s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/avmm_raw_intf.sv|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|
!i113 0
Z13 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
Yavmm_raw_intf
Z14 2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/testbench/avmm_raw_intf.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/top_tb.sv
R10
Z15 !s110 1743765184
!i10b 1
!s100 hmz@TSXMGP@jR[9[BzPPa3
I:`i5kLPhA:hIj5HYa6DS30
S1
R4
w1743751366
8simulation/testbench/avmm_raw_intf.sv
Fsimulation/testbench/avmm_raw_intf.sv
!i122 1085
Z16 L0 4 0
R11
R12
r1
!s85 0
31
Z17 !s108 1743765184.000000
Z18 !s107 simulation/program/stmm.hps.sv|simulation/program/stmm.mm.sv|simulation/testbench/top_tb.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/avmm_raw_intf.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer.sv|design_rtl/support/count_down.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
Z19 !s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/testbench/avmm_raw_intf.sv|simulation/testbench/avmm_sdram_bfm.sv|simulation/testbench/hps_bfm.sv|simulation/testbench/soc_system_bfm.sv|simulation/testbench/top_tb.sv|
!i113 0
R13
R8
vavmm_sdram_bfm
R10
!s110 1743735463
!i10b 1
!s100 c3I<0D2o0Ra_SVmBYZ1nN3
I;UeClm6IZDh8>4gKz1KUO0
S1
R4
w1743730035
8simulation/all_fpga_sim/old_avmm_sdram_bfm.sv
Fsimulation/all_fpga_sim/old_avmm_sdram_bfm.sv
!i122 329
L0 3 152
R11
R12
r1
!s85 0
31
!s108 1743735463.000000
!s107 simulation/hps_prgms/test_prgm.sv|simulation/all_fpga_sim/old_avmm_sdram_bfm.sv|simulation/all_fpga_sim/old_all_top_tb.sv|simulation/all_fpga_sim/hps_tasks.sv|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer.sv|design_rtl/support/count_down.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
!s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/hps_tasks.sv|simulation/all_fpga_sim/old_all_top_tb.sv|simulation/all_fpga_sim/old_avmm_sdram_bfm.sv|
!i113 0
R13
R8
Xavmm_sdram_bfm_pkg
R14
!s115 avmm_raw_intf
R10
R15
!i10b 1
!s100 ZiOMX[m:CacTkK:bB=dC[1
II4ZU@9BOE<QM=DDhYL1T?0
S1
R4
w1743755658
8simulation/testbench/avmm_sdram_bfm.sv
Fsimulation/testbench/avmm_sdram_bfm.sv
!i122 1085
Z20 L0 3 0
VI4ZU@9BOE<QM=DDhYL1T?0
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vavmm_sdram_read_wrapper
R14
R10
R15
!i10b 1
!s100 1Q[K3^GSCBLTECAf[<>V]1
I4j;@KQdn`aoY?EEF55VAk3
S1
R4
w1742362892
8design_rtl/io/avmm_sdram_read_wrapper.sv
Fdesign_rtl/io/avmm_sdram_read_wrapper.sv
!i122 1085
L0 3 91
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vavmm_sdram_wrapper
R14
R10
R15
!i10b 1
!s100 :MD0k;41fzLY;KOF83b=A0
I1^XY7KSnR:dI8OGk<19>`2
S1
R4
w1742345603
8design_rtl/io/avmm_sdram_wrapper.sv
Fdesign_rtl/io/avmm_sdram_wrapper.sv
!i122 1085
L0 3 135
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Ybram_intf
R14
R10
R15
!i10b 1
!s100 jRIU9kJ:S?0a4GZ36SmZ30
IZ5l:1GAjYN5465]GaiDJo0
S1
R4
w1741173157
8design_rtl/interface/bram_intf.sv
Fdesign_rtl/interface/bram_intf.sv
!i122 1085
R20
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vbram_mux
R14
R10
R15
!i10b 1
!s100 d`m7[WZzWmhPm1jSi4HY90
I0@?9W9S@Y3]W?DDGbGJEB3
S1
R4
w1742440621
8design_rtl/interface/bram_mux.sv
Fdesign_rtl/interface/bram_mux.sv
!i122 1085
L0 3 33
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vcount_down
R14
R10
R15
!i10b 1
!s100 fig8URbYZRWdo]4X[IfMK1
I]4`oz;LRKJANZRYFeG^Cn2
S1
R4
Z21 w1739567044
8design_rtl/support/count_down.sv
Fdesign_rtl/support/count_down.sv
!i122 1085
L0 3 55
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vctrl_unit
R14
R10
R15
!i10b 1
!s100 k^ZFUcaIoXQOj5ON_mY@10
I7XYOl5[@I9WzR_LboEf_W2
S1
R4
w1742776850
8design_rtl/ctrl_unit/ctrl_unit.sv
Fdesign_rtl/ctrl_unit/ctrl_unit.sv
!i122 1085
L0 8 153
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vcu_sim_tb
2design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/support/plexer_funcs.sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|simulation/ctrl_unit_sim/cu_sim_tb.sv
R10
!s110 1742780212
!i10b 1
!s100 Zl41aT8Y8:0G0VMzUi`lS0
I:ihWbLZI?b>UVQKR8nZC72
S1
R4
w1742777102
8simulation/ctrl_unit_sim/cu_sim_tb.sv
Fsimulation/ctrl_unit_sim/cu_sim_tb.sv
!i122 92
L0 3 105
R11
R12
r1
!s85 0
31
!s108 1742780212.000000
!s107 simulation/ctrl_unit_sim/cu_sim_tb.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/support/plexer_funcs.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|
!s90 -reportprogress|300|-sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/support/plexer_funcs.sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|simulation/ctrl_unit_sim/cu_sim_tb.sv|
!i113 0
R13
R8
vdecoder
R14
R10
R15
!i10b 1
!s100 V;IY>Db6@3YGfnUT1j_T13
I7JlzCHSSPTcUb]3_dh=<20
S1
R4
Z22 w1741903575
Z23 8design_rtl/support/plexer.sv
Z24 Fdesign_rtl/support/plexer.sv
!i122 1085
L0 20 11
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vdesign_top
R14
R10
R15
!i10b 1
!s100 X:ZWnDSjPcY6k2`NiN9MU1
IRFlY`AAmnLQ@9>ZJM102Y0
S1
R4
w1743536430
8design_rtl/design_top.sv
Fdesign_rtl/design_top.sv
!i122 1085
L0 4 129
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Yeu_ctrl_intf
R14
R10
R15
!i10b 1
!s100 PhP=RPmQ49Xg?edKS8]PW2
IRM9a6l7<Te6OUgCPa@YgI3
S1
R4
w1742444231
8design_rtl/interface/eu_ctrl_intf.sv
Fdesign_rtl/interface/eu_ctrl_intf.sv
!i122 1085
R20
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
veu_top
R14
R10
R15
!i10b 1
!s100 CHOWMbf0hZUVJdD<6TFZS2
IzG8DiNf1KB]kg@2QVE]f21
S1
R4
w1743763392
8design_rtl/exec_unit/eu_top.sv
Fdesign_rtl/exec_unit/eu_top.sv
!i122 1085
L0 3 108
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vfp16_to_int16
2ip_cores/fp16_to_int16_sim/fp16_to_int16.vo
R15
!i10b 1
!s100 LI?H6k4X7RUFoLg`>WboV2
I7B?2X=D97DV=WXh1MbWRk0
R4
w1742625596
8ip_cores/fp16_to_int16_sim/fp16_to_int16.vo
Fip_cores/fp16_to_int16_sim/fp16_to_int16.vo
!i122 1079
L0 32 687
R11
R12
r1
!s85 0
31
R17
!s107 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo|
!s90 -reportprogress|300|ip_cores/fp16_to_int16_sim/fp16_to_int16.vo|
!i113 0
Z25 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vgamma_path
R14
R10
R15
!i10b 1
!s100 @cj7]:8732`EFn3a`_OXA3
I8HF4QJcEa2Ki[Q8J=B_g50
S1
R4
R21
8design_rtl/exec_unit/layernorm/gamma_path.sv
Fdesign_rtl/exec_unit/layernorm/gamma_path.sv
!i122 1085
L0 3 187
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vhps_bfm
2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv
R10
!s110 1743735713
!i10b 1
!s100 e1PJ5kYB[?3OeaSzcBFYc2
IzD^RB2eIT1Bh6XDL5g=2=1
S1
R4
w1743529318
8simulation/all_fpga_sim/hps_bfm.sv
Fsimulation/all_fpga_sim/hps_bfm.sv
Fsimulation/hps_prgms/test_prgm.sv
!i122 378
L0 3 99
R11
R12
r1
!s85 0
31
!s108 1743735713.000000
!s107 simulation/hps_prgms/test_prgm.sv|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer.sv|design_rtl/support/count_down.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
!s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/layernorm/gamma_path.sv|design_rtl/exec_unit/layernorm/layernorm.sv|design_rtl/exec_unit/layernorm/layernorm_fetch.sv|design_rtl/exec_unit/layernorm/layernorm_wrapper.sv|design_rtl/exec_unit/layernorm/ln_fetch_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/count_down.sv|design_rtl/support/plexer.sv|design_rtl/support/saturate.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|
!i113 0
R13
R8
Xhps_bfm_pkg
R14
R10
R15
!i10b 1
!s100 9IhoXmILG^9C`iDD5n0A30
IoW:@SY1Gj=li:]F[WlP=g1
S1
R4
w1743763592
8simulation/testbench/hps_bfm.sv
Fsimulation/testbench/hps_bfm.sv
!i122 1085
R20
VoW:@SY1Gj=li:]F[WlP=g1
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vinst_decode
R14
R10
R15
!i10b 1
!s100 iM_Ud;i9=Kl8QR7I_M[4o3
IzmIj4b:adN?E9@@mGL]Lg2
S1
R4
w1743455869
8design_rtl/ctrl_unit/inst_decode.sv
Fdesign_rtl/ctrl_unit/inst_decode.sv
!i122 1085
L0 4 87
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vint16_to_fp16
2ip_cores/int16_to_fp16_sim/int16_to_fp16.vo
R15
!i10b 1
!s100 1i>Rn`HZAb]=Ibo7NFGa?0
Ic<`f7kkj8Hi9_5Zg9>:o;3
R4
w1743620690
8ip_cores/int16_to_fp16_sim/int16_to_fp16.vo
Fip_cores/int16_to_fp16_sim/int16_to_fp16.vo
!i122 1081
L0 32 438
R11
R12
r1
!s85 0
31
R17
!s107 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo|
!s90 -reportprogress|300|ip_cores/int16_to_fp16_sim/int16_to_fp16.vo|
!i113 0
R25
R8
vint18_to_fp16
2ip_cores/int18_to_fp16_sim/int18_to_fp16.vo
R15
!i10b 1
!s100 ][[TzY8U^MenkYhTDGEOJ2
II:5F^@CYz3zA>B?fW4o4Y3
R4
w1742625481
8ip_cores/int18_to_fp16_sim/int18_to_fp16.vo
Fip_cores/int18_to_fp16_sim/int18_to_fp16.vo
!i122 1080
L0 32 468
R11
R12
r1
!s85 0
31
R17
!s107 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo|
!s90 -reportprogress|300|ip_cores/int18_to_fp16_sim/int18_to_fp16.vo|
!i113 0
R25
R8
vlayernorm
R14
R10
R15
!i10b 1
!s100 8gV]9hICDIadX0I20nzQX2
I353CMU?iR92<QJJam25kf0
S1
R4
w1743621740
8design_rtl/exec_unit/layernorm/layernorm.sv
Fdesign_rtl/exec_unit/layernorm/layernorm.sv
!i122 1085
L0 3 343
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vlayernorm_fetch
R14
R10
R15
!i10b 1
!s100 bezk]SKYLC<fL_N31JTNH0
IKlX_OPLjLL^47:FY]R;:c2
S1
R4
w1743621264
8design_rtl/exec_unit/layernorm/layernorm_fetch.sv
Fdesign_rtl/exec_unit/layernorm/layernorm_fetch.sv
!i122 1085
L0 3 166
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vlayernorm_wrapper
R14
R10
R15
!i10b 1
!s100 0Sjkl[RKf7TZ1i;b@COGC3
IlcJh@L5Xm2FQea4<hR5o81
S1
R4
w1743621749
8design_rtl/exec_unit/layernorm/layernorm_wrapper.sv
Fdesign_rtl/exec_unit/layernorm/layernorm_wrapper.sv
!i122 1085
L0 3 113
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Yln_fetch_intf
R14
R10
R15
!i10b 1
!s100 C;H^=@eL2[ZcmQPBeEWEe0
INgzDkNcoT3hg_^MG^1EPQ2
S1
R4
w1742347846
8design_rtl/exec_unit/layernorm/ln_fetch_intf.sv
Fdesign_rtl/exec_unit/layernorm/ln_fetch_intf.sv
!i122 1085
R20
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vmult_fp16
2ip_cores/mult_fp16_sim/mult_fp16.vo
R15
!i10b 1
!s100 fnon5gO_i4<F_BKG[5k6H0
I9<d9TfAK_]RR^V:=171C[3
R4
w1742625737
8ip_cores/mult_fp16_sim/mult_fp16.vo
Fip_cores/mult_fp16_sim/mult_fp16.vo
!i122 1083
L0 32 554
R11
R12
r1
!s85 0
31
R17
!s107 ip_cores/mult_fp16_sim/mult_fp16.vo|
!s90 -reportprogress|300|ip_cores/mult_fp16_sim/mult_fp16.vo|
!i113 0
R25
R8
vmult_int8
R14
R10
R15
!i10b 1
!s100 lPCC9b?90P^I95[T`b4c12
IkYU]X`33G[4<QSKGhf?L_0
S1
R4
Z26 w1743348510
8ip_cores/mult_int8.v
Fip_cores/mult_int8.v
!i122 1085
L0 40 31
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vpio32_f2h
R14
R10
R15
!i10b 1
!s100 i8f;P6Q5<XfgEGY6la^OG0
Ii@[;n750KFLH0E[TZi1J_2
S1
R4
w1742623538
8design_rtl/io/pio32_f2h.sv
Fdesign_rtl/io/pio32_f2h.sv
!i122 1085
Z27 L0 3 21
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vpio32_h2f
R14
R10
R15
!i10b 1
!s100 hlL>:BU_NadGLf6zVX5Y31
IY>79]d;Il^:FfFCiDGjf<2
S1
R4
w1742623554
8design_rtl/io/pio32_h2f.sv
Fdesign_rtl/io/pio32_h2f.sv
!i122 1085
R27
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vpriority_encoder
R14
R10
R15
!i10b 1
!s100 VP0jSeebJLD:<UGe8YJA70
I<Kg]>>K]R[D77SL5X=51L0
S1
R4
R22
R23
R24
!i122 1085
L0 3 16
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vram_176x1408
R14
R10
R15
!i10b 1
!s100 =51QhI]IBmKO<LJM0baa<1
I8VfhgX;QRh]G]63kV:5a72
S1
R4
R26
8ip_cores/ram_176x1408.v
Fip_cores/ram_176x1408.v
!i122 1085
L0 40 65
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vram_512x1408
R14
R10
R15
!i10b 1
!s100 L[:IiCAclGPJN9J8W@>F]0
IDE5bCP00cXaS5EeaoidTH2
S1
R4
R26
8ip_cores/ram_512x1408.v
Fip_cores/ram_512x1408.v
!i122 1085
L0 40 68
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrf_ldst
R14
R10
R15
!i10b 1
!s100 V;kM[Q8Cja[md@a3>[l9H0
IZmDWaUMh]X6RVFja5UUOl0
S1
R4
w1741989423
8design_rtl/register_file/rf_ldst.sv
Fdesign_rtl/register_file/rf_ldst.sv
!i122 1085
L0 4 198
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Yrf_ldst_intf
R14
R10
R15
!i10b 1
!s100 16BN^dNTRmQ^N];0:W0mG3
IBCKX3n=TzO3PmOdJA9flm0
S1
R4
w1741777326
8design_rtl/interface/rf_ldst_intf.sv
Fdesign_rtl/interface/rf_ldst_intf.sv
!i122 1085
R16
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrf_move
R14
R10
R15
!i10b 1
!s100 zigAb>KlPfmnBRjmT6Mgm3
I0f8OzMjC>6^@a`@CP?@K23
S1
R4
w1741502827
8design_rtl/register_file/rf_move.sv
Fdesign_rtl/register_file/rf_move.sv
!i122 1085
L0 5 94
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Yrf_move_intf
R14
R10
R15
!i10b 1
!s100 ?o:Gg_mWic_k8R6`YjSF83
I`OoJzJo9^MV^e6?_fg6983
S1
R4
w1741867097
8design_rtl/interface/rf_move_intf.sv
Fdesign_rtl/interface/rf_move_intf.sv
!i122 1085
R20
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrf_ram
R14
R10
R15
!i10b 1
!s100 O1?W?6M5F4P>liAK@?0_E1
I2@TzTM`<6Qnb`O^BoT^D32
S1
R4
w1743536390
8design_rtl/register_file/rf_ram.sv
Fdesign_rtl/register_file/rf_ram.sv
!i122 1085
L0 3 300
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrf_ram_mux
R14
R10
R15
!i10b 1
!s100 _2>V9dR[`NDg_h_lEa<eG1
I2cI0I_7G^BTgo[DJgXiYz2
S1
R4
w1741499975
8design_rtl/register_file/rf_ram_mux.sv
Fdesign_rtl/register_file/rf_ram_mux.sv
!i122 1085
L0 3 26
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrf_wrapper
R14
R10
R15
!i10b 1
!s100 ?[1A^85YVjCR^9?fk8^jT1
ICL=W?_PP7[UJeWLcfbjE[1
S1
R4
w1743535504
8design_rtl/register_file/rf_wrapper.sv
Fdesign_rtl/register_file/rf_wrapper.sv
!i122 1085
L0 3 127
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Yrmio_intf
R14
R10
R15
!i10b 1
!s100 PGWfR<2Ym_OoRYBPl3]KI3
IhQjjciQO_:9N=8TdK_DG?2
S1
R4
w1743451943
8design_rtl/interface/rmio_intf.sv
Fdesign_rtl/interface/rmio_intf.sv
!i122 1085
L0 5 0
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrmio_pipeline
R14
R10
R15
!i10b 1
!s100 fhP1fHi^oPZ_[_8[<oMl[2
I@[ODKMHU4LUM537SckE962
S1
R4
w1743428748
8design_rtl/interface/rmio_pipeline.sv
Fdesign_rtl/interface/rmio_pipeline.sv
!i122 1085
L0 3 17
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vrsqrt
2ip_cores/rsqrt_sim/rsqrt.vo
R15
!i10b 1
!s100 G<0cW>0kF7_<i2Y94[eP?0
IU@GEKC]`80i_CS_66OZB`0
R4
w1743620975
8ip_cores/rsqrt_sim/rsqrt.vo
Fip_cores/rsqrt_sim/rsqrt.vo
!i122 1084
L0 32 658
R11
R12
r1
!s85 0
31
R17
!s107 ip_cores/rsqrt_sim/rsqrt.vo|
!s90 -reportprogress|300|ip_cores/rsqrt_sim/rsqrt.vo|
!i113 0
R25
R8
vsaturate
R14
R10
R15
!i10b 1
!s100 g;g2:DOJRS8iYUS4=DO^W2
IjWJA37_5`oGQWAVPF2z?C1
S1
R4
w1739576157
8design_rtl/support/saturate.sv
Fdesign_rtl/support/saturate.sv
!i122 1085
L0 7 12
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Ysdram_intf
R14
R10
R15
!i10b 1
!s100 R87ddhhjd:zH28YYzg<5W2
IB9W5:RnXCPRi[eSmJ]:6i2
S1
R4
w1741987820
8design_rtl/interface/sdram_intf.sv
Fdesign_rtl/interface/sdram_intf.sv
!i122 1085
R20
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
Ysdram_read_intf
R14
R10
R15
!i10b 1
!s100 jQM6c;_]8El6fV[A_R_2i1
I6=24AhW2z0GaDUo<BXSn>1
S1
R4
w1742441247
8design_rtl/interface/sdram_read_intf.sv
Fdesign_rtl/interface/sdram_read_intf.sv
!i122 1085
R20
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vsdram_read_mux
R14
R10
R15
!i10b 1
!s100 hmnK4Pe6m4D?1Qj4f9Sb`1
IQ=gdY7?LeRD[1JeDf1<jA3
S1
R4
w1742441359
8design_rtl/interface/sdram_read_mux.sv
Fdesign_rtl/interface/sdram_read_mux.sv
!i122 1085
L0 3 31
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vsdram_slave_bfm
2design_rtl/interface/sdram_intf.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|ip_cores/ram_512x1408.v|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/design_top.sv|design_rtl/support/plexer.sv|simulation/sdram_bfm/sdram_slave_bfm.sv|simulation/top_sim/top_tb.sv
R10
!s110 1742780221
!i10b 1
!s100 P@ZkKWS;1e?g4T>joEcO<2
Ia_]RKn>;4KQ>YSW2415Ok3
S1
R4
w1742363348
8simulation/sdram_bfm/sdram_slave_bfm.sv
Fsimulation/sdram_bfm/sdram_slave_bfm.sv
!i122 93
L0 3 146
R11
R12
r1
!s85 0
31
!s108 1742780221.000000
!s107 simulation/top_sim/top_tb.sv|simulation/sdram_bfm/sdram_slave_bfm.sv|design_rtl/support/plexer.sv|design_rtl/design_top.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_ram.sv|ip_cores/ram_512x1408.v|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/sdram_intf.sv|
!s90 -reportprogress|300|-sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|ip_cores/ram_512x1408.v|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/design_top.sv|design_rtl/support/plexer.sv|simulation/sdram_bfm/sdram_slave_bfm.sv|simulation/top_sim/top_tb.sv|
!i113 0
R13
R8
Xsign_funcs_sv_unit
2design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv
R10
!s110 1743452304
V:MJI:_KSj<ZEdU@HEM<O60
r1
!s85 0
!i10b 1
!s100 KI]JEein1AU:S`NQ:`]5n3
I:MJI:_KSj<ZEdU@HEM<O60
!i103 1
S1
R4
w1739598368
8design_rtl/support/sign_funcs.sv
Fdesign_rtl/support/sign_funcs.sv
!i122 225
R20
R12
31
!s108 1743452304.000000
!s107 simulation/all_fpga_sim/hps_bfm.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/all_top_tb.sv|ip_cores/ram_176x1408.v|ip_cores/ram_512x1408.v|ip_cores/mult_int8.v|design_rtl/design_top.sv|design_rtl/support/sign_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/plexer.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/io/pio32_h2f.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/bram_intf.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/ctrl_unit/ctrl_unit.sv|
!s90 -reportprogress|300|-sv|design_rtl/ctrl_unit/ctrl_unit.sv|design_rtl/ctrl_unit/inst_decode.sv|design_rtl/exec_unit/stmm/stmm.sv|design_rtl/exec_unit/stmm/stmm_fetch.sv|design_rtl/exec_unit/stmm/stmm_wrapper.sv|design_rtl/exec_unit/stmm/vvm.sv|design_rtl/exec_unit/eu_top.sv|design_rtl/interface/bram_intf.sv|design_rtl/interface/bram_mux.sv|design_rtl/interface/eu_ctrl_intf.sv|design_rtl/interface/rf_ldst_intf.sv|design_rtl/interface/rf_move_intf.sv|design_rtl/interface/rmio_intf.sv|design_rtl/interface/rmio_pipeline.sv|design_rtl/interface/sdram_intf.sv|design_rtl/interface/sdram_read_intf.sv|design_rtl/interface/sdram_read_mux.sv|design_rtl/io/avmm_sdram_read_wrapper.sv|design_rtl/io/avmm_sdram_wrapper.sv|design_rtl/io/pio32_f2h.sv|design_rtl/io/pio32_h2f.sv|design_rtl/register_file/output_tree_mux.sv|design_rtl/register_file/rf_ldst.sv|design_rtl/register_file/rf_move.sv|design_rtl/register_file/rf_ram.sv|design_rtl/register_file/rf_ram_mux.sv|design_rtl/register_file/rf_wrapper.sv|design_rtl/support/plexer.sv|design_rtl/support/plexer_funcs.sv|design_rtl/support/saturate.sv|design_rtl/support/sign_funcs.sv|design_rtl/design_top.sv|ip_cores/mult_int8.v|ip_cores/ram_512x1408.v|ip_cores/ram_176x1408.v|simulation/all_fpga_sim/all_top_tb.sv|simulation/all_fpga_sim/avmm_sdram_bfm.sv|simulation/all_fpga_sim/hps_bfm.sv|
!i113 0
R13
R8
vsoc_system
R14
R10
Z28 DXx4 work 18 avmm_sdram_bfm_pkg 0 22 I4ZU@9BOE<QM=DDhYL1T?0
Z29 DXx4 work 11 hps_bfm_pkg 0 22 oW:@SY1Gj=li:]F[WlP=g1
R15
!i10b 1
!s100 YR5a8GoD_O5RV_K^EhMi71
IFP`3]C?1^i77Pmdze[54R0
S1
R4
w1743765182
8simulation/testbench/soc_system_bfm.sv
Fsimulation/testbench/soc_system_bfm.sv
Fsimulation/program/stmm.mm.sv
Fsimulation/program/stmm.hps.sv
!i122 1085
L0 3 176
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vStMM
R14
R10
R15
!i10b 1
!s100 A2:flJPf5ao:cHEHeo`DK3
I6UOm^7U_O`T3HhQokkc>61
S1
R4
w1743763465
8design_rtl/exec_unit/stmm/stmm.sv
Fdesign_rtl/exec_unit/stmm/stmm.sv
!i122 1085
L0 8 225
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
n@st@m@m
vstmm_fetch
R14
R10
R15
!i10b 1
!s100 hK6[nZdBifAVFaERW:F6O2
IEDUDInKQkLQ?3HW5^^geD1
S1
R4
w1743317081
8design_rtl/exec_unit/stmm/stmm_fetch.sv
Fdesign_rtl/exec_unit/stmm/stmm_fetch.sv
!i122 1085
L0 2 174
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vstmm_wrapper
R14
R10
R15
!i10b 1
!s100 >8PNJ2Zj4CDeiDUfF`;hj1
I0LNL<A9Ik59SQab9GN7960
S1
R4
w1743534849
8design_rtl/exec_unit/stmm/stmm_wrapper.sv
Fdesign_rtl/exec_unit/stmm/stmm_wrapper.sv
!i122 1085
L0 3 174
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vtop_tb
R14
R10
R28
R29
R15
!i10b 1
!s100 UNaRkC^4EiA<7eH>ic6PM0
Ik8?]g]=LZlVa8YSkEbm453
S1
R4
w1743758001
8simulation/testbench/top_tb.sv
Fsimulation/testbench/top_tb.sv
!i122 1085
L0 11 99
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
vuint16_to_fp16
2ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo
R15
!i10b 1
!s100 Z`VeHmMljzC2ITN[EH4io1
IMB_SdEjz5D=YQ_h?]lbiN1
R4
w1743620818
8ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo
Fip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo
!i122 1082
L0 32 409
R11
R12
r1
!s85 0
31
R17
!s107 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo|
!s90 -reportprogress|300|ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo|
!i113 0
R25
R8
vvvm
R14
R10
R15
!i10b 1
!s100 :?YaBaB<d9kk3a@E8=Y7I1
I>KR[O4n2C3VQ1kSzPlHgV0
S1
R4
w1743437388
8design_rtl/exec_unit/stmm/vvm.sv
Fdesign_rtl/exec_unit/stmm/vvm.sv
!i122 1085
L0 3 123
R11
R12
r1
!s85 0
31
R17
R18
R19
!i113 0
R13
R8
