// Seed: 2575132772
module module_0 (
    output tri1 id_0
);
  assign id_0 = 1;
  assign module_1.type_27 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    id_19,
    output tri0 id_5,
    output supply0 id_6,
    id_20,
    input uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    output wor id_11,
    input tri0 id_12,
    output tri0 id_13,
    input wor id_14,
    input uwire id_15,
    input supply1 id_16,
    input uwire id_17
);
  logic [7:0][1 'b0] id_21;
  id_22(
      (1) ^ 1 >= id_13, -1
  );
  and primCall (
      id_9,
      id_3,
      id_14,
      id_2,
      id_0,
      id_12,
      id_17,
      id_8,
      id_22,
      id_4,
      id_10,
      id_7,
      id_16,
      id_19,
      id_21,
      id_15
  );
  module_0 modCall_1 (id_9);
endmodule
