<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1496841143">
  <File Type="RDS-PROPCONSTRS" Name="VGA_for_block_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="VGA_for_block.tcl"/>
  <File Type="RDS-RDS" Name="VGA_for_block.vds"/>
  <File Type="RDS-UTIL" Name="VGA_for_block_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="VGA_for_block_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="VGA_for_block.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="VGA_for_block_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="VGA_for_block_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/Monitor.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/Monitor.vhd"/>
        <Attr Name="ImportTime" Val="1492586701"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/Clock_divider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/Clock_divider.vhd"/>
        <Attr Name="ImportTime" Val="1492535416"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/RAM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/RAM.vhd"/>
        <Attr Name="ImportTime" Val="1492588267"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/RGBMux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/RGBMux.vhd"/>
        <Attr Name="ImportTime" Val="1395519401"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/SymbolROM.vhdl">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/SymbolROM.vhdl"/>
        <Attr Name="ImportTime" Val="1395524860"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/VGATileMatrix.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/VGATileMatrix.vhd"/>
        <Attr Name="ImportTime" Val="1214228306"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/VGASync.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/VGASync.vhd"/>
        <Attr Name="ImportTime" Val="1395521085"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ZedBoardSorter4/TopLevelVGA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../TrivialVGA_Nexys4/TrivialVGA_Nexys4.srcs/sources_1/imports/imports/ZedBoardSorter4/TopLevelVGA.vhd"/>
        <Attr Name="ImportTime" Val="1492588664"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/zedboardsorter4/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="VGA_for_block"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
