
L433RC_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a14c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  0800a2e0  0800a2e0  0000b2e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a794  0800a794  0000c324  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a794  0800a794  0000b794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a79c  0800a79c  0000c324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a79c  0800a79c  0000b79c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7a0  0800a7a0  0000b7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000324  20000000  0800a7a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010e4  20000324  0800aac8  0000c324  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001408  0800aac8  0000c408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c324  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b45  00000000  00000000  0000c354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039aa  00000000  00000000  00022e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00026848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fac  00000000  00000000  00027cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026600  00000000  00000000  00028c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189fb  00000000  00000000  0004f29c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1816  00000000  00000000  00067c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001494ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006544  00000000  00000000  001494f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0014fa34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000324 	.word	0x20000324
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a2c4 	.word	0x0800a2c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000328 	.word	0x20000328
 80001cc:	0800a2c4 	.word	0x0800a2c4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <adc_init>:
// Public
/*
	Initializes ADC peripheral, performs calibration
	@param adc: Pointer to ADC handle
*/
void adc_init(ADC_HandleTypeDef* adc) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	h_adc = adc;
 8000bb0:	4a06      	ldr	r2, [pc, #24]	@ (8000bcc <adc_init+0x24>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 8000bb6:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <adc_init+0x24>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	217f      	movs	r1, #127	@ 0x7f
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f002 fd85 	bl	80036cc <HAL_ADCEx_Calibration_Start>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000340 	.word	0x20000340

08000bd0 <adc_set_1v2_source>:
/*
	Enables or Disconnects 1.2V rail on jig pcb
	@param mode: CONNECTED enables 1.2v
	              FLOATING disables 1.2v
*/
void adc_set_1v2_source(esc_power_mode_t mode) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN_1V2_GPIO_Port, EN_1V2_Pin, mode);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000be2:	4803      	ldr	r0, [pc, #12]	@ (8000bf0 <adc_set_1v2_source+0x20>)
 8000be4:	f004 f86c 	bl	8004cc0 <HAL_GPIO_WritePin>
}
 8000be8:	bf00      	nop
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	48000400 	.word	0x48000400

08000bf4 <adc_take_measurements>:
	Takes measurements on all ADC channels of specified type
	@param measurements: Pointer to array of adc_measurement_t structs to store results, 
	use NUM_RESISTANCE_CHANNELS or NUM_VOLTAGE_CHANNELS for size.
	@param type: Type of measurement to take (RESISTANCE or VOLTAGE)
*/
void adc_take_measurements(adc_measurement_t* measurements, measurement_type_t type) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	70fb      	strb	r3, [r7, #3]
	int num_channels = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
	adc_channel_t* channels = NULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61bb      	str	r3, [r7, #24]
	if (type == RESISTANCE) {
 8000c08:	78fb      	ldrb	r3, [r7, #3]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d104      	bne.n	8000c18 <adc_take_measurements+0x24>
		num_channels = NUM_RESISTANCE_CHANNELS;
 8000c0e:	2309      	movs	r3, #9
 8000c10:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_resistance;
 8000c12:	4b31      	ldr	r3, [pc, #196]	@ (8000cd8 <adc_take_measurements+0xe4>)
 8000c14:	61bb      	str	r3, [r7, #24]
 8000c16:	e006      	b.n	8000c26 <adc_take_measurements+0x32>
	} else if (type == VOLTAGE) {
 8000c18:	78fb      	ldrb	r3, [r7, #3]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d103      	bne.n	8000c26 <adc_take_measurements+0x32>
		num_channels = NUM_VOLTAGE_CHANNELS;
 8000c1e:	2307      	movs	r3, #7
 8000c20:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_voltage;
 8000c22:	4b2e      	ldr	r3, [pc, #184]	@ (8000cdc <adc_take_measurements+0xe8>)
 8000c24:	61bb      	str	r3, [r7, #24]
	}

	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	e04c      	b.n	8000cc6 <adc_take_measurements+0xd2>
		for (int net = 0; net < num_channels; net++) {
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	e042      	b.n	8000cb8 <adc_take_measurements+0xc4>
			uint32_t raw_val = adc_read_channel_blocking(channels[net].channel);
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	011b      	lsls	r3, r3, #4
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4413      	add	r3, r2
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 f8c9 	bl	8000dd4 <adc_read_channel_blocking>
 8000c42:	60f8      	str	r0, [r7, #12]
			measurements[net].measurement += (raw_to_volts(raw_val) / (float)NUM_SAMPLES);
 8000c44:	68f8      	ldr	r0, [r7, #12]
 8000c46:	f000 f8ad 	bl	8000da4 <raw_to_volts>
 8000c4a:	eeb0 7a40 	vmov.f32	s14, s0
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	4613      	mov	r3, r2
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	4413      	add	r3, r2
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	461a      	mov	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c76:	edc3 7a03 	vstr	s15, [r3, #12]
			strncpy(measurements[net].name, channels[net].name, NAME_SIZE);
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	461a      	mov	r2, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	011b      	lsls	r3, r3, #4
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	4413      	add	r3, r2
 8000c94:	3304      	adds	r3, #4
 8000c96:	220a      	movs	r2, #10
 8000c98:	4619      	mov	r1, r3
 8000c9a:	f007 fbe2 	bl	8008462 <strncpy>
			measurements[net].type = type;
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	4413      	add	r3, r2
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	461a      	mov	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	78fa      	ldrb	r2, [r7, #3]
 8000cb0:	741a      	strb	r2, [r3, #16]
		for (int net = 0; net < num_channels; net++) {
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	dbb8      	blt.n	8000c32 <adc_take_measurements+0x3e>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	ddaf      	ble.n	8000c2c <adc_take_measurements+0x38>
		}
	}


}
 8000ccc:	bf00      	nop
 8000cce:	bf00      	nop
 8000cd0:	3720      	adds	r7, #32
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	20000090 	.word	0x20000090

08000ce0 <adc_measurements_to_wire>:

void adc_measurements_to_wire(const adc_measurement_t* measurements, adc_measurement_wire_t* wire_measurements, int num_measurements) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < num_measurements; i++) {
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	e04e      	b.n	8000d90 <adc_measurements_to_wire+0xb0>
		strncpy(wire_measurements[i].name, measurements[i].name, NAME_SIZE);
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	011b      	lsls	r3, r3, #4
 8000cf8:	4413      	add	r3, r2
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	4613      	mov	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	4413      	add	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4413      	add	r3, r2
 8000d10:	220a      	movs	r2, #10
 8000d12:	4619      	mov	r1, r3
 8000d14:	f007 fba5 	bl	8008462 <strncpy>
		wire_measurements[i].name[NAME_SIZE - 1] = '\0'; 
 8000d18:	697a      	ldr	r2, [r7, #20]
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	011b      	lsls	r3, r3, #4
 8000d1e:	4413      	add	r3, r2
 8000d20:	68ba      	ldr	r2, [r7, #8]
 8000d22:	4413      	add	r3, r2
 8000d24:	2200      	movs	r2, #0
 8000d26:	725a      	strb	r2, [r3, #9]
		wire_measurements[i].measurement = measurements[i].measurement;
 8000d28:	697a      	ldr	r2, [r7, #20]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	4413      	add	r3, r2
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	461a      	mov	r2, r3
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	1899      	adds	r1, r3, r2
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	011b      	lsls	r3, r3, #4
 8000d3e:	4413      	add	r3, r2
 8000d40:	68ba      	ldr	r2, [r7, #8]
 8000d42:	4413      	add	r3, r2
 8000d44:	68ca      	ldr	r2, [r1, #12]
 8000d46:	330a      	adds	r3, #10
 8000d48:	601a      	str	r2, [r3, #0]
		wire_measurements[i].type = (uint8_t)measurements[i].type;
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	4413      	add	r3, r2
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	461a      	mov	r2, r3
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	1899      	adds	r1, r3, r2
 8000d5a:	697a      	ldr	r2, [r7, #20]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	011b      	lsls	r3, r3, #4
 8000d60:	4413      	add	r3, r2
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	4413      	add	r3, r2
 8000d66:	7c0a      	ldrb	r2, [r1, #16]
 8000d68:	739a      	strb	r2, [r3, #14]
		wire_measurements[i].result = (uint8_t)measurements[i].result;
 8000d6a:	697a      	ldr	r2, [r7, #20]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	4413      	add	r3, r2
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	461a      	mov	r2, r3
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	1899      	adds	r1, r3, r2
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	011b      	lsls	r3, r3, #4
 8000d80:	4413      	add	r3, r2
 8000d82:	68ba      	ldr	r2, [r7, #8]
 8000d84:	4413      	add	r3, r2
 8000d86:	7c4a      	ldrb	r2, [r1, #17]
 8000d88:	73da      	strb	r2, [r3, #15]
	for (int i = 0; i < num_measurements; i++) {
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697a      	ldr	r2, [r7, #20]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	dbac      	blt.n	8000cf2 <adc_measurements_to_wire+0x12>
	}
}
 8000d98:	bf00      	nop
 8000d9a:	bf00      	nop
 8000d9c:	3718      	adds	r7, #24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <raw_to_volts>:
	Converts raw ADC value to voltage
	@param raw: Raw ADC value
	@return Voltage corresponding to raw ADC value

*/
static float raw_to_volts(uint32_t raw) {
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	float scalar = (float)MAX_VOLTS/(float)MAX_ADC_RAW_VAL;
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <raw_to_volts+0x2c>)
 8000dae:	60fb      	str	r3, [r7, #12]
	return (float)raw * scalar;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	ee07 3a90 	vmov	s15, r3
 8000db6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dba:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	3a534067 	.word	0x3a534067

08000dd4 <adc_read_channel_blocking>:
/*
	Reads one ADC channel (blocking)
	@param channel: ADC channel to read
	@return Raw ADC value read from channel
*/
static uint32_t adc_read_channel_blocking(uint32_t channel) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	@ 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
 8000dec:	615a      	str	r2, [r3, #20]
	sConfig.Channel = channel;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000df2:	2306      	movs	r3, #6
 8000df4:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000df6:	2307      	movs	r3, #7
 8000df8:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dfa:	237f      	movs	r3, #127	@ 0x7f
 8000dfc:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dfe:	2304      	movs	r3, #4
 8000e00:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	623b      	str	r3, [r7, #32]
	HAL_ADC_ConfigChannel(h_adc, &sConfig);
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <adc_read_channel_blocking+0x7c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f107 020c 	add.w	r2, r7, #12
 8000e0e:	4611      	mov	r1, r2
 8000e10:	4618      	mov	r0, r3
 8000e12:	f001 feab 	bl	8002b6c <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(h_adc);
 8000e16:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <adc_read_channel_blocking+0x7c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f001 fd74 	bl	8002908 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, HAL_MAX_DELAY);
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <adc_read_channel_blocking+0x7c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f001 fe03 	bl	8002a34 <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(h_adc);
 8000e2e:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <adc_read_channel_blocking+0x7c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f001 fe8d 	bl	8002b52 <HAL_ADC_GetValue>
 8000e38:	6278      	str	r0, [r7, #36]	@ 0x24
	HAL_ADC_Stop(h_adc);
 8000e3a:	4b05      	ldr	r3, [pc, #20]	@ (8000e50 <adc_read_channel_blocking+0x7c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f001 fdc5 	bl	80029ce <HAL_ADC_Stop>

	return raw;
 8000e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3728      	adds	r7, #40	@ 0x28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000340 	.word	0x20000340

08000e54 <test_main>:
void debug_lcd_print_measurements(adc_measurement_t* measurements);

/*
	Test main replaces app_main for debugging purposes
 */
void test_main() {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b0d6      	sub	sp, #344	@ 0x158
 8000e58:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	f000 f8ae 	bl	8000fbc <esc_set_pwr>
	esc_set_all_nets_mode(MEASUREMENT);
 8000e60:	2001      	movs	r0, #1
 8000e62:	f000 f8bc 	bl	8000fde <esc_set_all_nets_mode>
	adc_set_1v2_source(CONNECTED);
 8000e66:	2001      	movs	r0, #1
 8000e68:	f7ff feb2 	bl	8000bd0 <adc_set_1v2_source>

	while (1) {
		adc_measurement_t measurements[NUM_RESISTANCE_CHANNELS] = {0};
 8000e6c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e70:	22b4      	movs	r2, #180	@ 0xb4
 8000e72:	2100      	movs	r1, #0
 8000e74:	4618      	mov	r0, r3
 8000e76:	f007 faec 	bl	8008452 <memset>
		adc_take_measurements(measurements, RESISTANCE);
 8000e7a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e7e:	2100      	movs	r1, #0
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff feb7 	bl	8000bf4 <adc_take_measurements>
		//config_evaluate_resistances(measurements);
		adc_measurement_wire_t wire_measurements[NUM_RESISTANCE_CHANNELS] = {0};
 8000e86:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000e8a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000e8e:	4618      	mov	r0, r3
 8000e90:	2399      	movs	r3, #153	@ 0x99
 8000e92:	461a      	mov	r2, r3
 8000e94:	2100      	movs	r1, #0
 8000e96:	f007 fadc 	bl	8008452 <memset>
		adc_measurements_to_wire(measurements, wire_measurements, NUM_RESISTANCE_CHANNELS);
 8000e9a:	1d39      	adds	r1, r7, #4
 8000e9c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ea0:	2209      	movs	r2, #9
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff ff1c 	bl	8000ce0 <adc_measurements_to_wire>
		for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000eae:	e015      	b.n	8000edc <test_main+0x88>
			wire_measurements[i].esc_connected = esc_is_connected();
 8000eb0:	f000 f874 	bl	8000f9c <esc_is_connected>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000ebc:	f5a3 71aa 	sub.w	r1, r3, #340	@ 0x154
 8000ec0:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	4413      	add	r3, r2
 8000eca:	440b      	add	r3, r1
 8000ecc:	3310      	adds	r3, #16
 8000ece:	4602      	mov	r2, r0
 8000ed0:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 8000ed2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000edc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	dde5      	ble.n	8000eb0 <test_main+0x5c>
		}
		rpi_send_debug_info((uint8_t*)wire_measurements, sizeof(wire_measurements));
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2199      	movs	r1, #153	@ 0x99
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fc41 	bl	8001770 <rpi_send_debug_info>
		HAL_Delay(1000);
 8000eee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ef2:	f001 f98d 	bl	8002210 <HAL_Delay>
	while (1) {
 8000ef6:	e7b9      	b.n	8000e6c <test_main+0x18>

08000ef8 <app_init>:
}

/*
	Initialize application
 */
void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi, I2C_HandleTypeDef* i2c) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
 8000f04:	603b      	str	r3, [r7, #0]
	h_adc = adc;
 8000f06:	4a16      	ldr	r2, [pc, #88]	@ (8000f60 <app_init+0x68>)
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	6013      	str	r3, [r2, #0]
	h_can = can;
 8000f0c:	4a15      	ldr	r2, [pc, #84]	@ (8000f64 <app_init+0x6c>)
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 8000f12:	4a15      	ldr	r2, [pc, #84]	@ (8000f68 <app_init+0x70>)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6013      	str	r3, [r2, #0]
	h_i2c = i2c;
 8000f18:	4a14      	ldr	r2, [pc, #80]	@ (8000f6c <app_init+0x74>)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	6013      	str	r3, [r2, #0]

	h_config = config_init();
 8000f1e:	f000 f82b 	bl	8000f78 <config_init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	4a12      	ldr	r2, [pc, #72]	@ (8000f70 <app_init+0x78>)
 8000f26:	6013      	str	r3, [r2, #0]
	link_init(spi, &pending_spi_packet, h_config);
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <app_init+0x78>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4911      	ldr	r1, [pc, #68]	@ (8000f74 <app_init+0x7c>)
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f000 fbe1 	bl	80016f8 <link_init>
	adc_init(adc);
 8000f36:	68f8      	ldr	r0, [r7, #12]
 8000f38:	f7ff fe36 	bl	8000ba8 <adc_init>
	lcd_init(i2c);
 8000f3c:	6838      	ldr	r0, [r7, #0]
 8000f3e:	f000 f8b5 	bl	80010ac <lcd_init>
	tm_init(can);
 8000f42:	68b8      	ldr	r0, [r7, #8]
 8000f44:	f001 f856 	bl	8001ff4 <tm_init>

	esc_set_pwr(FLOATING);
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f000 f837 	bl	8000fbc <esc_set_pwr>
	adc_set_1v2_source(FLOATING);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f7ff fe3e 	bl	8000bd0 <adc_set_1v2_source>

#ifdef TESTING
	test_main();
 8000f54:	f7ff ff7e 	bl	8000e54 <test_main>
#else
	app_main();
#endif

}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000344 	.word	0x20000344
 8000f64:	20000348 	.word	0x20000348
 8000f68:	2000034c 	.word	0x2000034c
 8000f6c:	20000350 	.word	0x20000350
 8000f70:	20000354 	.word	0x20000354
 8000f74:	20000358 	.word	0x20000358

08000f78 <config_init>:

/*
	Initializes config with default thresholds and tolerances
	@return Pointer to initialized config_t struct
*/
config_t* config_init() {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	memcpy(&config, &default_config, sizeof(config_t));
 8000f7c:	4a05      	ldr	r2, [pc, #20]	@ (8000f94 <config_init+0x1c>)
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <config_init+0x20>)
 8000f80:	4610      	mov	r0, r2
 8000f82:	4619      	mov	r1, r3
 8000f84:	23fc      	movs	r3, #252	@ 0xfc
 8000f86:	461a      	mov	r2, r3
 8000f88:	f007 faf5 	bl	8008576 <memcpy>
	return &config;
 8000f8c:	4b01      	ldr	r3, [pc, #4]	@ (8000f94 <config_init+0x1c>)
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	2000035c 	.word	0x2000035c
 8000f98:	0800a2e0 	.word	0x0800a2e0

08000f9c <esc_is_connected>:
// Public

/*
    Check if ESC is connected
*/
bool esc_is_connected() {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
 8000fa0:	2110      	movs	r1, #16
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <esc_is_connected+0x1c>)
 8000fa4:	f003 fe74 	bl	8004c90 <HAL_GPIO_ReadPin>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	bf0c      	ite	eq
 8000fae:	2301      	moveq	r3, #1
 8000fb0:	2300      	movne	r3, #0
 8000fb2:	b2db      	uxtb	r3, r3
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	48000400 	.word	0x48000400

08000fbc <esc_set_pwr>:
/*
    Set ESC power mode
    @param mode: ESC power mode. CONNECTED or FLOATING

*/
void esc_set_pwr(esc_power_mode_t mode) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fd2:	f003 fe75 	bl	8004cc0 <HAL_GPIO_WritePin>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <esc_set_all_nets_mode>:

/*
    Set mode for all ESC nets
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
void esc_set_all_nets_mode(esc_net_mode_t mode) {
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b084      	sub	sp, #16
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	71fb      	strb	r3, [r7, #7]
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 8000fe8:	2300      	movs	r3, #0
 8000fea:	73fb      	strb	r3, [r7, #15]
 8000fec:	e008      	b.n	8001000 <esc_set_all_nets_mode+0x22>
		esc_set_net_mode(net, mode);
 8000fee:	79fa      	ldrb	r2, [r7, #7]
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 f81d 	bl	8001034 <esc_set_net_mode>
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	73fb      	strb	r3, [r7, #15]
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	2b0a      	cmp	r3, #10
 8001004:	d9f3      	bls.n	8000fee <esc_set_all_nets_mode+0x10>
	}
}
 8001006:	bf00      	nop
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <invert>:
/*
    Invert GPIO pin state
    @param state: Current GPIO pin state
    @return Inverted GPIO pin state
*/
static GPIO_PinState invert(GPIO_PinState state) {
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
    if (state == GPIO_PIN_RESET) {
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d101      	bne.n	8001024 <invert+0x14>
        return GPIO_PIN_SET;
 8001020:	2301      	movs	r3, #1
 8001022:	e000      	b.n	8001026 <invert+0x16>
    } else {
        return GPIO_PIN_RESET;
 8001024:	2300      	movs	r3, #0
    }
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <esc_set_net_mode>:
/*
    Set mode for a specific ESC net
    @param net: ESC net to set mode for
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
static void esc_set_net_mode(esc_net_t net, esc_net_mode_t mode) {
 8001034:	b5b0      	push	{r4, r5, r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
    if (mode == ORIGINAL) {
 8001044:	79bb      	ldrb	r3, [r7, #6]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10e      	bne.n	8001068 <esc_set_net_mode+0x34>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], esc_nets_original_modes[net]);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	4a14      	ldr	r2, [pc, #80]	@ (80010a0 <esc_set_net_mode+0x6c>)
 800104e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	4a13      	ldr	r2, [pc, #76]	@ (80010a4 <esc_set_net_mode+0x70>)
 8001056:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4a12      	ldr	r2, [pc, #72]	@ (80010a8 <esc_set_net_mode+0x74>)
 800105e:	5cd3      	ldrb	r3, [r2, r3]
 8001060:	461a      	mov	r2, r3
 8001062:	f003 fe2d 	bl	8004cc0 <HAL_GPIO_WritePin>
	} else if (mode == MEASUREMENT) {
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
	}
}
 8001066:	e016      	b.n	8001096 <esc_set_net_mode+0x62>
	} else if (mode == MEASUREMENT) {
 8001068:	79bb      	ldrb	r3, [r7, #6]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d113      	bne.n	8001096 <esc_set_net_mode+0x62>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	4a0b      	ldr	r2, [pc, #44]	@ (80010a0 <esc_set_net_mode+0x6c>)
 8001072:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <esc_set_net_mode+0x70>)
 800107a:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <esc_set_net_mode+0x74>)
 8001082:	5cd3      	ldrb	r3, [r2, r3]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff ffc3 	bl	8001010 <invert>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	4629      	mov	r1, r5
 8001090:	4620      	mov	r0, r4
 8001092:	f003 fe15 	bl	8004cc0 <HAL_GPIO_WritePin>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bdb0      	pop	{r4, r5, r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000118 	.word	0x20000118
 80010a4:	20000100 	.word	0x20000100
 80010a8:	20000144 	.word	0x20000144

080010ac <lcd_init>:
/*
	Initialize LCD
	@param i2c: Pointer to I2C handle
*/

void lcd_init(I2C_HandleTypeDef* i2c) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	h_i2c = i2c;
 80010b4:	4a09      	ldr	r2, [pc, #36]	@ (80010dc <lcd_init+0x30>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6013      	str	r3, [r2, #0]

    // Wait for display to power ON
    HAL_Delay(STARTUP_DELAY);
 80010ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010be:	f001 f8a7 	bl	8002210 <HAL_Delay>

    lcd_clear_screen();
 80010c2:	f000 f80d 	bl	80010e0 <lcd_clear_screen>
    lcd_set_contrast(CONTRAST_DEFAULT);
 80010c6:	2028      	movs	r0, #40	@ 0x28
 80010c8:	f000 f839 	bl	800113e <lcd_set_contrast>
    lcd_set_brightness(BRIGHTNESS_DEFAULT);
 80010cc:	2007      	movs	r0, #7
 80010ce:	f000 f848 	bl	8001162 <lcd_set_brightness>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000458 	.word	0x20000458

080010e0 <lcd_clear_screen>:


/*
	Clear LCD screen
*/
void lcd_clear_screen() {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	lcd_prefix();
 80010e4:	f000 f824 	bl	8001130 <lcd_prefix>
	lcd_write_byte(CLEAR_SCREEN_CMD);
 80010e8:	2051      	movs	r0, #81	@ 0x51
 80010ea:	f000 f805 	bl	80010f8 <lcd_write_byte>
	HAL_Delay(2);
 80010ee:	2002      	movs	r0, #2
 80010f0:	f001 f88e 	bl	8002210 <HAL_Delay>
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <lcd_write_byte>:

/*
	Write a byte to the LCD
	@param data: Byte to write
*/
static void lcd_write_byte(uint8_t data) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af02      	add	r7, sp, #8
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
    uint8_t pData[1];
    pData[0] = data;
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	733b      	strb	r3, [r7, #12]

    uint16_t dev_addr = I2C_ADDR << 1;
 8001106:	2350      	movs	r3, #80	@ 0x50
 8001108:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(h_i2c, dev_addr, pData, 1, I2C_TIMEOUT);
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <lcd_write_byte+0x34>)
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	f107 020c 	add.w	r2, r7, #12
 8001112:	89f9      	ldrh	r1, [r7, #14]
 8001114:	230a      	movs	r3, #10
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	f003 fec1 	bl	8004ea0 <HAL_I2C_Master_Transmit>

    HAL_Delay(2);
 800111e:	2002      	movs	r0, #2
 8001120:	f001 f876 	bl	8002210 <HAL_Delay>
}
 8001124:	bf00      	nop
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000458 	.word	0x20000458

08001130 <lcd_prefix>:
}

/*
	Write the prefix byte to the LCD
*/
static void lcd_prefix() {
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
    lcd_write_byte(PREFIX);
 8001134:	20fe      	movs	r0, #254	@ 0xfe
 8001136:	f7ff ffdf 	bl	80010f8 <lcd_write_byte>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}

0800113e <lcd_set_contrast>:

/*
	Set contrast on LCD
	@param contrast: Contrast level (1-50)
*/
static void lcd_set_contrast(uint8_t contrast) {
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001148:	f7ff fff2 	bl	8001130 <lcd_prefix>
	lcd_write_byte(CONTRAST_CMD);
 800114c:	2052      	movs	r0, #82	@ 0x52
 800114e:	f7ff ffd3 	bl	80010f8 <lcd_write_byte>
	lcd_write_byte(contrast);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ffcf 	bl	80010f8 <lcd_write_byte>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <lcd_set_brightness>:

/*
	Set brightness on LCD
	@param brightness: Brightness level (1-8)
*/
static void lcd_set_brightness(uint8_t brightness) {
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 800116c:	f7ff ffe0 	bl	8001130 <lcd_prefix>
	lcd_write_byte(BRIGHTNESS_CMD);
 8001170:	2053      	movs	r0, #83	@ 0x53
 8001172:	f7ff ffc1 	bl	80010f8 <lcd_write_byte>
	lcd_write_byte(brightness);
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ffbd 	bl	80010f8 <lcd_write_byte>
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800118c:	f000 ffcb 	bl	8002126 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001190:	f000 f81c 	bl	80011cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001194:	f000 f9a6 	bl	80014e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001198:	f000 f97e 	bl	8001498 <MX_DMA_Init>
  MX_ADC1_Init();
 800119c:	f000 f86a 	bl	8001274 <MX_ADC1_Init>
  MX_CAN1_Init();
 80011a0:	f000 f8cc 	bl	800133c <MX_CAN1_Init>
  MX_SPI1_Init();
 80011a4:	f000 f940 	bl	8001428 <MX_SPI1_Init>
  MX_I2C1_Init();
 80011a8:	f000 f8fe 	bl	80013a8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hadc1, &hcan1, &hspi1, &hi2c1);
 80011ac:	4b03      	ldr	r3, [pc, #12]	@ (80011bc <main+0x34>)
 80011ae:	4a04      	ldr	r2, [pc, #16]	@ (80011c0 <main+0x38>)
 80011b0:	4904      	ldr	r1, [pc, #16]	@ (80011c4 <main+0x3c>)
 80011b2:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <main+0x40>)
 80011b4:	f7ff fea0 	bl	8000ef8 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <main+0x30>
 80011bc:	200004e8 	.word	0x200004e8
 80011c0:	2000053c 	.word	0x2000053c
 80011c4:	200004c0 	.word	0x200004c0
 80011c8:	2000045c 	.word	0x2000045c

080011cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b096      	sub	sp, #88	@ 0x58
 80011d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2244      	movs	r2, #68	@ 0x44
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f007 f939 	bl	8008452 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e0:	463b      	mov	r3, r7
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011f2:	f004 fa2d 	bl	8005650 <HAL_PWREx_ControlVoltageScaling>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011fc:	f000 fa6c 	bl	80016d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001200:	2310      	movs	r3, #16
 8001202:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001204:	2301      	movs	r3, #1
 8001206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800120c:	2360      	movs	r3, #96	@ 0x60
 800120e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001210:	2302      	movs	r3, #2
 8001212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001214:	2301      	movs	r3, #1
 8001216:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800121c:	2328      	movs	r3, #40	@ 0x28
 800121e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001220:	2307      	movs	r3, #7
 8001222:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001224:	2302      	movs	r3, #2
 8001226:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001228:	2302      	movs	r3, #2
 800122a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4618      	mov	r0, r3
 8001232:	f004 fa63 	bl	80056fc <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800123c:	f000 fa4c 	bl	80016d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001240:	230f      	movs	r3, #15
 8001242:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	2303      	movs	r3, #3
 8001246:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800124c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001250:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001252:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001256:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001258:	463b      	mov	r3, r7
 800125a:	2104      	movs	r1, #4
 800125c:	4618      	mov	r0, r3
 800125e:	f004 fe61 	bl	8005f24 <HAL_RCC_ClockConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001268:	f000 fa36 	bl	80016d8 <Error_Handler>
  }
}
 800126c:	bf00      	nop
 800126e:	3758      	adds	r7, #88	@ 0x58
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800127a:	463b      	mov	r3, r7
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
 8001288:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800128a:	4b29      	ldr	r3, [pc, #164]	@ (8001330 <MX_ADC1_Init+0xbc>)
 800128c:	4a29      	ldr	r2, [pc, #164]	@ (8001334 <MX_ADC1_Init+0xc0>)
 800128e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001290:	4b27      	ldr	r3, [pc, #156]	@ (8001330 <MX_ADC1_Init+0xbc>)
 8001292:	2200      	movs	r2, #0
 8001294:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001296:	4b26      	ldr	r3, [pc, #152]	@ (8001330 <MX_ADC1_Init+0xbc>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800129c:	4b24      	ldr	r3, [pc, #144]	@ (8001330 <MX_ADC1_Init+0xbc>)
 800129e:	2200      	movs	r2, #0
 80012a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012a2:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012a8:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012aa:	2204      	movs	r2, #4
 80012ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012ae:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80012ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012bc:	2201      	movs	r2, #1
 80012be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c8:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012d4:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012de:	2200      	movs	r2, #0
 80012e0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012e2:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012ea:	4811      	ldr	r0, [pc, #68]	@ (8001330 <MX_ADC1_Init+0xbc>)
 80012ec:	f001 f9ca 	bl	8002684 <HAL_ADC_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80012f6:	f000 f9ef 	bl	80016d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <MX_ADC1_Init+0xc4>)
 80012fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012fe:	2306      	movs	r3, #6
 8001300:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001302:	2307      	movs	r3, #7
 8001304:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001306:	237f      	movs	r3, #127	@ 0x7f
 8001308:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800130a:	2304      	movs	r3, #4
 800130c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	@ (8001330 <MX_ADC1_Init+0xbc>)
 8001318:	f001 fc28 	bl	8002b6c <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001322:	f000 f9d9 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	2000045c 	.word	0x2000045c
 8001334:	50040000 	.word	0x50040000
 8001338:	04300002 	.word	0x04300002

0800133c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001340:	4b17      	ldr	r3, [pc, #92]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001342:	4a18      	ldr	r2, [pc, #96]	@ (80013a4 <MX_CAN1_Init+0x68>)
 8001344:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8001346:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001348:	2201      	movs	r2, #1
 800134a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800134c:	4b14      	ldr	r3, [pc, #80]	@ (80013a0 <MX_CAN1_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001352:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001354:	2200      	movs	r2, #0
 8001356:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <MX_CAN1_Init+0x64>)
 800135a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800135e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001360:	4b0f      	ldr	r3, [pc, #60]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001362:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001366:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001368:	4b0d      	ldr	r3, [pc, #52]	@ (80013a0 <MX_CAN1_Init+0x64>)
 800136a:	2200      	movs	r2, #0
 800136c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800136e:	4b0c      	ldr	r3, [pc, #48]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001370:	2200      	movs	r2, #0
 8001372:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001376:	2200      	movs	r2, #0
 8001378:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800137a:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <MX_CAN1_Init+0x64>)
 800137c:	2200      	movs	r2, #0
 800137e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001380:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <MX_CAN1_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800138c:	4804      	ldr	r0, [pc, #16]	@ (80013a0 <MX_CAN1_Init+0x64>)
 800138e:	f002 f9fd 	bl	800378c <HAL_CAN_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001398:	f000 f99e 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	200004c0 	.word	0x200004c0
 80013a4:	40006400 	.word	0x40006400

080013a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	@ (800141c <MX_I2C1_Init+0x74>)
 80013ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001420 <MX_I2C1_Init+0x78>)
 80013b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060E9FF;
 80013b2:	4b1a      	ldr	r3, [pc, #104]	@ (800141c <MX_I2C1_Init+0x74>)
 80013b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001424 <MX_I2C1_Init+0x7c>)
 80013b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013b8:	4b18      	ldr	r3, [pc, #96]	@ (800141c <MX_I2C1_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013be:	4b17      	ldr	r3, [pc, #92]	@ (800141c <MX_I2C1_Init+0x74>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c4:	4b15      	ldr	r3, [pc, #84]	@ (800141c <MX_I2C1_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013ca:	4b14      	ldr	r3, [pc, #80]	@ (800141c <MX_I2C1_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013d0:	4b12      	ldr	r3, [pc, #72]	@ (800141c <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <MX_I2C1_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <MX_I2C1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013e2:	480e      	ldr	r0, [pc, #56]	@ (800141c <MX_I2C1_Init+0x74>)
 80013e4:	f003 fcc1 	bl	8004d6a <HAL_I2C_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013ee:	f000 f973 	bl	80016d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013f2:	2100      	movs	r1, #0
 80013f4:	4809      	ldr	r0, [pc, #36]	@ (800141c <MX_I2C1_Init+0x74>)
 80013f6:	f004 f885 	bl	8005504 <HAL_I2CEx_ConfigAnalogFilter>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001400:	f000 f96a 	bl	80016d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001404:	2100      	movs	r1, #0
 8001406:	4805      	ldr	r0, [pc, #20]	@ (800141c <MX_I2C1_Init+0x74>)
 8001408:	f004 f8c7 	bl	800559a <HAL_I2CEx_ConfigDigitalFilter>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001412:	f000 f961 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200004e8 	.word	0x200004e8
 8001420:	40005400 	.word	0x40005400
 8001424:	0060e9ff 	.word	0x0060e9ff

08001428 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800142c:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <MX_SPI1_Init+0x68>)
 800142e:	4a19      	ldr	r2, [pc, #100]	@ (8001494 <MX_SPI1_Init+0x6c>)
 8001430:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001432:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001438:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <MX_SPI1_Init+0x68>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800143e:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001440:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001444:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001446:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800144c:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <MX_SPI1_Init+0x68>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001452:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001458:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <MX_SPI1_Init+0x68>)
 800145a:	2200      	movs	r2, #0
 800145c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001460:	2200      	movs	r2, #0
 8001462:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001466:	2200      	movs	r2, #0
 8001468:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_SPI1_Init+0x68>)
 800146c:	2207      	movs	r2, #7
 800146e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001470:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001472:	2200      	movs	r2, #0
 8001474:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001476:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_SPI1_Init+0x68>)
 8001478:	2200      	movs	r2, #0
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800147c:	4804      	ldr	r0, [pc, #16]	@ (8001490 <MX_SPI1_Init+0x68>)
 800147e:	f005 fa79 	bl	8006974 <HAL_SPI_Init>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001488:	f000 f926 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	2000053c 	.word	0x2000053c
 8001494:	40013000 	.word	0x40013000

08001498 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800149e:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <MX_DMA_Init+0x48>)
 80014a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014a2:	4a0f      	ldr	r2, [pc, #60]	@ (80014e0 <MX_DMA_Init+0x48>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6493      	str	r3, [r2, #72]	@ 0x48
 80014aa:	4b0d      	ldr	r3, [pc, #52]	@ (80014e0 <MX_DMA_Init+0x48>)
 80014ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	607b      	str	r3, [r7, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	200c      	movs	r0, #12
 80014bc:	f002 ffc1 	bl	8004442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80014c0:	200c      	movs	r0, #12
 80014c2:	f002 ffda 	bl	800447a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	200d      	movs	r0, #13
 80014cc:	f002 ffb9 	bl	8004442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80014d0:	200d      	movs	r0, #13
 80014d2:	f002 ffd2 	bl	800447a <HAL_NVIC_EnableIRQ>

}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000

080014e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08a      	sub	sp, #40	@ 0x28
 80014e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fa:	4b72      	ldr	r3, [pc, #456]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	4a71      	ldr	r2, [pc, #452]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001506:	4b6f      	ldr	r3, [pc, #444]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001512:	4b6c      	ldr	r3, [pc, #432]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	4a6b      	ldr	r2, [pc, #428]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800151c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151e:	4b69      	ldr	r3, [pc, #420]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b66      	ldr	r3, [pc, #408]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	4a65      	ldr	r2, [pc, #404]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001536:	4b63      	ldr	r3, [pc, #396]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	4b60      	ldr	r3, [pc, #384]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a5f      	ldr	r2, [pc, #380]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b5d      	ldr	r3, [pc, #372]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800155a:	4b5a      	ldr	r3, [pc, #360]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	4a59      	ldr	r2, [pc, #356]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001560:	f043 0308 	orr.w	r3, r3, #8
 8001564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001566:	4b57      	ldr	r3, [pc, #348]	@ (80016c4 <MX_GPIO_Init+0x1e0>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	f003 0308 	and.w	r3, r3, #8
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8001578:	4853      	ldr	r0, [pc, #332]	@ (80016c8 <MX_GPIO_Init+0x1e4>)
 800157a:	f003 fba1 	bl	8004cc0 <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2103      	movs	r1, #3
 8001582:	4852      	ldr	r0, [pc, #328]	@ (80016cc <MX_GPIO_Init+0x1e8>)
 8001584:	f003 fb9c 	bl	8004cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001588:	2200      	movs	r2, #0
 800158a:	f24f 4184 	movw	r1, #62596	@ 0xf484
 800158e:	4850      	ldr	r0, [pc, #320]	@ (80016d0 <MX_GPIO_Init+0x1ec>)
 8001590:	f003 fb96 	bl	8004cc0 <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8001594:	2200      	movs	r2, #0
 8001596:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800159a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159e:	f003 fb8f 	bl	8004cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2104      	movs	r1, #4
 80015a6:	484b      	ldr	r0, [pc, #300]	@ (80016d4 <MX_GPIO_Init+0x1f0>)
 80015a8:	f003 fb8a 	bl	8004cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 80015ac:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 80015b0:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	4840      	ldr	r0, [pc, #256]	@ (80016c8 <MX_GPIO_Init+0x1e4>)
 80015c6:	f003 f9e9 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 80015ca:	2303      	movs	r3, #3
 80015cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	483a      	ldr	r0, [pc, #232]	@ (80016cc <MX_GPIO_Init+0x1e8>)
 80015e2:	f003 f9db 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 80015e6:	f24f 4384 	movw	r3, #62596	@ 0xf484
 80015ea:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	4834      	ldr	r0, [pc, #208]	@ (80016d0 <MX_GPIO_Init+0x1ec>)
 8001600:	f003 f9cc 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8001604:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160a:	2301      	movs	r3, #1
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001612:	2300      	movs	r3, #0
 8001614:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001620:	f003 f9bc 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8001624:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	4823      	ldr	r0, [pc, #140]	@ (80016c8 <MX_GPIO_Init+0x1e4>)
 800163a:	f003 f9af 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pin : SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = SHUTDOWN_Pin;
 800163e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001644:	2311      	movs	r3, #17
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800164c:	2301      	movs	r3, #1
 800164e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHUTDOWN_GPIO_Port, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	481c      	ldr	r0, [pc, #112]	@ (80016c8 <MX_GPIO_Init+0x1e4>)
 8001658:	f003 f9a0 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 800165c:	2304      	movs	r3, #4
 800165e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001660:	2301      	movs	r3, #1
 8001662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	4619      	mov	r1, r3
 8001672:	4818      	ldr	r0, [pc, #96]	@ (80016d4 <MX_GPIO_Init+0x1f0>)
 8001674:	f003 f992 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 8001678:	2310      	movs	r3, #16
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	4811      	ldr	r0, [pc, #68]	@ (80016d0 <MX_GPIO_Init+0x1ec>)
 800168c:	f003 f986 	bl	800499c <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 8001690:	2360      	movs	r3, #96	@ 0x60
 8001692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001694:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4619      	mov	r1, r3
 80016a4:	480a      	ldr	r0, [pc, #40]	@ (80016d0 <MX_GPIO_Init+0x1ec>)
 80016a6:	f003 f979 	bl	800499c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2100      	movs	r1, #0
 80016ae:	2017      	movs	r0, #23
 80016b0:	f002 fec7 	bl	8004442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016b4:	2017      	movs	r0, #23
 80016b6:	f002 fee0 	bl	800447a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016ba:	bf00      	nop
 80016bc:	3728      	adds	r7, #40	@ 0x28
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	48000800 	.word	0x48000800
 80016cc:	48001c00 	.word	0x48001c00
 80016d0:	48000400 	.word	0x48000400
 80016d4:	48000c00 	.word	0x48000c00

080016d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
  {
	  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 80016dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016e0:	4804      	ldr	r0, [pc, #16]	@ (80016f4 <Error_Handler+0x1c>)
 80016e2:	f003 fb05 	bl	8004cf0 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80016e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016ea:	f000 fd91 	bl	8002210 <HAL_Delay>
	  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 80016ee:	bf00      	nop
 80016f0:	e7f4      	b.n	80016dc <Error_Handler+0x4>
 80016f2:	bf00      	nop
 80016f4:	48000800 	.word	0x48000800

080016f8 <link_init>:
    Initializes RPi SPI link
    @param spi: Pointer to initialized SPI_HandleTypeDef
    @param packet_recieved: Pointer to boolean flag set when packet is recieved
    @param config: Pointer to current config_t struct
*/
void link_init(SPI_HandleTypeDef *spi, bool* packet_recieved, config_t* config) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
	h_config = config;
 8001704:	4a13      	ldr	r2, [pc, #76]	@ (8001754 <link_init+0x5c>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6013      	str	r3, [r2, #0]
    h_spi = spi;
 800170a:	4a13      	ldr	r2, [pc, #76]	@ (8001758 <link_init+0x60>)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	6013      	str	r3, [r2, #0]
    h_packet_recieved = packet_recieved;
 8001710:	4a12      	ldr	r2, [pc, #72]	@ (800175c <link_init+0x64>)
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	6013      	str	r3, [r2, #0]

    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 8001716:	2201      	movs	r2, #1
 8001718:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800171c:	4810      	ldr	r0, [pc, #64]	@ (8001760 <link_init+0x68>)
 800171e:	f003 facf 	bl	8004cc0 <HAL_GPIO_WritePin>

    memset(spi_tx_buf, 0, BUFFER_SIZE);
 8001722:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001726:	2100      	movs	r1, #0
 8001728:	480e      	ldr	r0, [pc, #56]	@ (8001764 <link_init+0x6c>)
 800172a:	f006 fe92 	bl	8008452 <memset>
    memset(spi_rx_buf, 0, BUFFER_SIZE);
 800172e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001732:	2100      	movs	r1, #0
 8001734:	480c      	ldr	r0, [pc, #48]	@ (8001768 <link_init+0x70>)
 8001736:	f006 fe8c 	bl	8008452 <memset>
    memset(rx_copy_buffer, 0, BUFFER_SIZE);
 800173a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800173e:	2100      	movs	r1, #0
 8001740:	480a      	ldr	r0, [pc, #40]	@ (800176c <link_init+0x74>)
 8001742:	f006 fe86 	bl	8008452 <memset>

    start_listening();
 8001746:	f000 f83b 	bl	80017c0 <start_listening>
}
 800174a:	bf00      	nop
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20001238 	.word	0x20001238
 8001758:	20001230 	.word	0x20001230
 800175c:	20001234 	.word	0x20001234
 8001760:	48000800 	.word	0x48000800
 8001764:	20000630 	.word	0x20000630
 8001768:	20000a30 	.word	0x20000a30
 800176c:	20000e30 	.word	0x20000e30

08001770 <rpi_send_debug_info>:
/*
    Sends debug information to RPi
    @param data: Pointer to debug data
    @param length: Length of debug data
*/
void rpi_send_debug_info(const uint8_t* data, uint16_t length) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	460b      	mov	r3, r1
 800177a:	807b      	strh	r3, [r7, #2]
    send_packet_to_pi(DEBUG_INFO, data, length);
 800177c:	887b      	ldrh	r3, [r7, #2]
 800177e:	461a      	mov	r2, r3
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	2082      	movs	r0, #130	@ 0x82
 8001784:	f000 f834 	bl	80017f0 <send_packet_to_pi>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <spi_int_assert>:
// Private

/*
    Asserts the SPI interrupt line to notify RPi of incoming data
*/
void spi_int_assert(void) {
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8001794:	2201      	movs	r2, #1
 8001796:	2104      	movs	r1, #4
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <spi_int_assert+0x14>)
 800179a:	f003 fa91 	bl	8004cc0 <HAL_GPIO_WritePin>
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	48000c00 	.word	0x48000c00

080017a8 <spi_int_deassert>:

/*
    Deasserts the SPI interrupt line
*/
void spi_int_deassert(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2104      	movs	r1, #4
 80017b0:	4802      	ldr	r0, [pc, #8]	@ (80017bc <spi_int_deassert+0x14>)
 80017b2:	f003 fa85 	bl	8004cc0 <HAL_GPIO_WritePin>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	48000c00 	.word	0x48000c00

080017c0 <start_listening>:

/*
    Starts listening for incoming SPI data from RPi using DMA (Non-blocki)
*/
void start_listening(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	while (HAL_SPI_TransmitReceive_DMA(h_spi, spi_tx_buf, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {}
 80017c4:	bf00      	nop
 80017c6:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <start_listening+0x24>)
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ce:	4a06      	ldr	r2, [pc, #24]	@ (80017e8 <start_listening+0x28>)
 80017d0:	4906      	ldr	r1, [pc, #24]	@ (80017ec <start_listening+0x2c>)
 80017d2:	f005 f973 	bl	8006abc <HAL_SPI_TransmitReceive_DMA>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f4      	bne.n	80017c6 <start_listening+0x6>
}
 80017dc:	bf00      	nop
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20001230 	.word	0x20001230
 80017e8:	20000a30 	.word	0x20000a30
 80017ec:	20000630 	.word	0x20000630

080017f0 <send_packet_to_pi>:
    Sends packet to RPi over SPI
    @param command: Command type to send
    @param payload: Pointer to payload data
    @param length: Length of payload data
*/
void send_packet_to_pi(tx_commands_t command, const uint8_t* payload, uint16_t length) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	4613      	mov	r3, r2
 80017fe:	80bb      	strh	r3, [r7, #4]
    if ((length + 3) > BUFFER_SIZE) {
 8001800:	88bb      	ldrh	r3, [r7, #4]
 8001802:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 8001806:	4293      	cmp	r3, r2
 8001808:	d902      	bls.n	8001810 <send_packet_to_pi+0x20>
       Error_Handler();
 800180a:	f7ff ff65 	bl	80016d8 <Error_Handler>
       return;
 800180e:	e014      	b.n	800183a <send_packet_to_pi+0x4a>
    }

    spi_tx_buf[0] = command;
 8001810:	4a0b      	ldr	r2, [pc, #44]	@ (8001840 <send_packet_to_pi+0x50>)
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	7013      	strb	r3, [r2, #0]
    spi_tx_buf[1] = (length >> 8) & 0xFF;
 8001816:	88bb      	ldrh	r3, [r7, #4]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	b29b      	uxth	r3, r3
 800181c:	b2da      	uxtb	r2, r3
 800181e:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <send_packet_to_pi+0x50>)
 8001820:	705a      	strb	r2, [r3, #1]
    spi_tx_buf[2] = length & 0xFF;
 8001822:	88bb      	ldrh	r3, [r7, #4]
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <send_packet_to_pi+0x50>)
 8001828:	709a      	strb	r2, [r3, #2]


    memcpy(&spi_tx_buf[3], payload, length);
 800182a:	88bb      	ldrh	r3, [r7, #4]
 800182c:	461a      	mov	r2, r3
 800182e:	6839      	ldr	r1, [r7, #0]
 8001830:	4804      	ldr	r0, [pc, #16]	@ (8001844 <send_packet_to_pi+0x54>)
 8001832:	f006 fea0 	bl	8008576 <memcpy>

    spi_int_assert();
 8001836:	f7ff ffab 	bl	8001790 <spi_int_assert>
}
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000630 	.word	0x20000630
 8001844:	20000633 	.word	0x20000633

08001848 <HAL_SPI_TxRxCpltCallback>:

// STM32 HAL_SPI CALLBACKS
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *spi) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	spi_int_deassert();
 8001850:	f7ff ffaa 	bl	80017a8 <spi_int_deassert>
	*h_packet_recieved = true;
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <HAL_SPI_TxRxCpltCallback+0x30>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2201      	movs	r2, #1
 800185a:	701a      	strb	r2, [r3, #0]
	memcpy(rx_copy_buffer, spi_rx_buf, BUFFER_SIZE);
 800185c:	4a07      	ldr	r2, [pc, #28]	@ (800187c <HAL_SPI_TxRxCpltCallback+0x34>)
 800185e:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001860:	4610      	mov	r0, r2
 8001862:	4619      	mov	r1, r3
 8001864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001868:	461a      	mov	r2, r3
 800186a:	f006 fe84 	bl	8008576 <memcpy>

}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20001234 	.word	0x20001234
 800187c:	20000e30 	.word	0x20000e30
 8001880:	20000a30 	.word	0x20000a30

08001884 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f005 fa9b 	bl	8006dc8 <HAL_SPI_Abort>
	start_listening();
 8001892:	f7ff ff95 	bl	80017c0 <start_listening>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <HAL_MspInit+0x44>)
 80018a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018aa:	4a0e      	ldr	r2, [pc, #56]	@ (80018e4 <HAL_MspInit+0x44>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80018b2:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <HAL_MspInit+0x44>)
 80018b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018be:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <HAL_MspInit+0x44>)
 80018c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c2:	4a08      	ldr	r2, [pc, #32]	@ (80018e4 <HAL_MspInit+0x44>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80018ca:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <HAL_MspInit+0x44>)
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000

080018e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b0a4      	sub	sp, #144	@ 0x90
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	605a      	str	r2, [r3, #4]
 80018fa:	609a      	str	r2, [r3, #8]
 80018fc:	60da      	str	r2, [r3, #12]
 80018fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	2260      	movs	r2, #96	@ 0x60
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f006 fda2 	bl	8008452 <memset>
  if(hadc->Instance==ADC1)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a40      	ldr	r2, [pc, #256]	@ (8001a14 <HAL_ADC_MspInit+0x12c>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d179      	bne.n	8001a0c <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001918:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800191c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800191e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001922:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001924:	2301      	movs	r3, #1
 8001926:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001928:	2301      	movs	r3, #1
 800192a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800192c:	2310      	movs	r3, #16
 800192e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001930:	2307      	movs	r3, #7
 8001932:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001934:	2302      	movs	r3, #2
 8001936:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001938:	2302      	movs	r3, #2
 800193a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800193c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001940:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001942:	f107 031c 	add.w	r3, r7, #28
 8001946:	4618      	mov	r0, r3
 8001948:	f004 fcd8 	bl	80062fc <HAL_RCCEx_PeriphCLKConfig>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001952:	f7ff fec1 	bl	80016d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001956:	4b30      	ldr	r3, [pc, #192]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	4a2f      	ldr	r2, [pc, #188]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 800195c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001962:	4b2d      	ldr	r3, [pc, #180]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800196a:	61bb      	str	r3, [r7, #24]
 800196c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800196e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001972:	4a29      	ldr	r2, [pc, #164]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 8001974:	f043 0304 	orr.w	r3, r3, #4
 8001978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800197a:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197e:	f003 0304 	and.w	r3, r3, #4
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198a:	4a23      	ldr	r2, [pc, #140]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001992:	4b21      	ldr	r3, [pc, #132]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800199e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 80019a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 80019a4:	f043 0302 	orr.w	r3, r3, #2
 80019a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <HAL_ADC_MspInit+0x130>)
 80019ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019b6:	233f      	movs	r3, #63	@ 0x3f
 80019b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80019ba:	230b      	movs	r3, #11
 80019bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80019ca:	4619      	mov	r1, r3
 80019cc:	4813      	ldr	r0, [pc, #76]	@ (8001a1c <HAL_ADC_MspInit+0x134>)
 80019ce:	f002 ffe5 	bl	800499c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019d2:	23ff      	movs	r3, #255	@ 0xff
 80019d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80019d6:	230b      	movs	r3, #11
 80019d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80019e6:	4619      	mov	r1, r3
 80019e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019ec:	f002 ffd6 	bl	800499c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019f0:	2303      	movs	r3, #3
 80019f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80019f4:	230b      	movs	r3, #11
 80019f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a00:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001a04:	4619      	mov	r1, r3
 8001a06:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <HAL_ADC_MspInit+0x138>)
 8001a08:	f002 ffc8 	bl	800499c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a0c:	bf00      	nop
 8001a0e:	3790      	adds	r7, #144	@ 0x90
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	50040000 	.word	0x50040000
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	48000800 	.word	0x48000800
 8001a20:	48000400 	.word	0x48000400

08001a24 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a27      	ldr	r2, [pc, #156]	@ (8001ae0 <HAL_CAN_MspInit+0xbc>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d148      	bne.n	8001ad8 <HAL_CAN_MspInit+0xb4>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a46:	4b27      	ldr	r3, [pc, #156]	@ (8001ae4 <HAL_CAN_MspInit+0xc0>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	4a26      	ldr	r2, [pc, #152]	@ (8001ae4 <HAL_CAN_MspInit+0xc0>)
 8001a4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a52:	4b24      	ldr	r3, [pc, #144]	@ (8001ae4 <HAL_CAN_MspInit+0xc0>)
 8001a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <HAL_CAN_MspInit+0xc0>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a62:	4a20      	ldr	r2, [pc, #128]	@ (8001ae4 <HAL_CAN_MspInit+0xc0>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <HAL_CAN_MspInit+0xc0>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001a88:	2309      	movs	r3, #9
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4619      	mov	r1, r3
 8001a92:	4815      	ldr	r0, [pc, #84]	@ (8001ae8 <HAL_CAN_MspInit+0xc4>)
 8001a94:	f002 ff82 	bl	800499c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2013      	movs	r0, #19
 8001a9e:	f002 fcd0 	bl	8004442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001aa2:	2013      	movs	r0, #19
 8001aa4:	f002 fce9 	bl	800447a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	2014      	movs	r0, #20
 8001aae:	f002 fcc8 	bl	8004442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ab2:	2014      	movs	r0, #20
 8001ab4:	f002 fce1 	bl	800447a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2100      	movs	r1, #0
 8001abc:	2015      	movs	r0, #21
 8001abe:	f002 fcc0 	bl	8004442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001ac2:	2015      	movs	r0, #21
 8001ac4:	f002 fcd9 	bl	800447a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2100      	movs	r1, #0
 8001acc:	2016      	movs	r0, #22
 8001ace:	f002 fcb8 	bl	8004442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001ad2:	2016      	movs	r0, #22
 8001ad4:	f002 fcd1 	bl	800447a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001ad8:	bf00      	nop
 8001ada:	3728      	adds	r7, #40	@ 0x28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40006400 	.word	0x40006400
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	48000400 	.word	0x48000400

08001aec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b0a2      	sub	sp, #136	@ 0x88
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	2260      	movs	r2, #96	@ 0x60
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f006 fca0 	bl	8008452 <memset>
  if(hi2c->Instance==I2C1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a20      	ldr	r2, [pc, #128]	@ (8001b98 <HAL_I2C_MspInit+0xac>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d139      	bne.n	8001b90 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b1c:	2340      	movs	r3, #64	@ 0x40
 8001b1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b20:	2300      	movs	r3, #0
 8001b22:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f004 fbe7 	bl	80062fc <HAL_RCCEx_PeriphCLKConfig>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b34:	f7ff fdd0 	bl	80016d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b38:	4b18      	ldr	r3, [pc, #96]	@ (8001b9c <HAL_I2C_MspInit+0xb0>)
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3c:	4a17      	ldr	r2, [pc, #92]	@ (8001b9c <HAL_I2C_MspInit+0xb0>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b44:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <HAL_I2C_MspInit+0xb0>)
 8001b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b50:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b54:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b56:	2312      	movs	r3, #18
 8001b58:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b64:	2304      	movs	r3, #4
 8001b66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b74:	f002 ff12 	bl	800499c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b78:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <HAL_I2C_MspInit+0xb0>)
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7c:	4a07      	ldr	r2, [pc, #28]	@ (8001b9c <HAL_I2C_MspInit+0xb0>)
 8001b7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b84:	4b05      	ldr	r3, [pc, #20]	@ (8001b9c <HAL_I2C_MspInit+0xb0>)
 8001b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b90:	bf00      	nop
 8001b92:	3788      	adds	r7, #136	@ 0x88
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40005400 	.word	0x40005400
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a53      	ldr	r2, [pc, #332]	@ (8001d0c <HAL_SPI_MspInit+0x16c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	f040 80a0 	bne.w	8001d04 <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bc4:	4b52      	ldr	r3, [pc, #328]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc8:	4a51      	ldr	r2, [pc, #324]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bce:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bd0:	4b4f      	ldr	r3, [pc, #316]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be0:	4a4b      	ldr	r2, [pc, #300]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be8:	4b49      	ldr	r3, [pc, #292]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf4:	4b46      	ldr	r3, [pc, #280]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf8:	4a45      	ldr	r2, [pc, #276]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001bfa:	f043 0302 	orr.w	r3, r3, #2
 8001bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c00:	4b43      	ldr	r3, [pc, #268]	@ (8001d10 <HAL_SPI_MspInit+0x170>)
 8001c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001c0c:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8001c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c1e:	2305      	movs	r3, #5
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c22:	f107 0314 	add.w	r3, r7, #20
 8001c26:	4619      	mov	r1, r3
 8001c28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c2c:	f002 feb6 	bl	800499c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c30:	2308      	movs	r3, #8
 8001c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c34:	2302      	movs	r3, #2
 8001c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c40:	2305      	movs	r3, #5
 8001c42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4832      	ldr	r0, [pc, #200]	@ (8001d14 <HAL_SPI_MspInit+0x174>)
 8001c4c:	f002 fea6 	bl	800499c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001c50:	4b31      	ldr	r3, [pc, #196]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c52:	4a32      	ldr	r2, [pc, #200]	@ (8001d1c <HAL_SPI_MspInit+0x17c>)
 8001c54:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001c56:	4b30      	ldr	r3, [pc, #192]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c62:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c68:	4b2b      	ldr	r3, [pc, #172]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c6a:	2280      	movs	r2, #128	@ 0x80
 8001c6c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c74:	4b28      	ldr	r3, [pc, #160]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001c7a:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c80:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001c86:	4824      	ldr	r0, [pc, #144]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c88:	f002 fc12 	bl	80044b0 <HAL_DMA_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 8001c92:	f7ff fd21 	bl	80016d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a1f      	ldr	r2, [pc, #124]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c9a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c9c:	4a1e      	ldr	r2, [pc, #120]	@ (8001d18 <HAL_SPI_MspInit+0x178>)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001ca4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d24 <HAL_SPI_MspInit+0x184>)
 8001ca6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cba:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cbc:	2280      	movs	r2, #128	@ 0x80
 8001cbe:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cc0:	4b17      	ldr	r3, [pc, #92]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cc6:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001ccc:	4b14      	ldr	r3, [pc, #80]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cce:	2220      	movs	r2, #32
 8001cd0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cd2:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001cd8:	4811      	ldr	r0, [pc, #68]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cda:	f002 fbe9 	bl	80044b0 <HAL_DMA_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8001ce4:	f7ff fcf8 	bl	80016d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cec:	655a      	str	r2, [r3, #84]	@ 0x54
 8001cee:	4a0c      	ldr	r2, [pc, #48]	@ (8001d20 <HAL_SPI_MspInit+0x180>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	2023      	movs	r0, #35	@ 0x23
 8001cfa:	f002 fba2 	bl	8004442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001cfe:	2023      	movs	r0, #35	@ 0x23
 8001d00:	f002 fbbb 	bl	800447a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40013000 	.word	0x40013000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	48000400 	.word	0x48000400
 8001d18:	200005a0 	.word	0x200005a0
 8001d1c:	4002001c 	.word	0x4002001c
 8001d20:	200005e8 	.word	0x200005e8
 8001d24:	40020030 	.word	0x40020030

08001d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <NMI_Handler+0x4>

08001d30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <HardFault_Handler+0x4>

08001d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <MemManage_Handler+0x4>

08001d40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <BusFault_Handler+0x4>

08001d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <UsageFault_Handler+0x4>

08001d50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d7e:	f000 fa27 	bl	80021d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001d8c:	4802      	ldr	r0, [pc, #8]	@ (8001d98 <DMA1_Channel2_IRQHandler+0x10>)
 8001d8e:	f002 fd26 	bl	80047de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200005a0 	.word	0x200005a0

08001d9c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <DMA1_Channel3_IRQHandler+0x10>)
 8001da2:	f002 fd1c 	bl	80047de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	200005e8 	.word	0x200005e8

08001db0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001db4:	4802      	ldr	r0, [pc, #8]	@ (8001dc0 <CAN1_TX_IRQHandler+0x10>)
 8001db6:	f002 f83a 	bl	8003e2e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	200004c0 	.word	0x200004c0

08001dc4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dc8:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <CAN1_RX0_IRQHandler+0x10>)
 8001dca:	f002 f830 	bl	8003e2e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200004c0 	.word	0x200004c0

08001dd8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ddc:	4802      	ldr	r0, [pc, #8]	@ (8001de8 <CAN1_RX1_IRQHandler+0x10>)
 8001dde:	f002 f826 	bl	8003e2e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	200004c0 	.word	0x200004c0

08001dec <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001df0:	4802      	ldr	r0, [pc, #8]	@ (8001dfc <CAN1_SCE_IRQHandler+0x10>)
 8001df2:	f002 f81c 	bl	8003e2e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200004c0 	.word	0x200004c0

08001e00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 8001e04:	2020      	movs	r0, #32
 8001e06:	f002 ff8d 	bl	8004d24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 8001e0a:	2040      	movs	r0, #64	@ 0x40
 8001e0c:	f002 ff8a 	bl	8004d24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e18:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <SPI1_IRQHandler+0x10>)
 8001e1a:	f005 f8f5 	bl	8007008 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	2000053c 	.word	0x2000053c

08001e28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  return 1;
 8001e2c:	2301      	movs	r3, #1
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <_kill>:

int _kill(int pid, int sig)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e42:	f006 fb6b 	bl	800851c <__errno>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2216      	movs	r2, #22
 8001e4a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <_exit>:

void _exit (int status)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e60:	f04f 31ff 	mov.w	r1, #4294967295
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff ffe7 	bl	8001e38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e6a:	bf00      	nop
 8001e6c:	e7fd      	b.n	8001e6a <_exit+0x12>

08001e6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	60f8      	str	r0, [r7, #12]
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	e00a      	b.n	8001e96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e80:	f3af 8000 	nop.w
 8001e84:	4601      	mov	r1, r0
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	60ba      	str	r2, [r7, #8]
 8001e8c:	b2ca      	uxtb	r2, r1
 8001e8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	3301      	adds	r3, #1
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	697a      	ldr	r2, [r7, #20]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	dbf0      	blt.n	8001e80 <_read+0x12>
  }

  return len;
 8001e9e:	687b      	ldr	r3, [r7, #4]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	e009      	b.n	8001ece <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	60ba      	str	r2, [r7, #8]
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	617b      	str	r3, [r7, #20]
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	dbf1      	blt.n	8001eba <_write+0x12>
  }
  return len;
 8001ed6:	687b      	ldr	r3, [r7, #4]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <_close>:

int _close(int file)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f08:	605a      	str	r2, [r3, #4]
  return 0;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <_isatty>:

int _isatty(int file)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f20:	2301      	movs	r3, #1
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr

08001f2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	b085      	sub	sp, #20
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f50:	4a14      	ldr	r2, [pc, #80]	@ (8001fa4 <_sbrk+0x5c>)
 8001f52:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <_sbrk+0x60>)
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f5c:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <_sbrk+0x64>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f64:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <_sbrk+0x64>)
 8001f66:	4a12      	ldr	r2, [pc, #72]	@ (8001fb0 <_sbrk+0x68>)
 8001f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f6a:	4b10      	ldr	r3, [pc, #64]	@ (8001fac <_sbrk+0x64>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d207      	bcs.n	8001f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f78:	f006 fad0 	bl	800851c <__errno>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	220c      	movs	r2, #12
 8001f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f82:	f04f 33ff 	mov.w	r3, #4294967295
 8001f86:	e009      	b.n	8001f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f88:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <_sbrk+0x64>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f8e:	4b07      	ldr	r3, [pc, #28]	@ (8001fac <_sbrk+0x64>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4413      	add	r3, r2
 8001f96:	4a05      	ldr	r2, [pc, #20]	@ (8001fac <_sbrk+0x64>)
 8001f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	2000c000 	.word	0x2000c000
 8001fa8:	00000400 	.word	0x00000400
 8001fac:	2000123c 	.word	0x2000123c
 8001fb0:	20001408 	.word	0x20001408

08001fb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fb8:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <SystemInit+0x20>)
 8001fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fbe:	4a05      	ldr	r2, [pc, #20]	@ (8001fd4 <SystemInit+0x20>)
 8001fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <reset_rx_id>:
volatile tinymovr_can_tx_t g_can_tx;
volatile tinymovr_can_rx_t g_can_rx;

uint8_t CAN_ID = 1;

void reset_rx_id(void) {
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
	g_can_rx.rx_header.StdId = TM_INVALID_STDID;
 8001fdc:	4b04      	ldr	r3, [pc, #16]	@ (8001ff0 <reset_rx_id+0x18>)
 8001fde:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe2:	601a      	str	r2, [r3, #0]
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20001268 	.word	0x20001268

08001ff4 <tm_init>:

void tm_init(CAN_HandleTypeDef* h_can)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_ActivateNotification(h_can, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f001 feef 	bl	8003de2 <HAL_CAN_ActivateNotification>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <tm_init+0x1a>
    {
	  Error_Handler();
 800200a:	f7ff fb65 	bl	80016d8 <Error_Handler>
	}

    g_can_tx.h_can = h_can;
 800200e:	4a20      	ldr	r2, [pc, #128]	@ (8002090 <tm_init+0x9c>)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6253      	str	r3, [r2, #36]	@ 0x24
    g_can_rx.h_can = h_can;
 8002014:	4a1f      	ldr	r2, [pc, #124]	@ (8002094 <tm_init+0xa0>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	64d3      	str	r3, [r2, #76]	@ 0x4c

    memset(g_can_tx.tx_data,0,8);
 800201a:	2208      	movs	r2, #8
 800201c:	2100      	movs	r1, #0
 800201e:	481e      	ldr	r0, [pc, #120]	@ (8002098 <tm_init+0xa4>)
 8002020:	f006 fa17 	bl	8008452 <memset>
    memset(g_can_rx.rx_data,0,8);
 8002024:	2208      	movs	r2, #8
 8002026:	2100      	movs	r1, #0
 8002028:	481c      	ldr	r0, [pc, #112]	@ (800209c <tm_init+0xa8>)
 800202a:	f006 fa12 	bl	8008452 <memset>

    reset_rx_id();
 800202e:	f7ff ffd3 	bl	8001fd8 <reset_rx_id>

    g_can_rx.canfil.FilterBank = 0;
 8002032:	4b18      	ldr	r3, [pc, #96]	@ (8002094 <tm_init+0xa0>)
 8002034:	2200      	movs	r2, #0
 8002036:	639a      	str	r2, [r3, #56]	@ 0x38
    g_can_rx.canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8002038:	4b16      	ldr	r3, [pc, #88]	@ (8002094 <tm_init+0xa0>)
 800203a:	2200      	movs	r2, #0
 800203c:	63da      	str	r2, [r3, #60]	@ 0x3c
    g_can_rx.canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <tm_init+0xa0>)
 8002040:	2200      	movs	r2, #0
 8002042:	635a      	str	r2, [r3, #52]	@ 0x34
    g_can_rx.canfil.FilterIdHigh = 0;
 8002044:	4b13      	ldr	r3, [pc, #76]	@ (8002094 <tm_init+0xa0>)
 8002046:	2200      	movs	r2, #0
 8002048:	625a      	str	r2, [r3, #36]	@ 0x24
    g_can_rx.canfil.FilterIdLow = 0;
 800204a:	4b12      	ldr	r3, [pc, #72]	@ (8002094 <tm_init+0xa0>)
 800204c:	2200      	movs	r2, #0
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28
    g_can_rx.canfil.FilterMaskIdHigh = 0;
 8002050:	4b10      	ldr	r3, [pc, #64]	@ (8002094 <tm_init+0xa0>)
 8002052:	2200      	movs	r2, #0
 8002054:	62da      	str	r2, [r3, #44]	@ 0x2c
    g_can_rx.canfil.FilterMaskIdLow = 0;
 8002056:	4b0f      	ldr	r3, [pc, #60]	@ (8002094 <tm_init+0xa0>)
 8002058:	2200      	movs	r2, #0
 800205a:	631a      	str	r2, [r3, #48]	@ 0x30
    g_can_rx.canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 800205c:	4b0d      	ldr	r3, [pc, #52]	@ (8002094 <tm_init+0xa0>)
 800205e:	2201      	movs	r2, #1
 8002060:	641a      	str	r2, [r3, #64]	@ 0x40
    g_can_rx.canfil.FilterActivation = ENABLE;
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <tm_init+0xa0>)
 8002064:	2201      	movs	r2, #1
 8002066:	645a      	str	r2, [r3, #68]	@ 0x44
    g_can_rx.canfil.SlaveStartFilterBank = 14;
 8002068:	4b0a      	ldr	r3, [pc, #40]	@ (8002094 <tm_init+0xa0>)
 800206a:	220e      	movs	r2, #14
 800206c:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_CAN_ConfigFilter(h_can,&g_can_rx.canfil) != HAL_OK)
 800206e:	490c      	ldr	r1, [pc, #48]	@ (80020a0 <tm_init+0xac>)
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f001 fc86 	bl	8003982 <HAL_CAN_ConfigFilter>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <tm_init+0x8c>
    {
        Error_Handler();
 800207c:	f7ff fb2c 	bl	80016d8 <Error_Handler>
    }

    HAL_CAN_Start(h_can);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f001 fd48 	bl	8003b16 <HAL_CAN_Start>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20001240 	.word	0x20001240
 8002094:	20001268 	.word	0x20001268
 8002098:	20001258 	.word	0x20001258
 800209c:	20001284 	.word	0x20001284
 80020a0:	2000128c 	.word	0x2000128c

080020a4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *h_can)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(h_can, CAN_RX_FIFO0, &g_can_rx.rx_header, g_can_rx.rx_data) != HAL_OK)
 80020ac:	4b07      	ldr	r3, [pc, #28]	@ (80020cc <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80020ae:	4a08      	ldr	r2, [pc, #32]	@ (80020d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80020b0:	2100      	movs	r1, #0
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f001 fd73 	bl	8003b9e <HAL_CAN_GetRxMessage>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
    {
		Error_Handler();
 80020be:	f7ff fb0b 	bl	80016d8 <Error_Handler>
	}
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20001284 	.word	0x20001284
 80020d0:	20001268 	.word	0x20001268

080020d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800210c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020d8:	f7ff ff6c 	bl	8001fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020dc:	480c      	ldr	r0, [pc, #48]	@ (8002110 <LoopForever+0x6>)
  ldr r1, =_edata
 80020de:	490d      	ldr	r1, [pc, #52]	@ (8002114 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002118 <LoopForever+0xe>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <LoopForever+0x12>)
  ldr r4, =_ebss
 80020f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002120 <LoopForever+0x16>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002102:	f006 fa11 	bl	8008528 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002106:	f7ff f83f 	bl	8001188 <main>

0800210a <LoopForever>:

LoopForever:
    b LoopForever
 800210a:	e7fe      	b.n	800210a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800210c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002114:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 8002118:	0800a7a4 	.word	0x0800a7a4
  ldr r2, =_sbss
 800211c:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 8002120:	20001408 	.word	0x20001408

08002124 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002124:	e7fe      	b.n	8002124 <ADC1_IRQHandler>

08002126 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800212c:	2300      	movs	r3, #0
 800212e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002130:	2003      	movs	r0, #3
 8002132:	f002 f97b 	bl	800442c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002136:	200f      	movs	r0, #15
 8002138:	f000 f80e 	bl	8002158 <HAL_InitTick>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d002      	beq.n	8002148 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	71fb      	strb	r3, [r7, #7]
 8002146:	e001      	b.n	800214c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002148:	f7ff fbaa 	bl	80018a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800214c:	79fb      	ldrb	r3, [r7, #7]
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002160:	2300      	movs	r3, #0
 8002162:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002164:	4b17      	ldr	r3, [pc, #92]	@ (80021c4 <HAL_InitTick+0x6c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d023      	beq.n	80021b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800216c:	4b16      	ldr	r3, [pc, #88]	@ (80021c8 <HAL_InitTick+0x70>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b14      	ldr	r3, [pc, #80]	@ (80021c4 <HAL_InitTick+0x6c>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4619      	mov	r1, r3
 8002176:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800217a:	fbb3 f3f1 	udiv	r3, r3, r1
 800217e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002182:	4618      	mov	r0, r3
 8002184:	f002 f987 	bl	8004496 <HAL_SYSTICK_Config>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10f      	bne.n	80021ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b0f      	cmp	r3, #15
 8002192:	d809      	bhi.n	80021a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002194:	2200      	movs	r2, #0
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	f04f 30ff 	mov.w	r0, #4294967295
 800219c:	f002 f951 	bl	8004442 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021a0:	4a0a      	ldr	r2, [pc, #40]	@ (80021cc <HAL_InitTick+0x74>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e007      	b.n	80021b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
 80021ac:	e004      	b.n	80021b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	73fb      	strb	r3, [r7, #15]
 80021b2:	e001      	b.n	80021b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000158 	.word	0x20000158
 80021c8:	20000150 	.word	0x20000150
 80021cc:	20000154 	.word	0x20000154

080021d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_IncTick+0x20>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <HAL_IncTick+0x24>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4413      	add	r3, r2
 80021e0:	4a04      	ldr	r2, [pc, #16]	@ (80021f4 <HAL_IncTick+0x24>)
 80021e2:	6013      	str	r3, [r2, #0]
}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	20000158 	.word	0x20000158
 80021f4:	200012b8 	.word	0x200012b8

080021f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return uwTick;
 80021fc:	4b03      	ldr	r3, [pc, #12]	@ (800220c <HAL_GetTick+0x14>)
 80021fe:	681b      	ldr	r3, [r3, #0]
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	200012b8 	.word	0x200012b8

08002210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002218:	f7ff ffee 	bl	80021f8 <HAL_GetTick>
 800221c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002228:	d005      	beq.n	8002236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800222a:	4b0a      	ldr	r3, [pc, #40]	@ (8002254 <HAL_Delay+0x44>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4413      	add	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002236:	bf00      	nop
 8002238:	f7ff ffde 	bl	80021f8 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	429a      	cmp	r2, r3
 8002246:	d8f7      	bhi.n	8002238 <HAL_Delay+0x28>
  {
  }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000158 	.word	0x20000158

08002258 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	431a      	orrs	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	609a      	str	r2, [r3, #8]
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	609a      	str	r2, [r3, #8]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
 80022cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	3360      	adds	r3, #96	@ 0x60
 80022d2:	461a      	mov	r2, r3
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <LL_ADC_SetOffset+0x44>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	4313      	orrs	r3, r2
 80022f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022f8:	bf00      	nop
 80022fa:	371c      	adds	r7, #28
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	03fff000 	.word	0x03fff000

08002308 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3360      	adds	r3, #96	@ 0x60
 8002316:	461a      	mov	r2, r3
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002334:	b480      	push	{r7}
 8002336:	b087      	sub	sp, #28
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	3360      	adds	r3, #96	@ 0x60
 8002344:	461a      	mov	r2, r3
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	431a      	orrs	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800235e:	bf00      	nop
 8002360:	371c      	adds	r7, #28
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002390:	b480      	push	{r7}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	3330      	adds	r3, #48	@ 0x30
 80023a0:	461a      	mov	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	0a1b      	lsrs	r3, r3, #8
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	4413      	add	r3, r2
 80023ae:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	f003 031f 	and.w	r3, r3, #31
 80023ba:	211f      	movs	r1, #31
 80023bc:	fa01 f303 	lsl.w	r3, r1, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	401a      	ands	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	0e9b      	lsrs	r3, r3, #26
 80023c8:	f003 011f 	and.w	r1, r3, #31
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f003 031f 	and.w	r3, r3, #31
 80023d2:	fa01 f303 	lsl.w	r3, r1, r3
 80023d6:	431a      	orrs	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023dc:	bf00      	nop
 80023de:	371c      	adds	r7, #28
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b087      	sub	sp, #28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3314      	adds	r3, #20
 80023f8:	461a      	mov	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	0e5b      	lsrs	r3, r3, #25
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	4413      	add	r3, r2
 8002406:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	0d1b      	lsrs	r3, r3, #20
 8002410:	f003 031f 	and.w	r3, r3, #31
 8002414:	2107      	movs	r1, #7
 8002416:	fa01 f303 	lsl.w	r3, r1, r3
 800241a:	43db      	mvns	r3, r3
 800241c:	401a      	ands	r2, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	0d1b      	lsrs	r3, r3, #20
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	fa01 f303 	lsl.w	r3, r1, r3
 800242c:	431a      	orrs	r2, r3
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002432:	bf00      	nop
 8002434:	371c      	adds	r7, #28
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
	...

08002440 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002458:	43db      	mvns	r3, r3
 800245a:	401a      	ands	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f003 0318 	and.w	r3, r3, #24
 8002462:	4908      	ldr	r1, [pc, #32]	@ (8002484 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002464:	40d9      	lsrs	r1, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	400b      	ands	r3, r1
 800246a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800246e:	431a      	orrs	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002476:	bf00      	nop
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	0007ffff 	.word	0x0007ffff

08002488 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002498:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	6093      	str	r3, [r2, #8]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024c0:	d101      	bne.n	80024c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e000      	b.n	80024c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80024e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002510:	d101      	bne.n	8002516 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002534:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002538:	f043 0201 	orr.w	r2, r3, #1
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800255c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002560:	f043 0202 	orr.w	r2, r3, #2
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <LL_ADC_IsEnabled+0x18>
 8002588:	2301      	movs	r3, #1
 800258a:	e000      	b.n	800258e <LL_ADC_IsEnabled+0x1a>
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d101      	bne.n	80025b2 <LL_ADC_IsDisableOngoing+0x18>
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <LL_ADC_IsDisableOngoing+0x1a>
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d4:	f043 0204 	orr.w	r2, r3, #4
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025fc:	f043 0210 	orr.w	r2, r3, #16
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b04      	cmp	r3, #4
 8002622:	d101      	bne.n	8002628 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002624:	2301      	movs	r3, #1
 8002626:	e000      	b.n	800262a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002646:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800264a:	f043 0220 	orr.w	r2, r3, #32
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002652:	bf00      	nop
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b08      	cmp	r3, #8
 8002670:	d101      	bne.n	8002676 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b088      	sub	sp, #32
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002690:	2300      	movs	r3, #0
 8002692:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e126      	b.n	80028ec <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d109      	bne.n	80026c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff f91b 	bl	80018e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff fef1 	bl	80024ac <LL_ADC_IsDeepPowerDownEnabled>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d004      	beq.n	80026da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff fed7 	bl	8002488 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ff0c 	bl	80024fc <LL_ADC_IsInternalRegulatorEnabled>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d115      	bne.n	8002716 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fef0 	bl	80024d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026f4:	4b7f      	ldr	r3, [pc, #508]	@ (80028f4 <HAL_ADC_Init+0x270>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	4a7f      	ldr	r2, [pc, #508]	@ (80028f8 <HAL_ADC_Init+0x274>)
 80026fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002700:	099b      	lsrs	r3, r3, #6
 8002702:	3301      	adds	r3, #1
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002708:	e002      	b.n	8002710 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3b01      	subs	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f9      	bne.n	800270a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff feee 	bl	80024fc <LL_ADC_IsInternalRegulatorEnabled>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10d      	bne.n	8002742 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272a:	f043 0210 	orr.w	r2, r3, #16
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002736:	f043 0201 	orr.w	r2, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff ff62 	bl	8002610 <LL_ADC_REG_IsConversionOngoing>
 800274c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002752:	f003 0310 	and.w	r3, r3, #16
 8002756:	2b00      	cmp	r3, #0
 8002758:	f040 80bf 	bne.w	80028da <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f040 80bb 	bne.w	80028da <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002768:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800276c:	f043 0202 	orr.w	r2, r3, #2
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fefb 	bl	8002574 <LL_ADC_IsEnabled>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10b      	bne.n	800279c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002784:	485d      	ldr	r0, [pc, #372]	@ (80028fc <HAL_ADC_Init+0x278>)
 8002786:	f7ff fef5 	bl	8002574 <LL_ADC_IsEnabled>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d105      	bne.n	800279c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4619      	mov	r1, r3
 8002796:	485a      	ldr	r0, [pc, #360]	@ (8002900 <HAL_ADC_Init+0x27c>)
 8002798:	f7ff fd5e 	bl	8002258 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	7e5b      	ldrb	r3, [r3, #25]
 80027a0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027a6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80027ac:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80027b2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ba:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027bc:	4313      	orrs	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d106      	bne.n	80027d8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ce:	3b01      	subs	r3, #1
 80027d0:	045b      	lsls	r3, r3, #17
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d009      	beq.n	80027f4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ec:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	4b42      	ldr	r3, [pc, #264]	@ (8002904 <HAL_ADC_Init+0x280>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	69b9      	ldr	r1, [r7, #24]
 8002804:	430b      	orrs	r3, r1
 8002806:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff26 	bl	800265e <LL_ADC_INJ_IsConversionOngoing>
 8002812:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d13d      	bne.n	8002896 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d13a      	bne.n	8002896 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002824:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800282c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800283c:	f023 0302 	bic.w	r3, r3, #2
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	69b9      	ldr	r1, [r7, #24]
 8002846:	430b      	orrs	r3, r1
 8002848:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002850:	2b01      	cmp	r3, #1
 8002852:	d118      	bne.n	8002886 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800285e:	f023 0304 	bic.w	r3, r3, #4
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800286a:	4311      	orrs	r1, r2
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002870:	4311      	orrs	r1, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002876:	430a      	orrs	r2, r1
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0201 	orr.w	r2, r2, #1
 8002882:	611a      	str	r2, [r3, #16]
 8002884:	e007      	b.n	8002896 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0201 	bic.w	r2, r2, #1
 8002894:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d10c      	bne.n	80028b8 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a4:	f023 010f 	bic.w	r1, r3, #15
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	1e5a      	subs	r2, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80028b6:	e007      	b.n	80028c8 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 020f 	bic.w	r2, r2, #15
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028cc:	f023 0303 	bic.w	r3, r3, #3
 80028d0:	f043 0201 	orr.w	r2, r3, #1
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80028d8:	e007      	b.n	80028ea <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028de:	f043 0210 	orr.w	r2, r3, #16
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3720      	adds	r7, #32
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000150 	.word	0x20000150
 80028f8:	053e2d63 	.word	0x053e2d63
 80028fc:	50040000 	.word	0x50040000
 8002900:	50040300 	.word	0x50040300
 8002904:	fff0c007 	.word	0xfff0c007

08002908 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fe7b 	bl	8002610 <LL_ADC_REG_IsConversionOngoing>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d14f      	bne.n	80029c0 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <HAL_ADC_Start+0x26>
 800292a:	2302      	movs	r3, #2
 800292c:	e04b      	b.n	80029c6 <HAL_ADC_Start+0xbe>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fdb6 	bl	80034a8 <ADC_Enable>
 800293c:	4603      	mov	r3, r0
 800293e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d137      	bne.n	80029b6 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800294e:	f023 0301 	bic.w	r3, r3, #1
 8002952:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800295e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002966:	d106      	bne.n	8002976 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296c:	f023 0206 	bic.w	r2, r3, #6
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	659a      	str	r2, [r3, #88]	@ 0x58
 8002974:	e002      	b.n	800297c <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	221c      	movs	r2, #28
 8002982:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d007      	beq.n	80029aa <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029a2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fe06 	bl	80025c0 <LL_ADC_REG_StartConversion>
 80029b4:	e006      	b.n	80029c4 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80029be:	e001      	b.n	80029c4 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029c0:	2302      	movs	r3, #2
 80029c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b084      	sub	sp, #16
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_ADC_Stop+0x16>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e023      	b.n	8002a2c <HAL_ADC_Stop+0x5e>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80029ec:	2103      	movs	r1, #3
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 fc9e 	bl	8003330 <ADC_ConversionStop>
 80029f4:	4603      	mov	r3, r0
 80029f6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d111      	bne.n	8002a22 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 fdd8 	bl	80035b4 <ADC_Disable>
 8002a04:	4603      	mov	r3, r0
 8002a06:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d109      	bne.n	8002a22 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a16:	f023 0301 	bic.w	r3, r3, #1
 8002a1a:	f043 0201 	orr.w	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	2b08      	cmp	r3, #8
 8002a44:	d102      	bne.n	8002a4c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002a46:	2308      	movs	r3, #8
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	e010      	b.n	8002a6e <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d007      	beq.n	8002a6a <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5e:	f043 0220 	orr.w	r2, r3, #32
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e06f      	b.n	8002b4a <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a6e:	f7ff fbc3 	bl	80021f8 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a74:	e021      	b.n	8002aba <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7c:	d01d      	beq.n	8002aba <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002a7e:	f7ff fbbb 	bl	80021f8 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d302      	bcc.n	8002a94 <HAL_ADC_PollForConversion+0x60>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d112      	bne.n	8002aba <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10b      	bne.n	8002aba <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa6:	f043 0204 	orr.w	r2, r3, #4
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e047      	b.n	8002b4a <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0d6      	beq.n	8002a76 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002acc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff fc46 	bl	800236a <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01c      	beq.n	8002b1e <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	7e5b      	ldrb	r3, [r3, #25]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d118      	bne.n	8002b1e <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d111      	bne.n	8002b1e <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d105      	bne.n	8002b1e <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b16:	f043 0201 	orr.w	r2, r3, #1
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b08      	cmp	r3, #8
 8002b2a:	d104      	bne.n	8002b36 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2208      	movs	r2, #8
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	e008      	b.n	8002b48 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d103      	bne.n	8002b48 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	220c      	movs	r2, #12
 8002b46:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b0b6      	sub	sp, #216	@ 0xd8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_ConfigChannel+0x22>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e3bb      	b.n	8003306 <HAL_ADC_ConfigChannel+0x79a>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fd38 	bl	8002610 <LL_ADC_REG_IsConversionOngoing>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f040 83a0 	bne.w	80032e8 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b05      	cmp	r3, #5
 8002bb6:	d824      	bhi.n	8002c02 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	3b02      	subs	r3, #2
 8002bbe:	2b03      	cmp	r3, #3
 8002bc0:	d81b      	bhi.n	8002bfa <HAL_ADC_ConfigChannel+0x8e>
 8002bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc8 <HAL_ADC_ConfigChannel+0x5c>)
 8002bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc8:	08002bd9 	.word	0x08002bd9
 8002bcc:	08002be1 	.word	0x08002be1
 8002bd0:	08002be9 	.word	0x08002be9
 8002bd4:	08002bf1 	.word	0x08002bf1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002bd8:	230c      	movs	r3, #12
 8002bda:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002bde:	e010      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002be0:	2312      	movs	r3, #18
 8002be2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002be6:	e00c      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002be8:	2318      	movs	r3, #24
 8002bea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002bee:	e008      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002bf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002bf8:	e003      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002bfa:	2306      	movs	r3, #6
 8002bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c00:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002c10:	f7ff fbbe 	bl	8002390 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff fcf9 	bl	8002610 <LL_ADC_REG_IsConversionOngoing>
 8002c1e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fd19 	bl	800265e <LL_ADC_INJ_IsConversionOngoing>
 8002c2c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f040 81a4 	bne.w	8002f82 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f040 819f 	bne.w	8002f82 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	6819      	ldr	r1, [r3, #0]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	461a      	mov	r2, r3
 8002c52:	f7ff fbc9 	bl	80023e8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	695a      	ldr	r2, [r3, #20]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	08db      	lsrs	r3, r3, #3
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d00a      	beq.n	8002c8e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6818      	ldr	r0, [r3, #0]
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	6919      	ldr	r1, [r3, #16]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c88:	f7ff fb1a 	bl	80022c0 <LL_ADC_SetOffset>
 8002c8c:	e179      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2100      	movs	r1, #0
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff fb37 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10a      	bne.n	8002cba <HAL_ADC_ConfigChannel+0x14e>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fb2c 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	0e9b      	lsrs	r3, r3, #26
 8002cb4:	f003 021f 	and.w	r2, r3, #31
 8002cb8:	e01e      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x18c>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fb21 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cd0:	fa93 f3a3 	rbit	r3, r3
 8002cd4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cd8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002cdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ce0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002ce8:	2320      	movs	r3, #32
 8002cea:	e004      	b.n	8002cf6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002cec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cf0:	fab3 f383 	clz	r3, r3
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d105      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x1a4>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	0e9b      	lsrs	r3, r3, #26
 8002d0a:	f003 031f 	and.w	r3, r3, #31
 8002d0e:	e018      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x1d6>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d1c:	fa93 f3a3 	rbit	r3, r3
 8002d20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002d24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002d2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002d34:	2320      	movs	r3, #32
 8002d36:	e004      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002d38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d3c:	fab3 f383 	clz	r3, r3
 8002d40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d106      	bne.n	8002d54 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff faf0 	bl	8002334 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2101      	movs	r1, #1
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fad4 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002d60:	4603      	mov	r3, r0
 8002d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10a      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x214>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2101      	movs	r1, #1
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff fac9 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002d76:	4603      	mov	r3, r0
 8002d78:	0e9b      	lsrs	r3, r3, #26
 8002d7a:	f003 021f 	and.w	r2, r3, #31
 8002d7e:	e01e      	b.n	8002dbe <HAL_ADC_ConfigChannel+0x252>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2101      	movs	r1, #1
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fabe 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d96:	fa93 f3a3 	rbit	r3, r3
 8002d9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002d9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002da2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002da6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002dae:	2320      	movs	r3, #32
 8002db0:	e004      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002db2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002db6:	fab3 f383 	clz	r3, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d105      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x26a>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	0e9b      	lsrs	r3, r3, #26
 8002dd0:	f003 031f 	and.w	r3, r3, #31
 8002dd4:	e018      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x29c>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002de2:	fa93 f3a3 	rbit	r3, r3
 8002de6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002dea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002df2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002dfa:	2320      	movs	r3, #32
 8002dfc:	e004      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002dfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d106      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2200      	movs	r2, #0
 8002e12:	2101      	movs	r1, #1
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fa8d 	bl	8002334 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2102      	movs	r1, #2
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff fa71 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002e26:	4603      	mov	r3, r0
 8002e28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <HAL_ADC_ConfigChannel+0x2da>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2102      	movs	r1, #2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff fa66 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	0e9b      	lsrs	r3, r3, #26
 8002e40:	f003 021f 	and.w	r2, r3, #31
 8002e44:	e01e      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x318>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2102      	movs	r1, #2
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff fa5b 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002e52:	4603      	mov	r3, r0
 8002e54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e5c:	fa93 f3a3 	rbit	r3, r3
 8002e60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002e64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002e6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002e74:	2320      	movs	r3, #32
 8002e76:	e004      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002e78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e7c:	fab3 f383 	clz	r3, r3
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d105      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x330>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	0e9b      	lsrs	r3, r3, #26
 8002e96:	f003 031f 	and.w	r3, r3, #31
 8002e9a:	e014      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x35a>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ea4:	fa93 f3a3 	rbit	r3, r3
 8002ea8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002eaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002eac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002eb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002eb8:	2320      	movs	r3, #32
 8002eba:	e004      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002ebc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ec0:	fab3 f383 	clz	r3, r3
 8002ec4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d106      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2102      	movs	r1, #2
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fa2e 	bl	8002334 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2103      	movs	r1, #3
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff fa12 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10a      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x398>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2103      	movs	r1, #3
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff fa07 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002efa:	4603      	mov	r3, r0
 8002efc:	0e9b      	lsrs	r3, r3, #26
 8002efe:	f003 021f 	and.w	r2, r3, #31
 8002f02:	e017      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x3c8>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2103      	movs	r1, #3
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff f9fc 	bl	8002308 <LL_ADC_GetOffsetChannel>
 8002f10:	4603      	mov	r3, r0
 8002f12:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f1e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002f20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002f26:	2320      	movs	r3, #32
 8002f28:	e003      	b.n	8002f32 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002f2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f2c:	fab3 f383 	clz	r3, r3
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d105      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x3e0>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0e9b      	lsrs	r3, r3, #26
 8002f46:	f003 031f 	and.w	r3, r3, #31
 8002f4a:	e011      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x404>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f54:	fa93 f3a3 	rbit	r3, r3
 8002f58:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002f5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f5c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002f5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002f64:	2320      	movs	r3, #32
 8002f66:	e003      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002f68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f6a:	fab3 f383 	clz	r3, r3
 8002f6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d106      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	2103      	movs	r1, #3
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff f9d9 	bl	8002334 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff faf4 	bl	8002574 <LL_ADC_IsEnabled>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f040 8140 	bne.w	8003214 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6818      	ldr	r0, [r3, #0]
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	6819      	ldr	r1, [r3, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	f7ff fa4d 	bl	8002440 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	4a8f      	ldr	r2, [pc, #572]	@ (80031e8 <HAL_ADC_ConfigChannel+0x67c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	f040 8131 	bne.w	8003214 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10b      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x46e>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	0e9b      	lsrs	r3, r3, #26
 8002fc8:	3301      	adds	r3, #1
 8002fca:	f003 031f 	and.w	r3, r3, #31
 8002fce:	2b09      	cmp	r3, #9
 8002fd0:	bf94      	ite	ls
 8002fd2:	2301      	movls	r3, #1
 8002fd4:	2300      	movhi	r3, #0
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	e019      	b.n	800300e <HAL_ADC_ConfigChannel+0x4a2>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002fe8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002fec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002ff2:	2320      	movs	r3, #32
 8002ff4:	e003      	b.n	8002ffe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ff8:	fab3 f383 	clz	r3, r3
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	3301      	adds	r3, #1
 8003000:	f003 031f 	and.w	r3, r3, #31
 8003004:	2b09      	cmp	r3, #9
 8003006:	bf94      	ite	ls
 8003008:	2301      	movls	r3, #1
 800300a:	2300      	movhi	r3, #0
 800300c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800300e:	2b00      	cmp	r3, #0
 8003010:	d079      	beq.n	8003106 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800301a:	2b00      	cmp	r3, #0
 800301c:	d107      	bne.n	800302e <HAL_ADC_ConfigChannel+0x4c2>
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	0e9b      	lsrs	r3, r3, #26
 8003024:	3301      	adds	r3, #1
 8003026:	069b      	lsls	r3, r3, #26
 8003028:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800302c:	e015      	b.n	800305a <HAL_ADC_ConfigChannel+0x4ee>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003036:	fa93 f3a3 	rbit	r3, r3
 800303a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800303c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800303e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003046:	2320      	movs	r3, #32
 8003048:	e003      	b.n	8003052 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800304a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800304c:	fab3 f383 	clz	r3, r3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	3301      	adds	r3, #1
 8003054:	069b      	lsls	r3, r3, #26
 8003056:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003062:	2b00      	cmp	r3, #0
 8003064:	d109      	bne.n	800307a <HAL_ADC_ConfigChannel+0x50e>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	0e9b      	lsrs	r3, r3, #26
 800306c:	3301      	adds	r3, #1
 800306e:	f003 031f 	and.w	r3, r3, #31
 8003072:	2101      	movs	r1, #1
 8003074:	fa01 f303 	lsl.w	r3, r1, r3
 8003078:	e017      	b.n	80030aa <HAL_ADC_ConfigChannel+0x53e>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800308a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800308c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003092:	2320      	movs	r3, #32
 8003094:	e003      	b.n	800309e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	3301      	adds	r3, #1
 80030a0:	f003 031f 	and.w	r3, r3, #31
 80030a4:	2101      	movs	r1, #1
 80030a6:	fa01 f303 	lsl.w	r3, r1, r3
 80030aa:	ea42 0103 	orr.w	r1, r2, r3
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10a      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x564>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	0e9b      	lsrs	r3, r3, #26
 80030c0:	3301      	adds	r3, #1
 80030c2:	f003 021f 	and.w	r2, r3, #31
 80030c6:	4613      	mov	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	4413      	add	r3, r2
 80030cc:	051b      	lsls	r3, r3, #20
 80030ce:	e018      	b.n	8003102 <HAL_ADC_ConfigChannel+0x596>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030d8:	fa93 f3a3 	rbit	r3, r3
 80030dc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80030de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80030e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80030e8:	2320      	movs	r3, #32
 80030ea:	e003      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80030ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ee:	fab3 f383 	clz	r3, r3
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	3301      	adds	r3, #1
 80030f6:	f003 021f 	and.w	r2, r3, #31
 80030fa:	4613      	mov	r3, r2
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	4413      	add	r3, r2
 8003100:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003102:	430b      	orrs	r3, r1
 8003104:	e081      	b.n	800320a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310e:	2b00      	cmp	r3, #0
 8003110:	d107      	bne.n	8003122 <HAL_ADC_ConfigChannel+0x5b6>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	0e9b      	lsrs	r3, r3, #26
 8003118:	3301      	adds	r3, #1
 800311a:	069b      	lsls	r3, r3, #26
 800311c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003120:	e015      	b.n	800314e <HAL_ADC_ConfigChannel+0x5e2>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800312a:	fa93 f3a3 	rbit	r3, r3
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800313a:	2320      	movs	r3, #32
 800313c:	e003      	b.n	8003146 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800313e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003140:	fab3 f383 	clz	r3, r3
 8003144:	b2db      	uxtb	r3, r3
 8003146:	3301      	adds	r3, #1
 8003148:	069b      	lsls	r3, r3, #26
 800314a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003156:	2b00      	cmp	r3, #0
 8003158:	d109      	bne.n	800316e <HAL_ADC_ConfigChannel+0x602>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	0e9b      	lsrs	r3, r3, #26
 8003160:	3301      	adds	r3, #1
 8003162:	f003 031f 	and.w	r3, r3, #31
 8003166:	2101      	movs	r1, #1
 8003168:	fa01 f303 	lsl.w	r3, r1, r3
 800316c:	e017      	b.n	800319e <HAL_ADC_ConfigChannel+0x632>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	fa93 f3a3 	rbit	r3, r3
 800317a:	61bb      	str	r3, [r7, #24]
  return result;
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003186:	2320      	movs	r3, #32
 8003188:	e003      	b.n	8003192 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800318a:	6a3b      	ldr	r3, [r7, #32]
 800318c:	fab3 f383 	clz	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	3301      	adds	r3, #1
 8003194:	f003 031f 	and.w	r3, r3, #31
 8003198:	2101      	movs	r1, #1
 800319a:	fa01 f303 	lsl.w	r3, r1, r3
 800319e:	ea42 0103 	orr.w	r1, r2, r3
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10d      	bne.n	80031ca <HAL_ADC_ConfigChannel+0x65e>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	0e9b      	lsrs	r3, r3, #26
 80031b4:	3301      	adds	r3, #1
 80031b6:	f003 021f 	and.w	r2, r3, #31
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	3b1e      	subs	r3, #30
 80031c2:	051b      	lsls	r3, r3, #20
 80031c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031c8:	e01e      	b.n	8003208 <HAL_ADC_ConfigChannel+0x69c>
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	fa93 f3a3 	rbit	r3, r3
 80031d6:	60fb      	str	r3, [r7, #12]
  return result;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d104      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80031e2:	2320      	movs	r3, #32
 80031e4:	e006      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x688>
 80031e6:	bf00      	nop
 80031e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	fab3 f383 	clz	r3, r3
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	3301      	adds	r3, #1
 80031f6:	f003 021f 	and.w	r2, r3, #31
 80031fa:	4613      	mov	r3, r2
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	4413      	add	r3, r2
 8003200:	3b1e      	subs	r3, #30
 8003202:	051b      	lsls	r3, r3, #20
 8003204:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003208:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800320e:	4619      	mov	r1, r3
 8003210:	f7ff f8ea 	bl	80023e8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	4b3d      	ldr	r3, [pc, #244]	@ (8003310 <HAL_ADC_ConfigChannel+0x7a4>)
 800321a:	4013      	ands	r3, r2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d06c      	beq.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003220:	483c      	ldr	r0, [pc, #240]	@ (8003314 <HAL_ADC_ConfigChannel+0x7a8>)
 8003222:	f7ff f83f 	bl	80022a4 <LL_ADC_GetCommonPathInternalCh>
 8003226:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a3a      	ldr	r2, [pc, #232]	@ (8003318 <HAL_ADC_ConfigChannel+0x7ac>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d127      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003234:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003238:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d121      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a35      	ldr	r2, [pc, #212]	@ (800331c <HAL_ADC_ConfigChannel+0x7b0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d157      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800324a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800324e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003252:	4619      	mov	r1, r3
 8003254:	482f      	ldr	r0, [pc, #188]	@ (8003314 <HAL_ADC_ConfigChannel+0x7a8>)
 8003256:	f7ff f812 	bl	800227e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800325a:	4b31      	ldr	r3, [pc, #196]	@ (8003320 <HAL_ADC_ConfigChannel+0x7b4>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	099b      	lsrs	r3, r3, #6
 8003260:	4a30      	ldr	r2, [pc, #192]	@ (8003324 <HAL_ADC_ConfigChannel+0x7b8>)
 8003262:	fba2 2303 	umull	r2, r3, r2, r3
 8003266:	099b      	lsrs	r3, r3, #6
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	4613      	mov	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	4413      	add	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003274:	e002      	b.n	800327c <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	3b01      	subs	r3, #1
 800327a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f9      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003282:	e03a      	b.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a27      	ldr	r2, [pc, #156]	@ (8003328 <HAL_ADC_ConfigChannel+0x7bc>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d113      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800328e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003292:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d10d      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a1f      	ldr	r2, [pc, #124]	@ (800331c <HAL_ADC_ConfigChannel+0x7b0>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d12a      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032ac:	4619      	mov	r1, r3
 80032ae:	4819      	ldr	r0, [pc, #100]	@ (8003314 <HAL_ADC_ConfigChannel+0x7a8>)
 80032b0:	f7fe ffe5 	bl	800227e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032b4:	e021      	b.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a1c      	ldr	r2, [pc, #112]	@ (800332c <HAL_ADC_ConfigChannel+0x7c0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d11c      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d116      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a12      	ldr	r2, [pc, #72]	@ (800331c <HAL_ADC_ConfigChannel+0x7b0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d111      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032de:	4619      	mov	r1, r3
 80032e0:	480c      	ldr	r0, [pc, #48]	@ (8003314 <HAL_ADC_ConfigChannel+0x7a8>)
 80032e2:	f7fe ffcc 	bl	800227e <LL_ADC_SetCommonPathInternalCh>
 80032e6:	e008      	b.n	80032fa <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ec:	f043 0220 	orr.w	r2, r3, #32
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003302:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003306:	4618      	mov	r0, r3
 8003308:	37d8      	adds	r7, #216	@ 0xd8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	80080000 	.word	0x80080000
 8003314:	50040300 	.word	0x50040300
 8003318:	c7520000 	.word	0xc7520000
 800331c:	50040000 	.word	0x50040000
 8003320:	20000150 	.word	0x20000150
 8003324:	053e2d63 	.word	0x053e2d63
 8003328:	cb840000 	.word	0xcb840000
 800332c:	80000001 	.word	0x80000001

08003330 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b088      	sub	sp, #32
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff f962 	bl	8002610 <LL_ADC_REG_IsConversionOngoing>
 800334c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff f983 	bl	800265e <LL_ADC_INJ_IsConversionOngoing>
 8003358:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d103      	bne.n	8003368 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 8098 	beq.w	8003498 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d02a      	beq.n	80033cc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	7e5b      	ldrb	r3, [r3, #25]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d126      	bne.n	80033cc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	7e1b      	ldrb	r3, [r3, #24]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d122      	bne.n	80033cc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003386:	2301      	movs	r3, #1
 8003388:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800338a:	e014      	b.n	80033b6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	4a45      	ldr	r2, [pc, #276]	@ (80034a4 <ADC_ConversionStop+0x174>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d90d      	bls.n	80033b0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003398:	f043 0210 	orr.w	r2, r3, #16
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a4:	f043 0201 	orr.w	r2, r3, #1
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e074      	b.n	800349a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	3301      	adds	r3, #1
 80033b4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033c0:	2b40      	cmp	r3, #64	@ 0x40
 80033c2:	d1e3      	bne.n	800338c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2240      	movs	r2, #64	@ 0x40
 80033ca:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d014      	beq.n	80033fc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff f91a 	bl	8002610 <LL_ADC_REG_IsConversionOngoing>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00c      	beq.n	80033fc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff f8d7 	bl	800259a <LL_ADC_IsDisableOngoing>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d104      	bne.n	80033fc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff f8f6 	bl	80025e8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d014      	beq.n	800342c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff f929 	bl	800265e <LL_ADC_INJ_IsConversionOngoing>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00c      	beq.n	800342c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff f8bf 	bl	800259a <LL_ADC_IsDisableOngoing>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d104      	bne.n	800342c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff f905 	bl	8002636 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	2b02      	cmp	r3, #2
 8003430:	d005      	beq.n	800343e <ADC_ConversionStop+0x10e>
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	2b03      	cmp	r3, #3
 8003436:	d105      	bne.n	8003444 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003438:	230c      	movs	r3, #12
 800343a:	617b      	str	r3, [r7, #20]
        break;
 800343c:	e005      	b.n	800344a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800343e:	2308      	movs	r3, #8
 8003440:	617b      	str	r3, [r7, #20]
        break;
 8003442:	e002      	b.n	800344a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003444:	2304      	movs	r3, #4
 8003446:	617b      	str	r3, [r7, #20]
        break;
 8003448:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800344a:	f7fe fed5 	bl	80021f8 <HAL_GetTick>
 800344e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003450:	e01b      	b.n	800348a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003452:	f7fe fed1 	bl	80021f8 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b05      	cmp	r3, #5
 800345e:	d914      	bls.n	800348a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	4013      	ands	r3, r2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003472:	f043 0210 	orr.w	r2, r3, #16
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347e:	f043 0201 	orr.w	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e007      	b.n	800349a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1dc      	bne.n	8003452 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3720      	adds	r7, #32
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	a33fffff 	.word	0xa33fffff

080034a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff f85b 	bl	8002574 <LL_ADC_IsEnabled>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d169      	bne.n	8003598 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	4b36      	ldr	r3, [pc, #216]	@ (80035a4 <ADC_Enable+0xfc>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00d      	beq.n	80034ee <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d6:	f043 0210 	orr.w	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e2:	f043 0201 	orr.w	r2, r3, #1
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e055      	b.n	800359a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff f816 	bl	8002524 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034f8:	482b      	ldr	r0, [pc, #172]	@ (80035a8 <ADC_Enable+0x100>)
 80034fa:	f7fe fed3 	bl	80022a4 <LL_ADC_GetCommonPathInternalCh>
 80034fe:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003500:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003508:	4b28      	ldr	r3, [pc, #160]	@ (80035ac <ADC_Enable+0x104>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	099b      	lsrs	r3, r3, #6
 800350e:	4a28      	ldr	r2, [pc, #160]	@ (80035b0 <ADC_Enable+0x108>)
 8003510:	fba2 2303 	umull	r2, r3, r2, r3
 8003514:	099b      	lsrs	r3, r3, #6
 8003516:	1c5a      	adds	r2, r3, #1
 8003518:	4613      	mov	r3, r2
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003522:	e002      	b.n	800352a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	3b01      	subs	r3, #1
 8003528:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1f9      	bne.n	8003524 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003530:	f7fe fe62 	bl	80021f8 <HAL_GetTick>
 8003534:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003536:	e028      	b.n	800358a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff f819 	bl	8002574 <LL_ADC_IsEnabled>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d104      	bne.n	8003552 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4618      	mov	r0, r3
 800354e:	f7fe ffe9 	bl	8002524 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003552:	f7fe fe51 	bl	80021f8 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d914      	bls.n	800358a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b01      	cmp	r3, #1
 800356c:	d00d      	beq.n	800358a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003572:	f043 0210 	orr.w	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800357e:	f043 0201 	orr.w	r2, r3, #1
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e007      	b.n	800359a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b01      	cmp	r3, #1
 8003596:	d1cf      	bne.n	8003538 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	8000003f 	.word	0x8000003f
 80035a8:	50040300 	.word	0x50040300
 80035ac:	20000150 	.word	0x20000150
 80035b0:	053e2d63 	.word	0x053e2d63

080035b4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fe ffea 	bl	800259a <LL_ADC_IsDisableOngoing>
 80035c6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7fe ffd1 	bl	8002574 <LL_ADC_IsEnabled>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d047      	beq.n	8003668 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d144      	bne.n	8003668 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 030d 	and.w	r3, r3, #13
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d10c      	bne.n	8003606 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7fe ffab 	bl	800254c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2203      	movs	r2, #3
 80035fc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035fe:	f7fe fdfb 	bl	80021f8 <HAL_GetTick>
 8003602:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003604:	e029      	b.n	800365a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360a:	f043 0210 	orr.w	r2, r3, #16
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003616:	f043 0201 	orr.w	r2, r3, #1
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e023      	b.n	800366a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003622:	f7fe fde9 	bl	80021f8 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d914      	bls.n	800365a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00d      	beq.n	800365a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003642:	f043 0210 	orr.w	r2, r3, #16
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364e:	f043 0201 	orr.w	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e007      	b.n	800366a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1dc      	bne.n	8003622 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <LL_ADC_StartCalibration>:
{
 8003672:	b480      	push	{r7}
 8003674:	b083      	sub	sp, #12
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
 800367a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003684:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800368e:	4313      	orrs	r3, r2
 8003690:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	609a      	str	r2, [r3, #8]
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_ADC_IsCalibrationOnGoing>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036b8:	d101      	bne.n	80036be <LL_ADC_IsCalibrationOnGoing+0x1a>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d101      	bne.n	80036e8 <HAL_ADCEx_Calibration_Start+0x1c>
 80036e4:	2302      	movs	r3, #2
 80036e6:	e04d      	b.n	8003784 <HAL_ADCEx_Calibration_Start+0xb8>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f7ff ff5f 	bl	80035b4 <ADC_Disable>
 80036f6:	4603      	mov	r3, r0
 80036f8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80036fa:	7bfb      	ldrb	r3, [r7, #15]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d136      	bne.n	800376e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003704:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003708:	f023 0302 	bic.w	r3, r3, #2
 800370c:	f043 0202 	orr.w	r2, r3, #2
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6839      	ldr	r1, [r7, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff ffa9 	bl	8003672 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003720:	e014      	b.n	800374c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3301      	adds	r3, #1
 8003726:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800372e:	d30d      	bcc.n	800374c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003734:	f023 0312 	bic.w	r3, r3, #18
 8003738:	f043 0210 	orr.w	r2, r3, #16
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e01b      	b.n	8003784 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff ffa7 	bl	80036a4 <LL_ADC_IsCalibrationOnGoing>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1e2      	bne.n	8003722 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003760:	f023 0303 	bic.w	r3, r3, #3
 8003764:	f043 0201 	orr.w	r2, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	655a      	str	r2, [r3, #84]	@ 0x54
 800376c:	e005      	b.n	800377a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003772:	f043 0210 	orr.w	r2, r3, #16
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003782:	7bfb      	ldrb	r3, [r7, #15]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e0ed      	b.n	800397a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d102      	bne.n	80037b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7fe f93a 	bl	8001a24 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037c0:	f7fe fd1a 	bl	80021f8 <HAL_GetTick>
 80037c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80037c6:	e012      	b.n	80037ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037c8:	f7fe fd16 	bl	80021f8 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b0a      	cmp	r3, #10
 80037d4:	d90b      	bls.n	80037ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2205      	movs	r2, #5
 80037e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e0c5      	b.n	800397a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d0e5      	beq.n	80037c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0202 	bic.w	r2, r2, #2
 800380a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800380c:	f7fe fcf4 	bl	80021f8 <HAL_GetTick>
 8003810:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003812:	e012      	b.n	800383a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003814:	f7fe fcf0 	bl	80021f8 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b0a      	cmp	r3, #10
 8003820:	d90b      	bls.n	800383a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2205      	movs	r2, #5
 8003832:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e09f      	b.n	800397a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1e5      	bne.n	8003814 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	7e1b      	ldrb	r3, [r3, #24]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d108      	bne.n	8003862 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	e007      	b.n	8003872 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003870:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	7e5b      	ldrb	r3, [r3, #25]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d108      	bne.n	800388c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	e007      	b.n	800389c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800389a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	7e9b      	ldrb	r3, [r3, #26]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d108      	bne.n	80038b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0220 	orr.w	r2, r2, #32
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	e007      	b.n	80038c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0220 	bic.w	r2, r2, #32
 80038c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	7edb      	ldrb	r3, [r3, #27]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d108      	bne.n	80038e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0210 	bic.w	r2, r2, #16
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	e007      	b.n	80038f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f042 0210 	orr.w	r2, r2, #16
 80038ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	7f1b      	ldrb	r3, [r3, #28]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d108      	bne.n	800390a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f042 0208 	orr.w	r2, r2, #8
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	e007      	b.n	800391a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0208 	bic.w	r2, r2, #8
 8003918:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	7f5b      	ldrb	r3, [r3, #29]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d108      	bne.n	8003934 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f042 0204 	orr.w	r2, r2, #4
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	e007      	b.n	8003944 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0204 	bic.w	r2, r2, #4
 8003942:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	431a      	orrs	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	ea42 0103 	orr.w	r1, r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	1e5a      	subs	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003982:	b480      	push	{r7}
 8003984:	b087      	sub	sp, #28
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
 800398a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003998:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d003      	beq.n	80039a8 <HAL_CAN_ConfigFilter+0x26>
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	f040 80aa 	bne.w	8003afc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80039ae:	f043 0201 	orr.w	r2, r3, #1
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	f003 031f 	and.w	r3, r3, #31
 80039c0:	2201      	movs	r2, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	43db      	mvns	r3, r3
 80039d2:	401a      	ands	r2, r3
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d123      	bne.n	8003a2a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	43db      	mvns	r3, r3
 80039ec:	401a      	ands	r2, r3
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003a04:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	3248      	adds	r2, #72	@ 0x48
 8003a0a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a1e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a20:	6979      	ldr	r1, [r7, #20]
 8003a22:	3348      	adds	r3, #72	@ 0x48
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d122      	bne.n	8003a78 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003a52:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	3248      	adds	r2, #72	@ 0x48
 8003a58:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a6c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a6e:	6979      	ldr	r1, [r7, #20]
 8003a70:	3348      	adds	r3, #72	@ 0x48
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	440b      	add	r3, r1
 8003a76:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d109      	bne.n	8003a94 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003a92:	e007      	b.n	8003aa4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d109      	bne.n	8003ac0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	401a      	ands	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003abe:	e007      	b.n	8003ad0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d107      	bne.n	8003ae8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003aee:	f023 0201 	bic.w	r2, r3, #1
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003af8:	2300      	movs	r3, #0
 8003afa:	e006      	b.n	8003b0a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
  }
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	371c      	adds	r7, #28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d12e      	bne.n	8003b88 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0201 	bic.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b42:	f7fe fb59 	bl	80021f8 <HAL_GetTick>
 8003b46:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003b48:	e012      	b.n	8003b70 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003b4a:	f7fe fb55 	bl	80021f8 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b0a      	cmp	r3, #10
 8003b56:	d90b      	bls.n	8003b70 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2205      	movs	r2, #5
 8003b68:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e012      	b.n	8003b96 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1e5      	bne.n	8003b4a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003b84:	2300      	movs	r3, #0
 8003b86:	e006      	b.n	8003b96 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
  }
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b087      	sub	sp, #28
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	60f8      	str	r0, [r7, #12]
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
 8003baa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bb2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d003      	beq.n	8003bc2 <HAL_CAN_GetRxMessage+0x24>
 8003bba:	7dfb      	ldrb	r3, [r7, #23]
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	f040 8103 	bne.w	8003dc8 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10e      	bne.n	8003be6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d116      	bne.n	8003c04 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e0f7      	b.n	8003dd6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	f003 0303 	and.w	r3, r3, #3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d107      	bne.n	8003c04 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0e8      	b.n	8003dd6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	331b      	adds	r3, #27
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	4413      	add	r3, r2
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0204 	and.w	r2, r3, #4
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10c      	bne.n	8003c3c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	331b      	adds	r3, #27
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	4413      	add	r3, r2
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	0d5b      	lsrs	r3, r3, #21
 8003c32:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	e00b      	b.n	8003c54 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	331b      	adds	r3, #27
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	4413      	add	r3, r2
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	08db      	lsrs	r3, r3, #3
 8003c4c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	331b      	adds	r3, #27
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	4413      	add	r3, r2
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0202 	and.w	r2, r3, #2
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	331b      	adds	r3, #27
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	4413      	add	r3, r2
 8003c76:	3304      	adds	r3, #4
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d003      	beq.n	8003c8a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2208      	movs	r2, #8
 8003c86:	611a      	str	r2, [r3, #16]
 8003c88:	e00b      	b.n	8003ca2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	331b      	adds	r3, #27
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	4413      	add	r3, r2
 8003c96:	3304      	adds	r3, #4
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 020f 	and.w	r2, r3, #15
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	331b      	adds	r3, #27
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	4413      	add	r3, r2
 8003cae:	3304      	adds	r3, #4
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	0a1b      	lsrs	r3, r3, #8
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	331b      	adds	r3, #27
 8003cc2:	011b      	lsls	r3, r3, #4
 8003cc4:	4413      	add	r3, r2
 8003cc6:	3304      	adds	r3, #4
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	0c1b      	lsrs	r3, r3, #16
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	0a1a      	lsrs	r2, r3, #8
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	4413      	add	r3, r2
 8003d0c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	0c1a      	lsrs	r2, r3, #16
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	3302      	adds	r3, #2
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	011b      	lsls	r3, r3, #4
 8003d24:	4413      	add	r3, r2
 8003d26:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	0e1a      	lsrs	r2, r3, #24
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	3303      	adds	r3, #3
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	4413      	add	r3, r2
 8003d40:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	3304      	adds	r3, #4
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	4413      	add	r3, r2
 8003d58:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	0a1a      	lsrs	r2, r3, #8
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	3305      	adds	r3, #5
 8003d64:	b2d2      	uxtb	r2, r2
 8003d66:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	011b      	lsls	r3, r3, #4
 8003d70:	4413      	add	r3, r2
 8003d72:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	0c1a      	lsrs	r2, r3, #16
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	3306      	adds	r3, #6
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	4413      	add	r3, r2
 8003d8c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	0e1a      	lsrs	r2, r3, #24
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	3307      	adds	r3, #7
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d108      	bne.n	8003db4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0220 	orr.w	r2, r2, #32
 8003db0:	60da      	str	r2, [r3, #12]
 8003db2:	e007      	b.n	8003dc4 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0220 	orr.w	r2, r2, #32
 8003dc2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	e006      	b.n	8003dd6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
  }
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d002      	beq.n	8003e00 <HAL_CAN_ActivateNotification+0x1e>
 8003dfa:	7bfb      	ldrb	r3, [r7, #15]
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d109      	bne.n	8003e14 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6959      	ldr	r1, [r3, #20]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	e006      	b.n	8003e22 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
  }
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b08a      	sub	sp, #40	@ 0x28
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003e36:	2300      	movs	r3, #0
 8003e38:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003e6a:	6a3b      	ldr	r3, [r7, #32]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d07c      	beq.n	8003f6e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d023      	beq.n	8003ec6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2201      	movs	r2, #1
 8003e84:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d003      	beq.n	8003e98 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f983 	bl	800419c <HAL_CAN_TxMailbox0CompleteCallback>
 8003e96:	e016      	b.n	8003ec6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d004      	beq.n	8003eac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eaa:	e00c      	b.n	8003ec6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d004      	beq.n	8003ec0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ebe:	e002      	b.n	8003ec6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f989 	bl	80041d8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d024      	beq.n	8003f1a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ed8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d003      	beq.n	8003eec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 f963 	bl	80041b0 <HAL_CAN_TxMailbox1CompleteCallback>
 8003eea:	e016      	b.n	8003f1a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d004      	beq.n	8003f00 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003efe:	e00c      	b.n	8003f1a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d004      	beq.n	8003f14 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f12:	e002      	b.n	8003f1a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f969 	bl	80041ec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d024      	beq.n	8003f6e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003f2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f943 	bl	80041c4 <HAL_CAN_TxMailbox2CompleteCallback>
 8003f3e:	e016      	b.n	8003f6e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d004      	beq.n	8003f54 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f52:	e00c      	b.n	8003f6e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d004      	beq.n	8003f68 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f66:	e002      	b.n	8003f6e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f949 	bl	8004200 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00c      	beq.n	8003f92 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f003 0310 	and.w	r3, r3, #16
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d007      	beq.n	8003f92 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2210      	movs	r2, #16
 8003f90:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00b      	beq.n	8003fb4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d006      	beq.n	8003fb4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2208      	movs	r2, #8
 8003fac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f930 	bl	8004214 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f7fe f869 	bl	80020a4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00c      	beq.n	8003ff6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f003 0310 	and.w	r3, r3, #16
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2210      	movs	r2, #16
 8003ff4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	f003 0320 	and.w	r3, r3, #32
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00b      	beq.n	8004018 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d006      	beq.n	8004018 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2208      	movs	r2, #8
 8004010:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f912 	bl	800423c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	f003 0310 	and.w	r3, r3, #16
 800401e:	2b00      	cmp	r3, #0
 8004020:	d009      	beq.n	8004036 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	f003 0303 	and.w	r3, r3, #3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d002      	beq.n	8004036 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f000 f8f9 	bl	8004228 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00b      	beq.n	8004058 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f003 0310 	and.w	r3, r3, #16
 8004046:	2b00      	cmp	r3, #0
 8004048:	d006      	beq.n	8004058 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2210      	movs	r2, #16
 8004050:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f8fc 	bl	8004250 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00b      	beq.n	800407a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b00      	cmp	r3, #0
 800406a:	d006      	beq.n	800407a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2208      	movs	r2, #8
 8004072:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f8f5 	bl	8004264 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800407a:	6a3b      	ldr	r3, [r7, #32]
 800407c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d07b      	beq.n	800417c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	2b00      	cmp	r3, #0
 800408c:	d072      	beq.n	8004174 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004094:	2b00      	cmp	r3, #0
 8004096:	d008      	beq.n	80040aa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80040aa:	6a3b      	ldr	r3, [r7, #32]
 80040ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d008      	beq.n	80040c6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	f043 0302 	orr.w	r3, r3, #2
 80040c4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d008      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	f043 0304 	orr.w	r3, r3, #4
 80040e0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d043      	beq.n	8004174 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d03e      	beq.n	8004174 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040fc:	2b60      	cmp	r3, #96	@ 0x60
 80040fe:	d02b      	beq.n	8004158 <HAL_CAN_IRQHandler+0x32a>
 8004100:	2b60      	cmp	r3, #96	@ 0x60
 8004102:	d82e      	bhi.n	8004162 <HAL_CAN_IRQHandler+0x334>
 8004104:	2b50      	cmp	r3, #80	@ 0x50
 8004106:	d022      	beq.n	800414e <HAL_CAN_IRQHandler+0x320>
 8004108:	2b50      	cmp	r3, #80	@ 0x50
 800410a:	d82a      	bhi.n	8004162 <HAL_CAN_IRQHandler+0x334>
 800410c:	2b40      	cmp	r3, #64	@ 0x40
 800410e:	d019      	beq.n	8004144 <HAL_CAN_IRQHandler+0x316>
 8004110:	2b40      	cmp	r3, #64	@ 0x40
 8004112:	d826      	bhi.n	8004162 <HAL_CAN_IRQHandler+0x334>
 8004114:	2b30      	cmp	r3, #48	@ 0x30
 8004116:	d010      	beq.n	800413a <HAL_CAN_IRQHandler+0x30c>
 8004118:	2b30      	cmp	r3, #48	@ 0x30
 800411a:	d822      	bhi.n	8004162 <HAL_CAN_IRQHandler+0x334>
 800411c:	2b10      	cmp	r3, #16
 800411e:	d002      	beq.n	8004126 <HAL_CAN_IRQHandler+0x2f8>
 8004120:	2b20      	cmp	r3, #32
 8004122:	d005      	beq.n	8004130 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004124:	e01d      	b.n	8004162 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004128:	f043 0308 	orr.w	r3, r3, #8
 800412c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800412e:	e019      	b.n	8004164 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004132:	f043 0310 	orr.w	r3, r3, #16
 8004136:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004138:	e014      	b.n	8004164 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800413a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413c:	f043 0320 	orr.w	r3, r3, #32
 8004140:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004142:	e00f      	b.n	8004164 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800414a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800414c:	e00a      	b.n	8004164 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800414e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004154:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004156:	e005      	b.n	8004164 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800415e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004160:	e000      	b.n	8004164 <HAL_CAN_IRQHandler+0x336>
            break;
 8004162:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699a      	ldr	r2, [r3, #24]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004172:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2204      	movs	r2, #4
 800417a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	2b00      	cmp	r3, #0
 8004180:	d008      	beq.n	8004194 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	431a      	orrs	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f872 	bl	8004278 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004194:	bf00      	nop
 8004196:	3728      	adds	r7, #40	@ 0x28
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr

08004200 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800429c:	4b0c      	ldr	r3, [pc, #48]	@ (80042d0 <__NVIC_SetPriorityGrouping+0x44>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042a8:	4013      	ands	r3, r2
 80042aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042be:	4a04      	ldr	r2, [pc, #16]	@ (80042d0 <__NVIC_SetPriorityGrouping+0x44>)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	60d3      	str	r3, [r2, #12]
}
 80042c4:	bf00      	nop
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	e000ed00 	.word	0xe000ed00

080042d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042d8:	4b04      	ldr	r3, [pc, #16]	@ (80042ec <__NVIC_GetPriorityGrouping+0x18>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	0a1b      	lsrs	r3, r3, #8
 80042de:	f003 0307 	and.w	r3, r3, #7
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	e000ed00 	.word	0xe000ed00

080042f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	db0b      	blt.n	800431a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004302:	79fb      	ldrb	r3, [r7, #7]
 8004304:	f003 021f 	and.w	r2, r3, #31
 8004308:	4907      	ldr	r1, [pc, #28]	@ (8004328 <__NVIC_EnableIRQ+0x38>)
 800430a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430e:	095b      	lsrs	r3, r3, #5
 8004310:	2001      	movs	r0, #1
 8004312:	fa00 f202 	lsl.w	r2, r0, r2
 8004316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	e000e100 	.word	0xe000e100

0800432c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	4603      	mov	r3, r0
 8004334:	6039      	str	r1, [r7, #0]
 8004336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800433c:	2b00      	cmp	r3, #0
 800433e:	db0a      	blt.n	8004356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	b2da      	uxtb	r2, r3
 8004344:	490c      	ldr	r1, [pc, #48]	@ (8004378 <__NVIC_SetPriority+0x4c>)
 8004346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434a:	0112      	lsls	r2, r2, #4
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	440b      	add	r3, r1
 8004350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004354:	e00a      	b.n	800436c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	b2da      	uxtb	r2, r3
 800435a:	4908      	ldr	r1, [pc, #32]	@ (800437c <__NVIC_SetPriority+0x50>)
 800435c:	79fb      	ldrb	r3, [r7, #7]
 800435e:	f003 030f 	and.w	r3, r3, #15
 8004362:	3b04      	subs	r3, #4
 8004364:	0112      	lsls	r2, r2, #4
 8004366:	b2d2      	uxtb	r2, r2
 8004368:	440b      	add	r3, r1
 800436a:	761a      	strb	r2, [r3, #24]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	e000e100 	.word	0xe000e100
 800437c:	e000ed00 	.word	0xe000ed00

08004380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004380:	b480      	push	{r7}
 8004382:	b089      	sub	sp, #36	@ 0x24
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	f1c3 0307 	rsb	r3, r3, #7
 800439a:	2b04      	cmp	r3, #4
 800439c:	bf28      	it	cs
 800439e:	2304      	movcs	r3, #4
 80043a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	3304      	adds	r3, #4
 80043a6:	2b06      	cmp	r3, #6
 80043a8:	d902      	bls.n	80043b0 <NVIC_EncodePriority+0x30>
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	3b03      	subs	r3, #3
 80043ae:	e000      	b.n	80043b2 <NVIC_EncodePriority+0x32>
 80043b0:	2300      	movs	r3, #0
 80043b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043b4:	f04f 32ff 	mov.w	r2, #4294967295
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	fa02 f303 	lsl.w	r3, r2, r3
 80043be:	43da      	mvns	r2, r3
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	401a      	ands	r2, r3
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043c8:	f04f 31ff 	mov.w	r1, #4294967295
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	fa01 f303 	lsl.w	r3, r1, r3
 80043d2:	43d9      	mvns	r1, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d8:	4313      	orrs	r3, r2
         );
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3724      	adds	r7, #36	@ 0x24
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
	...

080043e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3b01      	subs	r3, #1
 80043f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043f8:	d301      	bcc.n	80043fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043fa:	2301      	movs	r3, #1
 80043fc:	e00f      	b.n	800441e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004428 <SysTick_Config+0x40>)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3b01      	subs	r3, #1
 8004404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004406:	210f      	movs	r1, #15
 8004408:	f04f 30ff 	mov.w	r0, #4294967295
 800440c:	f7ff ff8e 	bl	800432c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004410:	4b05      	ldr	r3, [pc, #20]	@ (8004428 <SysTick_Config+0x40>)
 8004412:	2200      	movs	r2, #0
 8004414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004416:	4b04      	ldr	r3, [pc, #16]	@ (8004428 <SysTick_Config+0x40>)
 8004418:	2207      	movs	r2, #7
 800441a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	e000e010 	.word	0xe000e010

0800442c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7ff ff29 	bl	800428c <__NVIC_SetPriorityGrouping>
}
 800443a:	bf00      	nop
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b086      	sub	sp, #24
 8004446:	af00      	add	r7, sp, #0
 8004448:	4603      	mov	r3, r0
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	607a      	str	r2, [r7, #4]
 800444e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004450:	2300      	movs	r3, #0
 8004452:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004454:	f7ff ff3e 	bl	80042d4 <__NVIC_GetPriorityGrouping>
 8004458:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	6978      	ldr	r0, [r7, #20]
 8004460:	f7ff ff8e 	bl	8004380 <NVIC_EncodePriority>
 8004464:	4602      	mov	r2, r0
 8004466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800446a:	4611      	mov	r1, r2
 800446c:	4618      	mov	r0, r3
 800446e:	f7ff ff5d 	bl	800432c <__NVIC_SetPriority>
}
 8004472:	bf00      	nop
 8004474:	3718      	adds	r7, #24
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}

0800447a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	b082      	sub	sp, #8
 800447e:	af00      	add	r7, sp, #0
 8004480:	4603      	mov	r3, r0
 8004482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004488:	4618      	mov	r0, r3
 800448a:	f7ff ff31 	bl	80042f0 <__NVIC_EnableIRQ>
}
 800448e:	bf00      	nop
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b082      	sub	sp, #8
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7ff ffa2 	bl	80043e8 <SysTick_Config>
 80044a4:	4603      	mov	r3, r0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e098      	b.n	80045f4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	4b4d      	ldr	r3, [pc, #308]	@ (8004600 <HAL_DMA_Init+0x150>)
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d80f      	bhi.n	80044ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	4b4b      	ldr	r3, [pc, #300]	@ (8004604 <HAL_DMA_Init+0x154>)
 80044d6:	4413      	add	r3, r2
 80044d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004608 <HAL_DMA_Init+0x158>)
 80044da:	fba2 2303 	umull	r2, r3, r2, r3
 80044de:	091b      	lsrs	r3, r3, #4
 80044e0:	009a      	lsls	r2, r3, #2
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a48      	ldr	r2, [pc, #288]	@ (800460c <HAL_DMA_Init+0x15c>)
 80044ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80044ec:	e00e      	b.n	800450c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	4b46      	ldr	r3, [pc, #280]	@ (8004610 <HAL_DMA_Init+0x160>)
 80044f6:	4413      	add	r3, r2
 80044f8:	4a43      	ldr	r2, [pc, #268]	@ (8004608 <HAL_DMA_Init+0x158>)
 80044fa:	fba2 2303 	umull	r2, r3, r2, r3
 80044fe:	091b      	lsrs	r3, r3, #4
 8004500:	009a      	lsls	r2, r3, #2
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a42      	ldr	r2, [pc, #264]	@ (8004614 <HAL_DMA_Init+0x164>)
 800450a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2202      	movs	r2, #2
 8004510:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004526:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004530:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800453c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004548:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004566:	d039      	beq.n	80045dc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456c:	4a27      	ldr	r2, [pc, #156]	@ (800460c <HAL_DMA_Init+0x15c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d11a      	bne.n	80045a8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004572:	4b29      	ldr	r3, [pc, #164]	@ (8004618 <HAL_DMA_Init+0x168>)
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800457a:	f003 031c 	and.w	r3, r3, #28
 800457e:	210f      	movs	r1, #15
 8004580:	fa01 f303 	lsl.w	r3, r1, r3
 8004584:	43db      	mvns	r3, r3
 8004586:	4924      	ldr	r1, [pc, #144]	@ (8004618 <HAL_DMA_Init+0x168>)
 8004588:	4013      	ands	r3, r2
 800458a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800458c:	4b22      	ldr	r3, [pc, #136]	@ (8004618 <HAL_DMA_Init+0x168>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6859      	ldr	r1, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004598:	f003 031c 	and.w	r3, r3, #28
 800459c:	fa01 f303 	lsl.w	r3, r1, r3
 80045a0:	491d      	ldr	r1, [pc, #116]	@ (8004618 <HAL_DMA_Init+0x168>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	600b      	str	r3, [r1, #0]
 80045a6:	e019      	b.n	80045dc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80045a8:	4b1c      	ldr	r3, [pc, #112]	@ (800461c <HAL_DMA_Init+0x16c>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b0:	f003 031c 	and.w	r3, r3, #28
 80045b4:	210f      	movs	r1, #15
 80045b6:	fa01 f303 	lsl.w	r3, r1, r3
 80045ba:	43db      	mvns	r3, r3
 80045bc:	4917      	ldr	r1, [pc, #92]	@ (800461c <HAL_DMA_Init+0x16c>)
 80045be:	4013      	ands	r3, r2
 80045c0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80045c2:	4b16      	ldr	r3, [pc, #88]	@ (800461c <HAL_DMA_Init+0x16c>)
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6859      	ldr	r1, [r3, #4]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ce:	f003 031c 	and.w	r3, r3, #28
 80045d2:	fa01 f303 	lsl.w	r3, r1, r3
 80045d6:	4911      	ldr	r1, [pc, #68]	@ (800461c <HAL_DMA_Init+0x16c>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3714      	adds	r7, #20
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	40020407 	.word	0x40020407
 8004604:	bffdfff8 	.word	0xbffdfff8
 8004608:	cccccccd 	.word	0xcccccccd
 800460c:	40020000 	.word	0x40020000
 8004610:	bffdfbf8 	.word	0xbffdfbf8
 8004614:	40020400 	.word	0x40020400
 8004618:	400200a8 	.word	0x400200a8
 800461c:	400204a8 	.word	0x400204a8

08004620 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800462e:	2300      	movs	r3, #0
 8004630:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_DMA_Start_IT+0x20>
 800463c:	2302      	movs	r3, #2
 800463e:	e04b      	b.n	80046d8 <HAL_DMA_Start_IT+0xb8>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800464e:	b2db      	uxtb	r3, r3
 8004650:	2b01      	cmp	r3, #1
 8004652:	d13a      	bne.n	80046ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0201 	bic.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	68b9      	ldr	r1, [r7, #8]
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 f95f 	bl	800493c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004682:	2b00      	cmp	r3, #0
 8004684:	d008      	beq.n	8004698 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f042 020e 	orr.w	r2, r2, #14
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	e00f      	b.n	80046b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0204 	bic.w	r2, r2, #4
 80046a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 020a 	orr.w	r2, r2, #10
 80046b6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0201 	orr.w	r2, r2, #1
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	e005      	b.n	80046d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80046d2:	2302      	movs	r3, #2
 80046d4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80046d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3718      	adds	r7, #24
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d008      	beq.n	800470a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2204      	movs	r2, #4
 80046fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e022      	b.n	8004750 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 020e 	bic.w	r2, r2, #14
 8004718:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f022 0201 	bic.w	r2, r2, #1
 8004728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472e:	f003 021c 	and.w	r2, r3, #28
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004736:	2101      	movs	r1, #1
 8004738:	fa01 f202 	lsl.w	r2, r1, r2
 800473c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800474e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004764:	2300      	movs	r3, #0
 8004766:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d005      	beq.n	8004780 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2204      	movs	r2, #4
 8004778:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	73fb      	strb	r3, [r7, #15]
 800477e:	e029      	b.n	80047d4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 020e 	bic.w	r2, r2, #14
 800478e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0201 	bic.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a4:	f003 021c 	and.w	r2, r3, #28
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ac:	2101      	movs	r1, #1
 80047ae:	fa01 f202 	lsl.w	r2, r1, r2
 80047b2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	4798      	blx	r3
    }
  }
  return status;
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047fa:	f003 031c 	and.w	r3, r3, #28
 80047fe:	2204      	movs	r2, #4
 8004800:	409a      	lsls	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	4013      	ands	r3, r2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d026      	beq.n	8004858 <HAL_DMA_IRQHandler+0x7a>
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	2b00      	cmp	r3, #0
 8004812:	d021      	beq.n	8004858 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0320 	and.w	r3, r3, #32
 800481e:	2b00      	cmp	r3, #0
 8004820:	d107      	bne.n	8004832 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0204 	bic.w	r2, r2, #4
 8004830:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004836:	f003 021c 	and.w	r2, r3, #28
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	2104      	movs	r1, #4
 8004840:	fa01 f202 	lsl.w	r2, r1, r2
 8004844:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484a:	2b00      	cmp	r3, #0
 800484c:	d071      	beq.n	8004932 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004856:	e06c      	b.n	8004932 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485c:	f003 031c 	and.w	r3, r3, #28
 8004860:	2202      	movs	r2, #2
 8004862:	409a      	lsls	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4013      	ands	r3, r2
 8004868:	2b00      	cmp	r3, #0
 800486a:	d02e      	beq.n	80048ca <HAL_DMA_IRQHandler+0xec>
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d029      	beq.n	80048ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d10b      	bne.n	800489c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 020a 	bic.w	r2, r2, #10
 8004892:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a0:	f003 021c 	and.w	r2, r3, #28
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a8:	2102      	movs	r1, #2
 80048aa:	fa01 f202 	lsl.w	r2, r1, r2
 80048ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d038      	beq.n	8004932 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80048c8:	e033      	b.n	8004932 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ce:	f003 031c 	and.w	r3, r3, #28
 80048d2:	2208      	movs	r2, #8
 80048d4:	409a      	lsls	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4013      	ands	r3, r2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d02a      	beq.n	8004934 <HAL_DMA_IRQHandler+0x156>
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f003 0308 	and.w	r3, r3, #8
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d025      	beq.n	8004934 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 020e 	bic.w	r2, r2, #14
 80048f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fc:	f003 021c 	and.w	r2, r3, #28
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004904:	2101      	movs	r1, #1
 8004906:	fa01 f202 	lsl.w	r2, r1, r2
 800490a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004926:	2b00      	cmp	r3, #0
 8004928:	d004      	beq.n	8004934 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004932:	bf00      	nop
 8004934:	bf00      	nop
}
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494e:	f003 021c 	and.w	r2, r3, #28
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004956:	2101      	movs	r1, #1
 8004958:	fa01 f202 	lsl.w	r2, r1, r2
 800495c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	2b10      	cmp	r3, #16
 800496c:	d108      	bne.n	8004980 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800497e:	e007      	b.n	8004990 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	60da      	str	r2, [r3, #12]
}
 8004990:	bf00      	nop
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049a6:	2300      	movs	r3, #0
 80049a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049aa:	e154      	b.n	8004c56 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	2101      	movs	r1, #1
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	fa01 f303 	lsl.w	r3, r1, r3
 80049b8:	4013      	ands	r3, r2
 80049ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f000 8146 	beq.w	8004c50 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d005      	beq.n	80049dc <HAL_GPIO_Init+0x40>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f003 0303 	and.w	r3, r3, #3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d130      	bne.n	8004a3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	2203      	movs	r2, #3
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	43db      	mvns	r3, r3
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4013      	ands	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	68da      	ldr	r2, [r3, #12]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a12:	2201      	movs	r2, #1
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1a:	43db      	mvns	r3, r3
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	091b      	lsrs	r3, r3, #4
 8004a28:	f003 0201 	and.w	r2, r3, #1
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a32:	693a      	ldr	r2, [r7, #16]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f003 0303 	and.w	r3, r3, #3
 8004a46:	2b03      	cmp	r3, #3
 8004a48:	d017      	beq.n	8004a7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	2203      	movs	r2, #3
 8004a56:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5a:	43db      	mvns	r3, r3
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4013      	ands	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	689a      	ldr	r2, [r3, #8]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f003 0303 	and.w	r3, r3, #3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d123      	bne.n	8004ace <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	08da      	lsrs	r2, r3, #3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	3208      	adds	r2, #8
 8004a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	220f      	movs	r2, #15
 8004a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa2:	43db      	mvns	r3, r3
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	08da      	lsrs	r2, r3, #3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3208      	adds	r2, #8
 8004ac8:	6939      	ldr	r1, [r7, #16]
 8004aca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	2203      	movs	r2, #3
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	43db      	mvns	r3, r3
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f003 0203 	and.w	r2, r3, #3
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	fa02 f303 	lsl.w	r3, r2, r3
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 80a0 	beq.w	8004c50 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b10:	4b58      	ldr	r3, [pc, #352]	@ (8004c74 <HAL_GPIO_Init+0x2d8>)
 8004b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b14:	4a57      	ldr	r2, [pc, #348]	@ (8004c74 <HAL_GPIO_Init+0x2d8>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b1c:	4b55      	ldr	r3, [pc, #340]	@ (8004c74 <HAL_GPIO_Init+0x2d8>)
 8004b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004b28:	4a53      	ldr	r2, [pc, #332]	@ (8004c78 <HAL_GPIO_Init+0x2dc>)
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	089b      	lsrs	r3, r3, #2
 8004b2e:	3302      	adds	r3, #2
 8004b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f003 0303 	and.w	r3, r3, #3
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	220f      	movs	r2, #15
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004b52:	d019      	beq.n	8004b88 <HAL_GPIO_Init+0x1ec>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a49      	ldr	r2, [pc, #292]	@ (8004c7c <HAL_GPIO_Init+0x2e0>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d013      	beq.n	8004b84 <HAL_GPIO_Init+0x1e8>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a48      	ldr	r2, [pc, #288]	@ (8004c80 <HAL_GPIO_Init+0x2e4>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d00d      	beq.n	8004b80 <HAL_GPIO_Init+0x1e4>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a47      	ldr	r2, [pc, #284]	@ (8004c84 <HAL_GPIO_Init+0x2e8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d007      	beq.n	8004b7c <HAL_GPIO_Init+0x1e0>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a46      	ldr	r2, [pc, #280]	@ (8004c88 <HAL_GPIO_Init+0x2ec>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d101      	bne.n	8004b78 <HAL_GPIO_Init+0x1dc>
 8004b74:	2304      	movs	r3, #4
 8004b76:	e008      	b.n	8004b8a <HAL_GPIO_Init+0x1ee>
 8004b78:	2307      	movs	r3, #7
 8004b7a:	e006      	b.n	8004b8a <HAL_GPIO_Init+0x1ee>
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e004      	b.n	8004b8a <HAL_GPIO_Init+0x1ee>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e002      	b.n	8004b8a <HAL_GPIO_Init+0x1ee>
 8004b84:	2301      	movs	r3, #1
 8004b86:	e000      	b.n	8004b8a <HAL_GPIO_Init+0x1ee>
 8004b88:	2300      	movs	r3, #0
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	f002 0203 	and.w	r2, r2, #3
 8004b90:	0092      	lsls	r2, r2, #2
 8004b92:	4093      	lsls	r3, r2
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004b9a:	4937      	ldr	r1, [pc, #220]	@ (8004c78 <HAL_GPIO_Init+0x2dc>)
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	089b      	lsrs	r3, r3, #2
 8004ba0:	3302      	adds	r3, #2
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004ba8:	4b38      	ldr	r3, [pc, #224]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	693a      	ldr	r2, [r7, #16]
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d003      	beq.n	8004bcc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004bcc:	4a2f      	ldr	r2, [pc, #188]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	43db      	mvns	r3, r3
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	4013      	ands	r3, r2
 8004be0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004bf6:	4a25      	ldr	r2, [pc, #148]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004bfc:	4b23      	ldr	r3, [pc, #140]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	43db      	mvns	r3, r3
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c20:	4a1a      	ldr	r2, [pc, #104]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004c26:	4b19      	ldr	r3, [pc, #100]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	43db      	mvns	r3, r3
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	4013      	ands	r3, r2
 8004c34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004c4a:	4a10      	ldr	r2, [pc, #64]	@ (8004c8c <HAL_GPIO_Init+0x2f0>)
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	3301      	adds	r3, #1
 8004c54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f47f aea3 	bne.w	80049ac <HAL_GPIO_Init+0x10>
  }
}
 8004c66:	bf00      	nop
 8004c68:	bf00      	nop
 8004c6a:	371c      	adds	r7, #28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	40021000 	.word	0x40021000
 8004c78:	40010000 	.word	0x40010000
 8004c7c:	48000400 	.word	0x48000400
 8004c80:	48000800 	.word	0x48000800
 8004c84:	48000c00 	.word	0x48000c00
 8004c88:	48001000 	.word	0x48001000
 8004c8c:	40010400 	.word	0x40010400

08004c90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	460b      	mov	r3, r1
 8004c9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	887b      	ldrh	r3, [r7, #2]
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d002      	beq.n	8004cae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	73fb      	strb	r3, [r7, #15]
 8004cac:	e001      	b.n	8004cb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3714      	adds	r7, #20
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	807b      	strh	r3, [r7, #2]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cd0:	787b      	ldrb	r3, [r7, #1]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d003      	beq.n	8004cde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004cd6:	887a      	ldrh	r2, [r7, #2]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004cdc:	e002      	b.n	8004ce4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004cde:	887a      	ldrh	r2, [r7, #2]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d02:	887a      	ldrh	r2, [r7, #2]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	4013      	ands	r3, r2
 8004d08:	041a      	lsls	r2, r3, #16
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	43d9      	mvns	r1, r3
 8004d0e:	887b      	ldrh	r3, [r7, #2]
 8004d10:	400b      	ands	r3, r1
 8004d12:	431a      	orrs	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	619a      	str	r2, [r3, #24]
}
 8004d18:	bf00      	nop
 8004d1a:	3714      	adds	r7, #20
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004d2e:	4b08      	ldr	r3, [pc, #32]	@ (8004d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d30:	695a      	ldr	r2, [r3, #20]
 8004d32:	88fb      	ldrh	r3, [r7, #6]
 8004d34:	4013      	ands	r3, r2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d006      	beq.n	8004d48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d3a:	4a05      	ldr	r2, [pc, #20]	@ (8004d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d3c:	88fb      	ldrh	r3, [r7, #6]
 8004d3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d40:	88fb      	ldrh	r3, [r7, #6]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 f806 	bl	8004d54 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d48:	bf00      	nop
 8004d4a:	3708      	adds	r7, #8
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	40010400 	.word	0x40010400

08004d54 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b082      	sub	sp, #8
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e08d      	b.n	8004e98 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d106      	bne.n	8004d96 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7fc feab 	bl	8001aec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2224      	movs	r2, #36	@ 0x24
 8004d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 0201 	bic.w	r2, r2, #1
 8004dac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685a      	ldr	r2, [r3, #4]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004dba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689a      	ldr	r2, [r3, #8]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004dca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d107      	bne.n	8004de4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689a      	ldr	r2, [r3, #8]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004de0:	609a      	str	r2, [r3, #8]
 8004de2:	e006      	b.n	8004df2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004df0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d108      	bne.n	8004e0c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e08:	605a      	str	r2, [r3, #4]
 8004e0a:	e007      	b.n	8004e1c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e1a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6812      	ldr	r2, [r2, #0]
 8004e26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004e2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e2e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e3e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691a      	ldr	r2, [r3, #16]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69d9      	ldr	r1, [r3, #28]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a1a      	ldr	r2, [r3, #32]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0201 	orr.w	r2, r2, #1
 8004e78:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2220      	movs	r2, #32
 8004e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3708      	adds	r7, #8
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b088      	sub	sp, #32
 8004ea4:	af02      	add	r7, sp, #8
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	607a      	str	r2, [r7, #4]
 8004eaa:	461a      	mov	r2, r3
 8004eac:	460b      	mov	r3, r1
 8004eae:	817b      	strh	r3, [r7, #10]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b20      	cmp	r3, #32
 8004ebe:	f040 80fd 	bne.w	80050bc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d101      	bne.n	8004ed0 <HAL_I2C_Master_Transmit+0x30>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	e0f6      	b.n	80050be <HAL_I2C_Master_Transmit+0x21e>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ed8:	f7fd f98e 	bl	80021f8 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	2319      	movs	r3, #25
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 f914 	bl	8005118 <I2C_WaitOnFlagUntilTimeout>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e0e1      	b.n	80050be <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2221      	movs	r2, #33	@ 0x21
 8004efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2210      	movs	r2, #16
 8004f06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	893a      	ldrh	r2, [r7, #8]
 8004f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	2bff      	cmp	r3, #255	@ 0xff
 8004f2a:	d906      	bls.n	8004f3a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	22ff      	movs	r2, #255	@ 0xff
 8004f30:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004f32:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	e007      	b.n	8004f4a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004f44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f48:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d024      	beq.n	8004f9c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	781a      	ldrb	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	b29a      	uxth	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	3301      	adds	r3, #1
 8004f8a:	b2da      	uxtb	r2, r3
 8004f8c:	8979      	ldrh	r1, [r7, #10]
 8004f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80050c8 <HAL_I2C_Master_Transmit+0x228>)
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 fa83 	bl	80054a0 <I2C_TransferConfig>
 8004f9a:	e066      	b.n	800506a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa0:	b2da      	uxtb	r2, r3
 8004fa2:	8979      	ldrh	r1, [r7, #10]
 8004fa4:	4b48      	ldr	r3, [pc, #288]	@ (80050c8 <HAL_I2C_Master_Transmit+0x228>)
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f000 fa78 	bl	80054a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004fb0:	e05b      	b.n	800506a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	6a39      	ldr	r1, [r7, #32]
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f907 	bl	80051ca <I2C_WaitOnTXISFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e07b      	b.n	80050be <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	781a      	ldrb	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d034      	beq.n	800506a <HAL_I2C_Master_Transmit+0x1ca>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005004:	2b00      	cmp	r3, #0
 8005006:	d130      	bne.n	800506a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	6a3b      	ldr	r3, [r7, #32]
 800500e:	2200      	movs	r2, #0
 8005010:	2180      	movs	r1, #128	@ 0x80
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f880 	bl	8005118 <I2C_WaitOnFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e04d      	b.n	80050be <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005026:	b29b      	uxth	r3, r3
 8005028:	2bff      	cmp	r3, #255	@ 0xff
 800502a:	d90e      	bls.n	800504a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	22ff      	movs	r2, #255	@ 0xff
 8005030:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005036:	b2da      	uxtb	r2, r3
 8005038:	8979      	ldrh	r1, [r7, #10]
 800503a:	2300      	movs	r3, #0
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 fa2c 	bl	80054a0 <I2C_TransferConfig>
 8005048:	e00f      	b.n	800506a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005058:	b2da      	uxtb	r2, r3
 800505a:	8979      	ldrh	r1, [r7, #10]
 800505c:	2300      	movs	r3, #0
 800505e:	9300      	str	r3, [sp, #0]
 8005060:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 fa1b 	bl	80054a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506e:	b29b      	uxth	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	d19e      	bne.n	8004fb2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	6a39      	ldr	r1, [r7, #32]
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f8ed 	bl	8005258 <I2C_WaitOnSTOPFlagUntilTimeout>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d001      	beq.n	8005088 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e01a      	b.n	80050be <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2220      	movs	r2, #32
 800508e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6859      	ldr	r1, [r3, #4]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	4b0c      	ldr	r3, [pc, #48]	@ (80050cc <HAL_I2C_Master_Transmit+0x22c>)
 800509c:	400b      	ands	r3, r1
 800509e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	e000      	b.n	80050be <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80050bc:	2302      	movs	r3, #2
  }
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	80002000 	.word	0x80002000
 80050cc:	fe00e800 	.word	0xfe00e800

080050d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d103      	bne.n	80050ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2200      	movs	r2, #0
 80050ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d007      	beq.n	800510c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699a      	ldr	r2, [r3, #24]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	619a      	str	r2, [r3, #24]
  }
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	603b      	str	r3, [r7, #0]
 8005124:	4613      	mov	r3, r2
 8005126:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005128:	e03b      	b.n	80051a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800512a:	69ba      	ldr	r2, [r7, #24]
 800512c:	6839      	ldr	r1, [r7, #0]
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f8d6 	bl	80052e0 <I2C_IsErrorOccurred>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e041      	b.n	80051c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005144:	d02d      	beq.n	80051a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005146:	f7fd f857 	bl	80021f8 <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	429a      	cmp	r2, r3
 8005154:	d302      	bcc.n	800515c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d122      	bne.n	80051a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	699a      	ldr	r2, [r3, #24]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	4013      	ands	r3, r2
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	429a      	cmp	r2, r3
 800516a:	bf0c      	ite	eq
 800516c:	2301      	moveq	r3, #1
 800516e:	2300      	movne	r3, #0
 8005170:	b2db      	uxtb	r3, r3
 8005172:	461a      	mov	r2, r3
 8005174:	79fb      	ldrb	r3, [r7, #7]
 8005176:	429a      	cmp	r2, r3
 8005178:	d113      	bne.n	80051a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517e:	f043 0220 	orr.w	r2, r3, #32
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2220      	movs	r2, #32
 800518a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e00f      	b.n	80051c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	699a      	ldr	r2, [r3, #24]
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	4013      	ands	r3, r2
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	bf0c      	ite	eq
 80051b2:	2301      	moveq	r3, #1
 80051b4:	2300      	movne	r3, #0
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	461a      	mov	r2, r3
 80051ba:	79fb      	ldrb	r3, [r7, #7]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d0b4      	beq.n	800512a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051d6:	e033      	b.n	8005240 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	68b9      	ldr	r1, [r7, #8]
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f000 f87f 	bl	80052e0 <I2C_IsErrorOccurred>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d001      	beq.n	80051ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e031      	b.n	8005250 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f2:	d025      	beq.n	8005240 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051f4:	f7fd f800 	bl	80021f8 <HAL_GetTick>
 80051f8:	4602      	mov	r2, r0
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	429a      	cmp	r2, r3
 8005202:	d302      	bcc.n	800520a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d11a      	bne.n	8005240 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b02      	cmp	r3, #2
 8005216:	d013      	beq.n	8005240 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521c:	f043 0220 	orr.w	r2, r3, #32
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e007      	b.n	8005250 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b02      	cmp	r3, #2
 800524c:	d1c4      	bne.n	80051d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005264:	e02f      	b.n	80052c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	68b9      	ldr	r1, [r7, #8]
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 f838 	bl	80052e0 <I2C_IsErrorOccurred>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e02d      	b.n	80052d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527a:	f7fc ffbd 	bl	80021f8 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	429a      	cmp	r2, r3
 8005288:	d302      	bcc.n	8005290 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d11a      	bne.n	80052c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	f003 0320 	and.w	r3, r3, #32
 800529a:	2b20      	cmp	r3, #32
 800529c:	d013      	beq.n	80052c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	f043 0220 	orr.w	r2, r3, #32
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e007      	b.n	80052d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	f003 0320 	and.w	r3, r3, #32
 80052d0:	2b20      	cmp	r3, #32
 80052d2:	d1c8      	bne.n	8005266 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
	...

080052e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08a      	sub	sp, #40	@ 0x28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052ec:	2300      	movs	r3, #0
 80052ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80052fa:	2300      	movs	r3, #0
 80052fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f003 0310 	and.w	r3, r3, #16
 8005308:	2b00      	cmp	r3, #0
 800530a:	d068      	beq.n	80053de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2210      	movs	r2, #16
 8005312:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005314:	e049      	b.n	80053aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d045      	beq.n	80053aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800531e:	f7fc ff6b 	bl	80021f8 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	429a      	cmp	r2, r3
 800532c:	d302      	bcc.n	8005334 <I2C_IsErrorOccurred+0x54>
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d13a      	bne.n	80053aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800533e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005346:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005352:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005356:	d121      	bne.n	800539c <I2C_IsErrorOccurred+0xbc>
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800535e:	d01d      	beq.n	800539c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005360:	7cfb      	ldrb	r3, [r7, #19]
 8005362:	2b20      	cmp	r3, #32
 8005364:	d01a      	beq.n	800539c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005374:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005376:	f7fc ff3f 	bl	80021f8 <HAL_GetTick>
 800537a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800537c:	e00e      	b.n	800539c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800537e:	f7fc ff3b 	bl	80021f8 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b19      	cmp	r3, #25
 800538a:	d907      	bls.n	800539c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	f043 0320 	orr.w	r3, r3, #32
 8005392:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800539a:	e006      	b.n	80053aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b20      	cmp	r3, #32
 80053a8:	d1e9      	bne.n	800537e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	f003 0320 	and.w	r3, r3, #32
 80053b4:	2b20      	cmp	r3, #32
 80053b6:	d003      	beq.n	80053c0 <I2C_IsErrorOccurred+0xe0>
 80053b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d0aa      	beq.n	8005316 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80053c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d103      	bne.n	80053d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2220      	movs	r2, #32
 80053ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	f043 0304 	orr.w	r3, r3, #4
 80053d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00b      	beq.n	8005408 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	f043 0301 	orr.w	r3, r3, #1
 80053f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005400:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00b      	beq.n	800542a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	f043 0308 	orr.w	r3, r3, #8
 8005418:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005422:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00b      	beq.n	800544c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	f043 0302 	orr.w	r3, r3, #2
 800543a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005444:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800544c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005450:	2b00      	cmp	r3, #0
 8005452:	d01c      	beq.n	800548e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f7ff fe3b 	bl	80050d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6859      	ldr	r1, [r3, #4]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	4b0d      	ldr	r3, [pc, #52]	@ (800549c <I2C_IsErrorOccurred+0x1bc>)
 8005466:	400b      	ands	r3, r1
 8005468:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	431a      	orrs	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2220      	movs	r2, #32
 800547a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800548e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005492:	4618      	mov	r0, r3
 8005494:	3728      	adds	r7, #40	@ 0x28
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	fe00e800 	.word	0xfe00e800

080054a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	607b      	str	r3, [r7, #4]
 80054aa:	460b      	mov	r3, r1
 80054ac:	817b      	strh	r3, [r7, #10]
 80054ae:	4613      	mov	r3, r2
 80054b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054b2:	897b      	ldrh	r3, [r7, #10]
 80054b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054b8:	7a7b      	ldrb	r3, [r7, #9]
 80054ba:	041b      	lsls	r3, r3, #16
 80054bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	6a3b      	ldr	r3, [r7, #32]
 80054d8:	0d5b      	lsrs	r3, r3, #21
 80054da:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80054de:	4b08      	ldr	r3, [pc, #32]	@ (8005500 <I2C_TransferConfig+0x60>)
 80054e0:	430b      	orrs	r3, r1
 80054e2:	43db      	mvns	r3, r3
 80054e4:	ea02 0103 	and.w	r1, r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80054f2:	bf00      	nop
 80054f4:	371c      	adds	r7, #28
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	03ff63ff 	.word	0x03ff63ff

08005504 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b20      	cmp	r3, #32
 8005518:	d138      	bne.n	800558c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005520:	2b01      	cmp	r3, #1
 8005522:	d101      	bne.n	8005528 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005524:	2302      	movs	r3, #2
 8005526:	e032      	b.n	800558e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2224      	movs	r2, #36	@ 0x24
 8005534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f022 0201 	bic.w	r2, r2, #1
 8005546:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005556:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6819      	ldr	r1, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0201 	orr.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005588:	2300      	movs	r3, #0
 800558a:	e000      	b.n	800558e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800558c:	2302      	movs	r3, #2
  }
}
 800558e:	4618      	mov	r0, r3
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800559a:	b480      	push	{r7}
 800559c:	b085      	sub	sp, #20
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
 80055a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b20      	cmp	r3, #32
 80055ae:	d139      	bne.n	8005624 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d101      	bne.n	80055be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80055ba:	2302      	movs	r3, #2
 80055bc:	e033      	b.n	8005626 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2224      	movs	r2, #36	@ 0x24
 80055ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0201 	bic.w	r2, r2, #1
 80055dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80055ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	021b      	lsls	r3, r3, #8
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f042 0201 	orr.w	r2, r2, #1
 800560e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2220      	movs	r2, #32
 8005614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	e000      	b.n	8005626 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005624:	2302      	movs	r3, #2
  }
}
 8005626:	4618      	mov	r0, r3
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
	...

08005634 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005634:	b480      	push	{r7}
 8005636:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005638:	4b04      	ldr	r3, [pc, #16]	@ (800564c <HAL_PWREx_GetVoltageRange+0x18>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005640:	4618      	mov	r0, r3
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	40007000 	.word	0x40007000

08005650 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800565e:	d130      	bne.n	80056c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005660:	4b23      	ldr	r3, [pc, #140]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800566c:	d038      	beq.n	80056e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800566e:	4b20      	ldr	r3, [pc, #128]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005676:	4a1e      	ldr	r2, [pc, #120]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005678:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800567c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800567e:	4b1d      	ldr	r3, [pc, #116]	@ (80056f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2232      	movs	r2, #50	@ 0x32
 8005684:	fb02 f303 	mul.w	r3, r2, r3
 8005688:	4a1b      	ldr	r2, [pc, #108]	@ (80056f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800568a:	fba2 2303 	umull	r2, r3, r2, r3
 800568e:	0c9b      	lsrs	r3, r3, #18
 8005690:	3301      	adds	r3, #1
 8005692:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005694:	e002      	b.n	800569c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	3b01      	subs	r3, #1
 800569a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800569c:	4b14      	ldr	r3, [pc, #80]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a8:	d102      	bne.n	80056b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1f2      	bne.n	8005696 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056b0:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056bc:	d110      	bne.n	80056e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e00f      	b.n	80056e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80056c2:	4b0b      	ldr	r3, [pc, #44]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80056ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ce:	d007      	beq.n	80056e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80056d0:	4b07      	ldr	r3, [pc, #28]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80056d8:	4a05      	ldr	r2, [pc, #20]	@ (80056f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	40007000 	.word	0x40007000
 80056f4:	20000150 	.word	0x20000150
 80056f8:	431bde83 	.word	0x431bde83

080056fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b088      	sub	sp, #32
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d102      	bne.n	8005710 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	f000 bc02 	b.w	8005f14 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005710:	4b96      	ldr	r3, [pc, #600]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 030c 	and.w	r3, r3, #12
 8005718:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800571a:	4b94      	ldr	r3, [pc, #592]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f003 0303 	and.w	r3, r3, #3
 8005722:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 80e4 	beq.w	80058fa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d007      	beq.n	8005748 <HAL_RCC_OscConfig+0x4c>
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	2b0c      	cmp	r3, #12
 800573c:	f040 808b 	bne.w	8005856 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	2b01      	cmp	r3, #1
 8005744:	f040 8087 	bne.w	8005856 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005748:	4b88      	ldr	r3, [pc, #544]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d005      	beq.n	8005760 <HAL_RCC_OscConfig+0x64>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e3d9      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a1a      	ldr	r2, [r3, #32]
 8005764:	4b81      	ldr	r3, [pc, #516]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0308 	and.w	r3, r3, #8
 800576c:	2b00      	cmp	r3, #0
 800576e:	d004      	beq.n	800577a <HAL_RCC_OscConfig+0x7e>
 8005770:	4b7e      	ldr	r3, [pc, #504]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005778:	e005      	b.n	8005786 <HAL_RCC_OscConfig+0x8a>
 800577a:	4b7c      	ldr	r3, [pc, #496]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 800577c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005780:	091b      	lsrs	r3, r3, #4
 8005782:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005786:	4293      	cmp	r3, r2
 8005788:	d223      	bcs.n	80057d2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fd54 	bl	800623c <RCC_SetFlashLatencyFromMSIRange>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e3ba      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800579e:	4b73      	ldr	r3, [pc, #460]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a72      	ldr	r2, [pc, #456]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057a4:	f043 0308 	orr.w	r3, r3, #8
 80057a8:	6013      	str	r3, [r2, #0]
 80057aa:	4b70      	ldr	r3, [pc, #448]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	496d      	ldr	r1, [pc, #436]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057bc:	4b6b      	ldr	r3, [pc, #428]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	69db      	ldr	r3, [r3, #28]
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	4968      	ldr	r1, [pc, #416]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	604b      	str	r3, [r1, #4]
 80057d0:	e025      	b.n	800581e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057d2:	4b66      	ldr	r3, [pc, #408]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a65      	ldr	r2, [pc, #404]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057d8:	f043 0308 	orr.w	r3, r3, #8
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	4b63      	ldr	r3, [pc, #396]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	4960      	ldr	r1, [pc, #384]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057f0:	4b5e      	ldr	r3, [pc, #376]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	69db      	ldr	r3, [r3, #28]
 80057fc:	021b      	lsls	r3, r3, #8
 80057fe:	495b      	ldr	r1, [pc, #364]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005800:	4313      	orrs	r3, r2
 8005802:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d109      	bne.n	800581e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	4618      	mov	r0, r3
 8005810:	f000 fd14 	bl	800623c <RCC_SetFlashLatencyFromMSIRange>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d001      	beq.n	800581e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e37a      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800581e:	f000 fc81 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 8005822:	4602      	mov	r2, r0
 8005824:	4b51      	ldr	r3, [pc, #324]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	091b      	lsrs	r3, r3, #4
 800582a:	f003 030f 	and.w	r3, r3, #15
 800582e:	4950      	ldr	r1, [pc, #320]	@ (8005970 <HAL_RCC_OscConfig+0x274>)
 8005830:	5ccb      	ldrb	r3, [r1, r3]
 8005832:	f003 031f 	and.w	r3, r3, #31
 8005836:	fa22 f303 	lsr.w	r3, r2, r3
 800583a:	4a4e      	ldr	r2, [pc, #312]	@ (8005974 <HAL_RCC_OscConfig+0x278>)
 800583c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800583e:	4b4e      	ldr	r3, [pc, #312]	@ (8005978 <HAL_RCC_OscConfig+0x27c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4618      	mov	r0, r3
 8005844:	f7fc fc88 	bl	8002158 <HAL_InitTick>
 8005848:	4603      	mov	r3, r0
 800584a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d052      	beq.n	80058f8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005852:	7bfb      	ldrb	r3, [r7, #15]
 8005854:	e35e      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d032      	beq.n	80058c4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800585e:	4b43      	ldr	r3, [pc, #268]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a42      	ldr	r2, [pc, #264]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005864:	f043 0301 	orr.w	r3, r3, #1
 8005868:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800586a:	f7fc fcc5 	bl	80021f8 <HAL_GetTick>
 800586e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005872:	f7fc fcc1 	bl	80021f8 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e347      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005884:	4b39      	ldr	r3, [pc, #228]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d0f0      	beq.n	8005872 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005890:	4b36      	ldr	r3, [pc, #216]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a35      	ldr	r2, [pc, #212]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005896:	f043 0308 	orr.w	r3, r3, #8
 800589a:	6013      	str	r3, [r2, #0]
 800589c:	4b33      	ldr	r3, [pc, #204]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a1b      	ldr	r3, [r3, #32]
 80058a8:	4930      	ldr	r1, [pc, #192]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058ae:	4b2f      	ldr	r3, [pc, #188]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	69db      	ldr	r3, [r3, #28]
 80058ba:	021b      	lsls	r3, r3, #8
 80058bc:	492b      	ldr	r1, [pc, #172]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80058be:	4313      	orrs	r3, r2
 80058c0:	604b      	str	r3, [r1, #4]
 80058c2:	e01a      	b.n	80058fa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80058c4:	4b29      	ldr	r3, [pc, #164]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a28      	ldr	r2, [pc, #160]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80058ca:	f023 0301 	bic.w	r3, r3, #1
 80058ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058d0:	f7fc fc92 	bl	80021f8 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058d8:	f7fc fc8e 	bl	80021f8 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e314      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80058ea:	4b20      	ldr	r3, [pc, #128]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1f0      	bne.n	80058d8 <HAL_RCC_OscConfig+0x1dc>
 80058f6:	e000      	b.n	80058fa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80058f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d073      	beq.n	80059ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	2b08      	cmp	r3, #8
 800590a:	d005      	beq.n	8005918 <HAL_RCC_OscConfig+0x21c>
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	2b0c      	cmp	r3, #12
 8005910:	d10e      	bne.n	8005930 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2b03      	cmp	r3, #3
 8005916:	d10b      	bne.n	8005930 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005918:	4b14      	ldr	r3, [pc, #80]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d063      	beq.n	80059ec <HAL_RCC_OscConfig+0x2f0>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d15f      	bne.n	80059ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e2f1      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005938:	d106      	bne.n	8005948 <HAL_RCC_OscConfig+0x24c>
 800593a:	4b0c      	ldr	r3, [pc, #48]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a0b      	ldr	r2, [pc, #44]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	e025      	b.n	8005994 <HAL_RCC_OscConfig+0x298>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005950:	d114      	bne.n	800597c <HAL_RCC_OscConfig+0x280>
 8005952:	4b06      	ldr	r3, [pc, #24]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a05      	ldr	r2, [pc, #20]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800595c:	6013      	str	r3, [r2, #0]
 800595e:	4b03      	ldr	r3, [pc, #12]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a02      	ldr	r2, [pc, #8]	@ (800596c <HAL_RCC_OscConfig+0x270>)
 8005964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	e013      	b.n	8005994 <HAL_RCC_OscConfig+0x298>
 800596c:	40021000 	.word	0x40021000
 8005970:	0800a3dc 	.word	0x0800a3dc
 8005974:	20000150 	.word	0x20000150
 8005978:	20000154 	.word	0x20000154
 800597c:	4ba0      	ldr	r3, [pc, #640]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a9f      	ldr	r2, [pc, #636]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005982:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005986:	6013      	str	r3, [r2, #0]
 8005988:	4b9d      	ldr	r3, [pc, #628]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a9c      	ldr	r2, [pc, #624]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 800598e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005992:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d013      	beq.n	80059c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800599c:	f7fc fc2c 	bl	80021f8 <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059a4:	f7fc fc28 	bl	80021f8 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b64      	cmp	r3, #100	@ 0x64
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e2ae      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059b6:	4b92      	ldr	r3, [pc, #584]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0f0      	beq.n	80059a4 <HAL_RCC_OscConfig+0x2a8>
 80059c2:	e014      	b.n	80059ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c4:	f7fc fc18 	bl	80021f8 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059cc:	f7fc fc14 	bl	80021f8 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b64      	cmp	r3, #100	@ 0x64
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e29a      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059de:	4b88      	ldr	r3, [pc, #544]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1f0      	bne.n	80059cc <HAL_RCC_OscConfig+0x2d0>
 80059ea:	e000      	b.n	80059ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d060      	beq.n	8005abc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	2b04      	cmp	r3, #4
 80059fe:	d005      	beq.n	8005a0c <HAL_RCC_OscConfig+0x310>
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	2b0c      	cmp	r3, #12
 8005a04:	d119      	bne.n	8005a3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d116      	bne.n	8005a3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a0c:	4b7c      	ldr	r3, [pc, #496]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d005      	beq.n	8005a24 <HAL_RCC_OscConfig+0x328>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e277      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a24:	4b76      	ldr	r3, [pc, #472]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	061b      	lsls	r3, r3, #24
 8005a32:	4973      	ldr	r1, [pc, #460]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a38:	e040      	b.n	8005abc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d023      	beq.n	8005a8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a42:	4b6f      	ldr	r3, [pc, #444]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a6e      	ldr	r2, [pc, #440]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a4e:	f7fc fbd3 	bl	80021f8 <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a56:	f7fc fbcf 	bl	80021f8 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e255      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a68:	4b65      	ldr	r3, [pc, #404]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0f0      	beq.n	8005a56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a74:	4b62      	ldr	r3, [pc, #392]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	061b      	lsls	r3, r3, #24
 8005a82:	495f      	ldr	r1, [pc, #380]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	604b      	str	r3, [r1, #4]
 8005a88:	e018      	b.n	8005abc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a5c      	ldr	r2, [pc, #368]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a96:	f7fc fbaf 	bl	80021f8 <HAL_GetTick>
 8005a9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a9e:	f7fc fbab 	bl	80021f8 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d901      	bls.n	8005ab0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e231      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ab0:	4b53      	ldr	r3, [pc, #332]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1f0      	bne.n	8005a9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0308 	and.w	r3, r3, #8
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d03c      	beq.n	8005b42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d01c      	beq.n	8005b0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ad0:	4b4b      	ldr	r3, [pc, #300]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ad6:	4a4a      	ldr	r2, [pc, #296]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005ad8:	f043 0301 	orr.w	r3, r3, #1
 8005adc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae0:	f7fc fb8a 	bl	80021f8 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ae8:	f7fc fb86 	bl	80021f8 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e20c      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005afa:	4b41      	ldr	r3, [pc, #260]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0ef      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x3ec>
 8005b08:	e01b      	b.n	8005b42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b0a:	4b3d      	ldr	r3, [pc, #244]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b10:	4a3b      	ldr	r2, [pc, #236]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b12:	f023 0301 	bic.w	r3, r3, #1
 8005b16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b1a:	f7fc fb6d 	bl	80021f8 <HAL_GetTick>
 8005b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b20:	e008      	b.n	8005b34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b22:	f7fc fb69 	bl	80021f8 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d901      	bls.n	8005b34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e1ef      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b34:	4b32      	ldr	r3, [pc, #200]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1ef      	bne.n	8005b22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 0304 	and.w	r3, r3, #4
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f000 80a6 	beq.w	8005c9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b50:	2300      	movs	r3, #0
 8005b52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005b54:	4b2a      	ldr	r3, [pc, #168]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10d      	bne.n	8005b7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b60:	4b27      	ldr	r3, [pc, #156]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b64:	4a26      	ldr	r2, [pc, #152]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b6c:	4b24      	ldr	r3, [pc, #144]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b74:	60bb      	str	r3, [r7, #8]
 8005b76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b7c:	4b21      	ldr	r3, [pc, #132]	@ (8005c04 <HAL_RCC_OscConfig+0x508>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d118      	bne.n	8005bba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b88:	4b1e      	ldr	r3, [pc, #120]	@ (8005c04 <HAL_RCC_OscConfig+0x508>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005c04 <HAL_RCC_OscConfig+0x508>)
 8005b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b94:	f7fc fb30 	bl	80021f8 <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b9c:	f7fc fb2c 	bl	80021f8 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e1b2      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bae:	4b15      	ldr	r3, [pc, #84]	@ (8005c04 <HAL_RCC_OscConfig+0x508>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0f0      	beq.n	8005b9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d108      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x4d8>
 8005bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005bca:	f043 0301 	orr.w	r3, r3, #1
 8005bce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bd2:	e029      	b.n	8005c28 <HAL_RCC_OscConfig+0x52c>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	2b05      	cmp	r3, #5
 8005bda:	d115      	bne.n	8005c08 <HAL_RCC_OscConfig+0x50c>
 8005bdc:	4b08      	ldr	r3, [pc, #32]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be2:	4a07      	ldr	r2, [pc, #28]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005be4:	f043 0304 	orr.w	r3, r3, #4
 8005be8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bec:	4b04      	ldr	r3, [pc, #16]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf2:	4a03      	ldr	r2, [pc, #12]	@ (8005c00 <HAL_RCC_OscConfig+0x504>)
 8005bf4:	f043 0301 	orr.w	r3, r3, #1
 8005bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bfc:	e014      	b.n	8005c28 <HAL_RCC_OscConfig+0x52c>
 8005bfe:	bf00      	nop
 8005c00:	40021000 	.word	0x40021000
 8005c04:	40007000 	.word	0x40007000
 8005c08:	4b9a      	ldr	r3, [pc, #616]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0e:	4a99      	ldr	r2, [pc, #612]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c10:	f023 0301 	bic.w	r3, r3, #1
 8005c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c18:	4b96      	ldr	r3, [pc, #600]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c1e:	4a95      	ldr	r2, [pc, #596]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c20:	f023 0304 	bic.w	r3, r3, #4
 8005c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d016      	beq.n	8005c5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c30:	f7fc fae2 	bl	80021f8 <HAL_GetTick>
 8005c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c36:	e00a      	b.n	8005c4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c38:	f7fc fade 	bl	80021f8 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e162      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c4e:	4b89      	ldr	r3, [pc, #548]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c54:	f003 0302 	and.w	r3, r3, #2
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d0ed      	beq.n	8005c38 <HAL_RCC_OscConfig+0x53c>
 8005c5c:	e015      	b.n	8005c8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c5e:	f7fc facb 	bl	80021f8 <HAL_GetTick>
 8005c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c64:	e00a      	b.n	8005c7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c66:	f7fc fac7 	bl	80021f8 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d901      	bls.n	8005c7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e14b      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c7c:	4b7d      	ldr	r3, [pc, #500]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1ed      	bne.n	8005c66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c8a:	7ffb      	ldrb	r3, [r7, #31]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d105      	bne.n	8005c9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c90:	4b78      	ldr	r3, [pc, #480]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c94:	4a77      	ldr	r2, [pc, #476]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0320 	and.w	r3, r3, #32
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d03c      	beq.n	8005d22 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d01c      	beq.n	8005cea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005cb0:	4b70      	ldr	r3, [pc, #448]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005cb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cb6:	4a6f      	ldr	r2, [pc, #444]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005cb8:	f043 0301 	orr.w	r3, r3, #1
 8005cbc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc0:	f7fc fa9a 	bl	80021f8 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cc8:	f7fc fa96 	bl	80021f8 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e11c      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005cda:	4b66      	ldr	r3, [pc, #408]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005cdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0ef      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x5cc>
 8005ce8:	e01b      	b.n	8005d22 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cea:	4b62      	ldr	r3, [pc, #392]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005cec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cf0:	4a60      	ldr	r2, [pc, #384]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005cf2:	f023 0301 	bic.w	r3, r3, #1
 8005cf6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cfa:	f7fc fa7d 	bl	80021f8 <HAL_GetTick>
 8005cfe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d00:	e008      	b.n	8005d14 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d02:	f7fc fa79 	bl	80021f8 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e0ff      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d14:	4b57      	ldr	r3, [pc, #348]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005d16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1ef      	bne.n	8005d02 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 80f3 	beq.w	8005f12 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	f040 80c9 	bne.w	8005ec8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005d36:	4b4f      	ldr	r3, [pc, #316]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f003 0203 	and.w	r2, r3, #3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d12c      	bne.n	8005da4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d54:	3b01      	subs	r3, #1
 8005d56:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d123      	bne.n	8005da4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d66:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d11b      	bne.n	8005da4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d76:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d113      	bne.n	8005da4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d86:	085b      	lsrs	r3, r3, #1
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d109      	bne.n	8005da4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	085b      	lsrs	r3, r3, #1
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d06b      	beq.n	8005e7c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	2b0c      	cmp	r3, #12
 8005da8:	d062      	beq.n	8005e70 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005daa:	4b32      	ldr	r3, [pc, #200]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d001      	beq.n	8005dba <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e0ac      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005dba:	4b2e      	ldr	r3, [pc, #184]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dc4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005dc6:	f7fc fa17 	bl	80021f8 <HAL_GetTick>
 8005dca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005dcc:	e008      	b.n	8005de0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dce:	f7fc fa13 	bl	80021f8 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e099      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005de0:	4b24      	ldr	r3, [pc, #144]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1f0      	bne.n	8005dce <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dec:	4b21      	ldr	r3, [pc, #132]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	4b21      	ldr	r3, [pc, #132]	@ (8005e78 <HAL_RCC_OscConfig+0x77c>)
 8005df2:	4013      	ands	r3, r2
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005dfc:	3a01      	subs	r2, #1
 8005dfe:	0112      	lsls	r2, r2, #4
 8005e00:	4311      	orrs	r1, r2
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005e06:	0212      	lsls	r2, r2, #8
 8005e08:	4311      	orrs	r1, r2
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005e0e:	0852      	lsrs	r2, r2, #1
 8005e10:	3a01      	subs	r2, #1
 8005e12:	0552      	lsls	r2, r2, #21
 8005e14:	4311      	orrs	r1, r2
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005e1a:	0852      	lsrs	r2, r2, #1
 8005e1c:	3a01      	subs	r2, #1
 8005e1e:	0652      	lsls	r2, r2, #25
 8005e20:	4311      	orrs	r1, r2
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005e26:	06d2      	lsls	r2, r2, #27
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	4912      	ldr	r1, [pc, #72]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005e30:	4b10      	ldr	r3, [pc, #64]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a0f      	ldr	r2, [pc, #60]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005e36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	4a0c      	ldr	r2, [pc, #48]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e48:	f7fc f9d6 	bl	80021f8 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e50:	f7fc f9d2 	bl	80021f8 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e058      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e62:	4b04      	ldr	r3, [pc, #16]	@ (8005e74 <HAL_RCC_OscConfig+0x778>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e6e:	e050      	b.n	8005f12 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e04f      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
 8005e74:	40021000 	.word	0x40021000
 8005e78:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e7c:	4b27      	ldr	r3, [pc, #156]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d144      	bne.n	8005f12 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005e88:	4b24      	ldr	r3, [pc, #144]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a23      	ldr	r2, [pc, #140]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005e8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e94:	4b21      	ldr	r3, [pc, #132]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	4a20      	ldr	r2, [pc, #128]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005ea0:	f7fc f9aa 	bl	80021f8 <HAL_GetTick>
 8005ea4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ea6:	e008      	b.n	8005eba <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ea8:	f7fc f9a6 	bl	80021f8 <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e02c      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eba:	4b18      	ldr	r3, [pc, #96]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d0f0      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x7ac>
 8005ec6:	e024      	b.n	8005f12 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	2b0c      	cmp	r3, #12
 8005ecc:	d01f      	beq.n	8005f0e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ece:	4b13      	ldr	r3, [pc, #76]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a12      	ldr	r2, [pc, #72]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005ed4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eda:	f7fc f98d 	bl	80021f8 <HAL_GetTick>
 8005ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ee0:	e008      	b.n	8005ef4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee2:	f7fc f989 	bl	80021f8 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d901      	bls.n	8005ef4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e00f      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ef4:	4b09      	ldr	r3, [pc, #36]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1f0      	bne.n	8005ee2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005f00:	4b06      	ldr	r3, [pc, #24]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005f02:	68da      	ldr	r2, [r3, #12]
 8005f04:	4905      	ldr	r1, [pc, #20]	@ (8005f1c <HAL_RCC_OscConfig+0x820>)
 8005f06:	4b06      	ldr	r3, [pc, #24]	@ (8005f20 <HAL_RCC_OscConfig+0x824>)
 8005f08:	4013      	ands	r3, r2
 8005f0a:	60cb      	str	r3, [r1, #12]
 8005f0c:	e001      	b.n	8005f12 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3720      	adds	r7, #32
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40021000 	.word	0x40021000
 8005f20:	feeefffc 	.word	0xfeeefffc

08005f24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0e7      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f38:	4b75      	ldr	r3, [pc, #468]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d910      	bls.n	8005f68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f46:	4b72      	ldr	r3, [pc, #456]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f023 0207 	bic.w	r2, r3, #7
 8005f4e:	4970      	ldr	r1, [pc, #448]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f56:	4b6e      	ldr	r3, [pc, #440]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0307 	and.w	r3, r3, #7
 8005f5e:	683a      	ldr	r2, [r7, #0]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d001      	beq.n	8005f68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e0cf      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d010      	beq.n	8005f96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	4b66      	ldr	r3, [pc, #408]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d908      	bls.n	8005f96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f84:	4b63      	ldr	r3, [pc, #396]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	4960      	ldr	r1, [pc, #384]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005f92:	4313      	orrs	r3, r2
 8005f94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d04c      	beq.n	800603c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d107      	bne.n	8005fba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005faa:	4b5a      	ldr	r3, [pc, #360]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d121      	bne.n	8005ffa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e0a6      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	d107      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fc2:	4b54      	ldr	r3, [pc, #336]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d115      	bne.n	8005ffa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e09a      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d107      	bne.n	8005fea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005fda:	4b4e      	ldr	r3, [pc, #312]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d109      	bne.n	8005ffa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e08e      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fea:	4b4a      	ldr	r3, [pc, #296]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e086      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ffa:	4b46      	ldr	r3, [pc, #280]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f023 0203 	bic.w	r2, r3, #3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	4943      	ldr	r1, [pc, #268]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8006008:	4313      	orrs	r3, r2
 800600a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800600c:	f7fc f8f4 	bl	80021f8 <HAL_GetTick>
 8006010:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006012:	e00a      	b.n	800602a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006014:	f7fc f8f0 	bl	80021f8 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006022:	4293      	cmp	r3, r2
 8006024:	d901      	bls.n	800602a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	e06e      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800602a:	4b3a      	ldr	r3, [pc, #232]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f003 020c 	and.w	r2, r3, #12
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	429a      	cmp	r2, r3
 800603a:	d1eb      	bne.n	8006014 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d010      	beq.n	800606a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	4b31      	ldr	r3, [pc, #196]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006054:	429a      	cmp	r2, r3
 8006056:	d208      	bcs.n	800606a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006058:	4b2e      	ldr	r3, [pc, #184]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	492b      	ldr	r1, [pc, #172]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 8006066:	4313      	orrs	r3, r2
 8006068:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800606a:	4b29      	ldr	r3, [pc, #164]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0307 	and.w	r3, r3, #7
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	429a      	cmp	r2, r3
 8006076:	d210      	bcs.n	800609a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006078:	4b25      	ldr	r3, [pc, #148]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f023 0207 	bic.w	r2, r3, #7
 8006080:	4923      	ldr	r1, [pc, #140]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	4313      	orrs	r3, r2
 8006086:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006088:	4b21      	ldr	r3, [pc, #132]	@ (8006110 <HAL_RCC_ClockConfig+0x1ec>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f003 0307 	and.w	r3, r3, #7
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	429a      	cmp	r2, r3
 8006094:	d001      	beq.n	800609a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e036      	b.n	8006108 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0304 	and.w	r3, r3, #4
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d008      	beq.n	80060b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	4918      	ldr	r1, [pc, #96]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d009      	beq.n	80060d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060c4:	4b13      	ldr	r3, [pc, #76]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	00db      	lsls	r3, r3, #3
 80060d2:	4910      	ldr	r1, [pc, #64]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060d8:	f000 f824 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b0d      	ldr	r3, [pc, #52]	@ (8006114 <HAL_RCC_ClockConfig+0x1f0>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	091b      	lsrs	r3, r3, #4
 80060e4:	f003 030f 	and.w	r3, r3, #15
 80060e8:	490b      	ldr	r1, [pc, #44]	@ (8006118 <HAL_RCC_ClockConfig+0x1f4>)
 80060ea:	5ccb      	ldrb	r3, [r1, r3]
 80060ec:	f003 031f 	and.w	r3, r3, #31
 80060f0:	fa22 f303 	lsr.w	r3, r2, r3
 80060f4:	4a09      	ldr	r2, [pc, #36]	@ (800611c <HAL_RCC_ClockConfig+0x1f8>)
 80060f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060f8:	4b09      	ldr	r3, [pc, #36]	@ (8006120 <HAL_RCC_ClockConfig+0x1fc>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fc f82b 	bl	8002158 <HAL_InitTick>
 8006102:	4603      	mov	r3, r0
 8006104:	72fb      	strb	r3, [r7, #11]

  return status;
 8006106:	7afb      	ldrb	r3, [r7, #11]
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	40022000 	.word	0x40022000
 8006114:	40021000 	.word	0x40021000
 8006118:	0800a3dc 	.word	0x0800a3dc
 800611c:	20000150 	.word	0x20000150
 8006120:	20000154 	.word	0x20000154

08006124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006124:	b480      	push	{r7}
 8006126:	b089      	sub	sp, #36	@ 0x24
 8006128:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800612a:	2300      	movs	r3, #0
 800612c:	61fb      	str	r3, [r7, #28]
 800612e:	2300      	movs	r3, #0
 8006130:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006132:	4b3e      	ldr	r3, [pc, #248]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 030c 	and.w	r3, r3, #12
 800613a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800613c:	4b3b      	ldr	r3, [pc, #236]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f003 0303 	and.w	r3, r3, #3
 8006144:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_RCC_GetSysClockFreq+0x34>
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	2b0c      	cmp	r3, #12
 8006150:	d121      	bne.n	8006196 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2b01      	cmp	r3, #1
 8006156:	d11e      	bne.n	8006196 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006158:	4b34      	ldr	r3, [pc, #208]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d107      	bne.n	8006174 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006164:	4b31      	ldr	r3, [pc, #196]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800616a:	0a1b      	lsrs	r3, r3, #8
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	61fb      	str	r3, [r7, #28]
 8006172:	e005      	b.n	8006180 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006174:	4b2d      	ldr	r3, [pc, #180]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	091b      	lsrs	r3, r3, #4
 800617a:	f003 030f 	and.w	r3, r3, #15
 800617e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006180:	4a2b      	ldr	r2, [pc, #172]	@ (8006230 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006188:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10d      	bne.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006194:	e00a      	b.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	2b04      	cmp	r3, #4
 800619a:	d102      	bne.n	80061a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800619c:	4b25      	ldr	r3, [pc, #148]	@ (8006234 <HAL_RCC_GetSysClockFreq+0x110>)
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	e004      	b.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	2b08      	cmp	r3, #8
 80061a6:	d101      	bne.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061a8:	4b23      	ldr	r3, [pc, #140]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x114>)
 80061aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	2b0c      	cmp	r3, #12
 80061b0:	d134      	bne.n	800621c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061b2:	4b1e      	ldr	r3, [pc, #120]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	f003 0303 	and.w	r3, r3, #3
 80061ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d003      	beq.n	80061ca <HAL_RCC_GetSysClockFreq+0xa6>
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d003      	beq.n	80061d0 <HAL_RCC_GetSysClockFreq+0xac>
 80061c8:	e005      	b.n	80061d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80061ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006234 <HAL_RCC_GetSysClockFreq+0x110>)
 80061cc:	617b      	str	r3, [r7, #20]
      break;
 80061ce:	e005      	b.n	80061dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80061d0:	4b19      	ldr	r3, [pc, #100]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x114>)
 80061d2:	617b      	str	r3, [r7, #20]
      break;
 80061d4:	e002      	b.n	80061dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	617b      	str	r3, [r7, #20]
      break;
 80061da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061dc:	4b13      	ldr	r3, [pc, #76]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	091b      	lsrs	r3, r3, #4
 80061e2:	f003 0307 	and.w	r3, r3, #7
 80061e6:	3301      	adds	r3, #1
 80061e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80061ea:	4b10      	ldr	r3, [pc, #64]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	0a1b      	lsrs	r3, r3, #8
 80061f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	fb03 f202 	mul.w	r2, r3, r2
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006200:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006202:	4b0a      	ldr	r3, [pc, #40]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	0e5b      	lsrs	r3, r3, #25
 8006208:	f003 0303 	and.w	r3, r3, #3
 800620c:	3301      	adds	r3, #1
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	fbb2 f3f3 	udiv	r3, r2, r3
 800621a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800621c:	69bb      	ldr	r3, [r7, #24]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3724      	adds	r7, #36	@ 0x24
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40021000 	.word	0x40021000
 8006230:	0800a3ec 	.word	0x0800a3ec
 8006234:	00f42400 	.word	0x00f42400
 8006238:	007a1200 	.word	0x007a1200

0800623c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006244:	2300      	movs	r3, #0
 8006246:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006248:	4b2a      	ldr	r3, [pc, #168]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800624a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800624c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006254:	f7ff f9ee 	bl	8005634 <HAL_PWREx_GetVoltageRange>
 8006258:	6178      	str	r0, [r7, #20]
 800625a:	e014      	b.n	8006286 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800625c:	4b25      	ldr	r3, [pc, #148]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800625e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006260:	4a24      	ldr	r2, [pc, #144]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006262:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006266:	6593      	str	r3, [r2, #88]	@ 0x58
 8006268:	4b22      	ldr	r3, [pc, #136]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800626a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006274:	f7ff f9de 	bl	8005634 <HAL_PWREx_GetVoltageRange>
 8006278:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800627a:	4b1e      	ldr	r3, [pc, #120]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800627c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800627e:	4a1d      	ldr	r2, [pc, #116]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006280:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006284:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800628c:	d10b      	bne.n	80062a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2b80      	cmp	r3, #128	@ 0x80
 8006292:	d919      	bls.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2ba0      	cmp	r3, #160	@ 0xa0
 8006298:	d902      	bls.n	80062a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800629a:	2302      	movs	r3, #2
 800629c:	613b      	str	r3, [r7, #16]
 800629e:	e013      	b.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80062a0:	2301      	movs	r3, #1
 80062a2:	613b      	str	r3, [r7, #16]
 80062a4:	e010      	b.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b80      	cmp	r3, #128	@ 0x80
 80062aa:	d902      	bls.n	80062b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80062ac:	2303      	movs	r3, #3
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	e00a      	b.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2b80      	cmp	r3, #128	@ 0x80
 80062b6:	d102      	bne.n	80062be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80062b8:	2302      	movs	r3, #2
 80062ba:	613b      	str	r3, [r7, #16]
 80062bc:	e004      	b.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2b70      	cmp	r3, #112	@ 0x70
 80062c2:	d101      	bne.n	80062c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80062c4:	2301      	movs	r3, #1
 80062c6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80062c8:	4b0b      	ldr	r3, [pc, #44]	@ (80062f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f023 0207 	bic.w	r2, r3, #7
 80062d0:	4909      	ldr	r1, [pc, #36]	@ (80062f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80062d8:	4b07      	ldr	r3, [pc, #28]	@ (80062f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0307 	and.w	r3, r3, #7
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d001      	beq.n	80062ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3718      	adds	r7, #24
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40021000 	.word	0x40021000
 80062f8:	40022000 	.word	0x40022000

080062fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006304:	2300      	movs	r3, #0
 8006306:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006308:	2300      	movs	r3, #0
 800630a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006314:	2b00      	cmp	r3, #0
 8006316:	d031      	beq.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800631c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006320:	d01a      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006322:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006326:	d814      	bhi.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006328:	2b00      	cmp	r3, #0
 800632a:	d009      	beq.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800632c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006330:	d10f      	bne.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006332:	4b5d      	ldr	r3, [pc, #372]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	4a5c      	ldr	r2, [pc, #368]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800633c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800633e:	e00c      	b.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	3304      	adds	r3, #4
 8006344:	2100      	movs	r1, #0
 8006346:	4618      	mov	r0, r3
 8006348:	f000 fa22 	bl	8006790 <RCCEx_PLLSAI1_Config>
 800634c:	4603      	mov	r3, r0
 800634e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006350:	e003      	b.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	74fb      	strb	r3, [r7, #19]
      break;
 8006356:	e000      	b.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006358:	bf00      	nop
    }

    if(ret == HAL_OK)
 800635a:	7cfb      	ldrb	r3, [r7, #19]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10b      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006360:	4b51      	ldr	r3, [pc, #324]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006366:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636e:	494e      	ldr	r1, [pc, #312]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006370:	4313      	orrs	r3, r2
 8006372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006376:	e001      	b.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006378:	7cfb      	ldrb	r3, [r7, #19]
 800637a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 809e 	beq.w	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800638a:	2300      	movs	r3, #0
 800638c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800638e:	4b46      	ldr	r3, [pc, #280]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800639a:	2301      	movs	r3, #1
 800639c:	e000      	b.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800639e:	2300      	movs	r3, #0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00d      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063a4:	4b40      	ldr	r3, [pc, #256]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063a8:	4a3f      	ldr	r2, [pc, #252]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80063b0:	4b3d      	ldr	r3, [pc, #244]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063b8:	60bb      	str	r3, [r7, #8]
 80063ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063bc:	2301      	movs	r3, #1
 80063be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063c0:	4b3a      	ldr	r3, [pc, #232]	@ (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a39      	ldr	r2, [pc, #228]	@ (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80063c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80063cc:	f7fb ff14 	bl	80021f8 <HAL_GetTick>
 80063d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80063d2:	e009      	b.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063d4:	f7fb ff10 	bl	80021f8 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d902      	bls.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	74fb      	strb	r3, [r7, #19]
        break;
 80063e6:	e005      	b.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80063e8:	4b30      	ldr	r3, [pc, #192]	@ (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d0ef      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80063f4:	7cfb      	ldrb	r3, [r7, #19]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d15a      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80063fa:	4b2b      	ldr	r3, [pc, #172]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006400:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006404:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d01e      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	429a      	cmp	r2, r3
 8006414:	d019      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006416:	4b24      	ldr	r3, [pc, #144]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800641c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006420:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006422:	4b21      	ldr	r3, [pc, #132]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006428:	4a1f      	ldr	r2, [pc, #124]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800642a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800642e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006432:	4b1d      	ldr	r3, [pc, #116]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006438:	4a1b      	ldr	r2, [pc, #108]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800643a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800643e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006442:	4a19      	ldr	r2, [pc, #100]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	2b00      	cmp	r3, #0
 8006452:	d016      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006454:	f7fb fed0 	bl	80021f8 <HAL_GetTick>
 8006458:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800645a:	e00b      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800645c:	f7fb fecc 	bl	80021f8 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	f241 3288 	movw	r2, #5000	@ 0x1388
 800646a:	4293      	cmp	r3, r2
 800646c:	d902      	bls.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	74fb      	strb	r3, [r7, #19]
            break;
 8006472:	e006      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006474:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800647a:	f003 0302 	and.w	r3, r3, #2
 800647e:	2b00      	cmp	r3, #0
 8006480:	d0ec      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006482:	7cfb      	ldrb	r3, [r7, #19]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10b      	bne.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006488:	4b07      	ldr	r3, [pc, #28]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800648a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800648e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006496:	4904      	ldr	r1, [pc, #16]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800649e:	e009      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	74bb      	strb	r3, [r7, #18]
 80064a4:	e006      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80064a6:	bf00      	nop
 80064a8:	40021000 	.word	0x40021000
 80064ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b0:	7cfb      	ldrb	r3, [r7, #19]
 80064b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064b4:	7c7b      	ldrb	r3, [r7, #17]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d105      	bne.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064ba:	4b8d      	ldr	r3, [pc, #564]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80064bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064be:	4a8c      	ldr	r2, [pc, #560]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80064c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00a      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064d2:	4b87      	ldr	r3, [pc, #540]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80064d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d8:	f023 0203 	bic.w	r2, r3, #3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a1b      	ldr	r3, [r3, #32]
 80064e0:	4983      	ldr	r1, [pc, #524]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00a      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064f4:	4b7e      	ldr	r3, [pc, #504]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80064f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fa:	f023 020c 	bic.w	r2, r3, #12
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006502:	497b      	ldr	r1, [pc, #492]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006504:	4313      	orrs	r3, r2
 8006506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0304 	and.w	r3, r3, #4
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00a      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006516:	4b76      	ldr	r3, [pc, #472]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800651c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006524:	4972      	ldr	r1, [pc, #456]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006526:	4313      	orrs	r3, r2
 8006528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0320 	and.w	r3, r3, #32
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00a      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006538:	4b6d      	ldr	r3, [pc, #436]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800653a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800653e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006546:	496a      	ldr	r1, [pc, #424]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006548:	4313      	orrs	r3, r2
 800654a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800655a:	4b65      	ldr	r3, [pc, #404]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800655c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006560:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006568:	4961      	ldr	r1, [pc, #388]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800656a:	4313      	orrs	r3, r2
 800656c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800657c:	4b5c      	ldr	r3, [pc, #368]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800657e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006582:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658a:	4959      	ldr	r1, [pc, #356]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800658c:	4313      	orrs	r3, r2
 800658e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800659e:	4b54      	ldr	r3, [pc, #336]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80065a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ac:	4950      	ldr	r1, [pc, #320]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80065ae:	4313      	orrs	r3, r2
 80065b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00a      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80065c0:	4b4b      	ldr	r3, [pc, #300]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80065c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ce:	4948      	ldr	r1, [pc, #288]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80065d0:	4313      	orrs	r3, r2
 80065d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065e2:	4b43      	ldr	r3, [pc, #268]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80065e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f0:	493f      	ldr	r1, [pc, #252]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006600:	2b00      	cmp	r3, #0
 8006602:	d028      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006604:	4b3a      	ldr	r3, [pc, #232]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800660a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006612:	4937      	ldr	r1, [pc, #220]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006614:	4313      	orrs	r3, r2
 8006616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800661e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006622:	d106      	bne.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006624:	4b32      	ldr	r3, [pc, #200]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	4a31      	ldr	r2, [pc, #196]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800662a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800662e:	60d3      	str	r3, [r2, #12]
 8006630:	e011      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006636:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800663a:	d10c      	bne.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	3304      	adds	r3, #4
 8006640:	2101      	movs	r1, #1
 8006642:	4618      	mov	r0, r3
 8006644:	f000 f8a4 	bl	8006790 <RCCEx_PLLSAI1_Config>
 8006648:	4603      	mov	r3, r0
 800664a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800664c:	7cfb      	ldrb	r3, [r7, #19]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8006652:	7cfb      	ldrb	r3, [r7, #19]
 8006654:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d028      	beq.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006662:	4b23      	ldr	r3, [pc, #140]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006668:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006670:	491f      	ldr	r1, [pc, #124]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006672:	4313      	orrs	r3, r2
 8006674:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800667c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006680:	d106      	bne.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006682:	4b1b      	ldr	r3, [pc, #108]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	4a1a      	ldr	r2, [pc, #104]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006688:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800668c:	60d3      	str	r3, [r2, #12]
 800668e:	e011      	b.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006694:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006698:	d10c      	bne.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	3304      	adds	r3, #4
 800669e:	2101      	movs	r1, #1
 80066a0:	4618      	mov	r0, r3
 80066a2:	f000 f875 	bl	8006790 <RCCEx_PLLSAI1_Config>
 80066a6:	4603      	mov	r3, r0
 80066a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066aa:	7cfb      	ldrb	r3, [r7, #19]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d001      	beq.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80066b0:	7cfb      	ldrb	r3, [r7, #19]
 80066b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d02b      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066c0:	4b0b      	ldr	r3, [pc, #44]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80066c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ce:	4908      	ldr	r1, [pc, #32]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066de:	d109      	bne.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066e0:	4b03      	ldr	r3, [pc, #12]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	4a02      	ldr	r2, [pc, #8]	@ (80066f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80066e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066ea:	60d3      	str	r3, [r2, #12]
 80066ec:	e014      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80066ee:	bf00      	nop
 80066f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066fc:	d10c      	bne.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	3304      	adds	r3, #4
 8006702:	2101      	movs	r1, #1
 8006704:	4618      	mov	r0, r3
 8006706:	f000 f843 	bl	8006790 <RCCEx_PLLSAI1_Config>
 800670a:	4603      	mov	r3, r0
 800670c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800670e:	7cfb      	ldrb	r3, [r7, #19]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d001      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8006714:	7cfb      	ldrb	r3, [r7, #19]
 8006716:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d01c      	beq.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006724:	4b19      	ldr	r3, [pc, #100]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800672a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006732:	4916      	ldr	r1, [pc, #88]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006734:	4313      	orrs	r3, r2
 8006736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800673e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006742:	d10c      	bne.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3304      	adds	r3, #4
 8006748:	2102      	movs	r1, #2
 800674a:	4618      	mov	r0, r3
 800674c:	f000 f820 	bl	8006790 <RCCEx_PLLSAI1_Config>
 8006750:	4603      	mov	r3, r0
 8006752:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006754:	7cfb      	ldrb	r3, [r7, #19]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d001      	beq.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800675a:	7cfb      	ldrb	r3, [r7, #19]
 800675c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00a      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800676a:	4b08      	ldr	r3, [pc, #32]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800676c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006770:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006778:	4904      	ldr	r1, [pc, #16]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800677a:	4313      	orrs	r3, r2
 800677c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006780:	7cbb      	ldrb	r3, [r7, #18]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3718      	adds	r7, #24
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40021000 	.word	0x40021000

08006790 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800679e:	4b74      	ldr	r3, [pc, #464]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	f003 0303 	and.w	r3, r3, #3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d018      	beq.n	80067dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80067aa:	4b71      	ldr	r3, [pc, #452]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f003 0203 	and.w	r2, r3, #3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d10d      	bne.n	80067d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
       ||
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d009      	beq.n	80067d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80067c2:	4b6b      	ldr	r3, [pc, #428]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	091b      	lsrs	r3, r3, #4
 80067c8:	f003 0307 	and.w	r3, r3, #7
 80067cc:	1c5a      	adds	r2, r3, #1
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
       ||
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d047      	beq.n	8006866 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	73fb      	strb	r3, [r7, #15]
 80067da:	e044      	b.n	8006866 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b03      	cmp	r3, #3
 80067e2:	d018      	beq.n	8006816 <RCCEx_PLLSAI1_Config+0x86>
 80067e4:	2b03      	cmp	r3, #3
 80067e6:	d825      	bhi.n	8006834 <RCCEx_PLLSAI1_Config+0xa4>
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d002      	beq.n	80067f2 <RCCEx_PLLSAI1_Config+0x62>
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d009      	beq.n	8006804 <RCCEx_PLLSAI1_Config+0x74>
 80067f0:	e020      	b.n	8006834 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067f2:	4b5f      	ldr	r3, [pc, #380]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d11d      	bne.n	800683a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006802:	e01a      	b.n	800683a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006804:	4b5a      	ldr	r3, [pc, #360]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800680c:	2b00      	cmp	r3, #0
 800680e:	d116      	bne.n	800683e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006814:	e013      	b.n	800683e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006816:	4b56      	ldr	r3, [pc, #344]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10f      	bne.n	8006842 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006822:	4b53      	ldr	r3, [pc, #332]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d109      	bne.n	8006842 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006832:	e006      	b.n	8006842 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	73fb      	strb	r3, [r7, #15]
      break;
 8006838:	e004      	b.n	8006844 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800683a:	bf00      	nop
 800683c:	e002      	b.n	8006844 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800683e:	bf00      	nop
 8006840:	e000      	b.n	8006844 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006842:	bf00      	nop
    }

    if(status == HAL_OK)
 8006844:	7bfb      	ldrb	r3, [r7, #15]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10d      	bne.n	8006866 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800684a:	4b49      	ldr	r3, [pc, #292]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6819      	ldr	r1, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	3b01      	subs	r3, #1
 800685c:	011b      	lsls	r3, r3, #4
 800685e:	430b      	orrs	r3, r1
 8006860:	4943      	ldr	r1, [pc, #268]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006862:	4313      	orrs	r3, r2
 8006864:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006866:	7bfb      	ldrb	r3, [r7, #15]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d17c      	bne.n	8006966 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800686c:	4b40      	ldr	r3, [pc, #256]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a3f      	ldr	r2, [pc, #252]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006872:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006876:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006878:	f7fb fcbe 	bl	80021f8 <HAL_GetTick>
 800687c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800687e:	e009      	b.n	8006894 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006880:	f7fb fcba 	bl	80021f8 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	2b02      	cmp	r3, #2
 800688c:	d902      	bls.n	8006894 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	73fb      	strb	r3, [r7, #15]
        break;
 8006892:	e005      	b.n	80068a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006894:	4b36      	ldr	r3, [pc, #216]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1ef      	bne.n	8006880 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d15f      	bne.n	8006966 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d110      	bne.n	80068ce <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068ac:	4b30      	ldr	r3, [pc, #192]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80068b4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6892      	ldr	r2, [r2, #8]
 80068bc:	0211      	lsls	r1, r2, #8
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	68d2      	ldr	r2, [r2, #12]
 80068c2:	06d2      	lsls	r2, r2, #27
 80068c4:	430a      	orrs	r2, r1
 80068c6:	492a      	ldr	r1, [pc, #168]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	610b      	str	r3, [r1, #16]
 80068cc:	e027      	b.n	800691e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d112      	bne.n	80068fa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068d4:	4b26      	ldr	r3, [pc, #152]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80068dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6892      	ldr	r2, [r2, #8]
 80068e4:	0211      	lsls	r1, r2, #8
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	6912      	ldr	r2, [r2, #16]
 80068ea:	0852      	lsrs	r2, r2, #1
 80068ec:	3a01      	subs	r2, #1
 80068ee:	0552      	lsls	r2, r2, #21
 80068f0:	430a      	orrs	r2, r1
 80068f2:	491f      	ldr	r1, [pc, #124]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	610b      	str	r3, [r1, #16]
 80068f8:	e011      	b.n	800691e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068fa:	4b1d      	ldr	r3, [pc, #116]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006902:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	6892      	ldr	r2, [r2, #8]
 800690a:	0211      	lsls	r1, r2, #8
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6952      	ldr	r2, [r2, #20]
 8006910:	0852      	lsrs	r2, r2, #1
 8006912:	3a01      	subs	r2, #1
 8006914:	0652      	lsls	r2, r2, #25
 8006916:	430a      	orrs	r2, r1
 8006918:	4915      	ldr	r1, [pc, #84]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 800691a:	4313      	orrs	r3, r2
 800691c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800691e:	4b14      	ldr	r3, [pc, #80]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a13      	ldr	r2, [pc, #76]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006924:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006928:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800692a:	f7fb fc65 	bl	80021f8 <HAL_GetTick>
 800692e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006930:	e009      	b.n	8006946 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006932:	f7fb fc61 	bl	80021f8 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d902      	bls.n	8006946 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	73fb      	strb	r3, [r7, #15]
          break;
 8006944:	e005      	b.n	8006952 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006946:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0ef      	beq.n	8006932 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006952:	7bfb      	ldrb	r3, [r7, #15]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d106      	bne.n	8006966 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006958:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 800695a:	691a      	ldr	r2, [r3, #16]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	4903      	ldr	r1, [pc, #12]	@ (8006970 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006962:	4313      	orrs	r3, r2
 8006964:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006966:	7bfb      	ldrb	r3, [r7, #15]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	40021000 	.word	0x40021000

08006974 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e095      	b.n	8006ab2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800698a:	2b00      	cmp	r3, #0
 800698c:	d108      	bne.n	80069a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006996:	d009      	beq.n	80069ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	61da      	str	r2, [r3, #28]
 800699e:	e005      	b.n	80069ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d106      	bne.n	80069cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f7fb f8ea 	bl	8001ba0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069ec:	d902      	bls.n	80069f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80069ee:	2300      	movs	r3, #0
 80069f0:	60fb      	str	r3, [r7, #12]
 80069f2:	e002      	b.n	80069fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80069f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006a02:	d007      	beq.n	8006a14 <HAL_SPI_Init+0xa0>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a0c:	d002      	beq.n	8006a14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006a24:	431a      	orrs	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	f003 0301 	and.w	r3, r3, #1
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a42:	431a      	orrs	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a56:	ea42 0103 	orr.w	r1, r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	699b      	ldr	r3, [r3, #24]
 8006a6e:	0c1b      	lsrs	r3, r3, #16
 8006a70:	f003 0204 	and.w	r2, r3, #4
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a78:	f003 0310 	and.w	r3, r3, #16
 8006a7c:	431a      	orrs	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	431a      	orrs	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a90:	ea42 0103 	orr.w	r1, r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
	...

08006abc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
 8006ac8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ad0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006ad8:	7dfb      	ldrb	r3, [r7, #23]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d00c      	beq.n	8006af8 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ae4:	d106      	bne.n	8006af4 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d102      	bne.n	8006af4 <HAL_SPI_TransmitReceive_DMA+0x38>
 8006aee:	7dfb      	ldrb	r3, [r7, #23]
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d001      	beq.n	8006af8 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006af4:	2302      	movs	r3, #2
 8006af6:	e158      	b.n	8006daa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d005      	beq.n	8006b0a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006b04:	887b      	ldrh	r3, [r7, #2]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e14d      	b.n	8006daa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d101      	bne.n	8006b1c <HAL_SPI_TransmitReceive_DMA+0x60>
 8006b18:	2302      	movs	r3, #2
 8006b1a:	e146      	b.n	8006daa <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b04      	cmp	r3, #4
 8006b2e:	d003      	beq.n	8006b38 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2205      	movs	r2, #5
 8006b34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	68ba      	ldr	r2, [r7, #8]
 8006b42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	887a      	ldrh	r2, [r7, #2]
 8006b48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	887a      	ldrh	r2, [r7, #2]
 8006b4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	887a      	ldrh	r2, [r7, #2]
 8006b5a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	887a      	ldrh	r2, [r7, #2]
 8006b62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8006b80:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b8a:	d908      	bls.n	8006b9e <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b9a:	605a      	str	r2, [r3, #4]
 8006b9c:	e06f      	b.n	8006c7e <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006bac:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bb8:	d126      	bne.n	8006c08 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10f      	bne.n	8006be6 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bd4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	085b      	lsrs	r3, r3, #1
 8006bde:	b29a      	uxth	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006be4:	e010      	b.n	8006c08 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	685a      	ldr	r2, [r3, #4]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bf4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	085b      	lsrs	r3, r3, #1
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	3301      	adds	r3, #1
 8006c02:	b29a      	uxth	r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c12:	d134      	bne.n	8006c7e <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c22:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	f003 0301 	and.w	r3, r3, #1
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d111      	bne.n	8006c58 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685a      	ldr	r2, [r3, #4]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c42:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	085b      	lsrs	r3, r3, #1
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006c56:	e012      	b.n	8006c7e <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685a      	ldr	r2, [r3, #4]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c66:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	085b      	lsrs	r3, r3, #1
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	3301      	adds	r3, #1
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d108      	bne.n	8006c9c <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c8e:	4a49      	ldr	r2, [pc, #292]	@ (8006db4 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8006c90:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c96:	4a48      	ldr	r2, [pc, #288]	@ (8006db8 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8006c98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006c9a:	e007      	b.n	8006cac <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ca0:	4a46      	ldr	r2, [pc, #280]	@ (8006dbc <HAL_SPI_TransmitReceive_DMA+0x300>)
 8006ca2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ca8:	4a45      	ldr	r2, [pc, #276]	@ (8006dc0 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8006caa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb0:	4a44      	ldr	r2, [pc, #272]	@ (8006dc4 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8006cb2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb8:	2200      	movs	r2, #0
 8006cba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	330c      	adds	r3, #12
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ccc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cd4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006cd6:	f7fd fca3 	bl	8004620 <HAL_DMA_Start_IT>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00b      	beq.n	8006cf8 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ce4:	f043 0210 	orr.w	r2, r3, #16
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e058      	b.n	8006daa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0201 	orr.w	r2, r2, #1
 8006d06:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d14:	2200      	movs	r2, #0
 8006d16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d24:	2200      	movs	r2, #0
 8006d26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d30:	4619      	mov	r1, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	330c      	adds	r3, #12
 8006d38:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d3e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d40:	f7fd fc6e 	bl	8004620 <HAL_DMA_Start_IT>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00b      	beq.n	8006d62 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d4e:	f043 0210 	orr.w	r2, r3, #16
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e023      	b.n	8006daa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d6c:	2b40      	cmp	r3, #64	@ 0x40
 8006d6e:	d007      	beq.n	8006d80 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d7e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	685a      	ldr	r2, [r3, #4]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f042 0220 	orr.w	r2, r2, #32
 8006d96:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0202 	orr.w	r2, r2, #2
 8006da6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3718      	adds	r7, #24
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	0800737d 	.word	0x0800737d
 8006db8:	08007245 	.word	0x08007245
 8006dbc:	08007399 	.word	0x08007399
 8006dc0:	080072ed 	.word	0x080072ed
 8006dc4:	080073b5 	.word	0x080073b5

08006dc8 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b08a      	sub	sp, #40	@ 0x28
 8006dcc:	af02      	add	r7, sp, #8
 8006dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006dd4:	4b88      	ldr	r3, [pc, #544]	@ (8006ff8 <HAL_SPI_Abort+0x230>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a88      	ldr	r2, [pc, #544]	@ (8006ffc <HAL_SPI_Abort+0x234>)
 8006dda:	fba2 2303 	umull	r2, r3, r2, r3
 8006dde:	0a5b      	lsrs	r3, r3, #9
 8006de0:	2264      	movs	r2, #100	@ 0x64
 8006de2:	fb02 f303 	mul.w	r3, r2, r3
 8006de6:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685a      	ldr	r2, [r3, #4]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0220 	bic.w	r2, r2, #32
 8006dfa:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e06:	2b80      	cmp	r3, #128	@ 0x80
 8006e08:	d117      	bne.n	8006e3a <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a7c      	ldr	r2, [pc, #496]	@ (8007000 <HAL_SPI_Abort+0x238>)
 8006e0e:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d106      	bne.n	8006e24 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006e22:	e008      	b.n	8006e36 <HAL_SPI_Abort+0x6e>
      }
      count--;
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b07      	cmp	r3, #7
 8006e34:	d1ec      	bne.n	8006e10 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e44:	2b40      	cmp	r3, #64	@ 0x40
 8006e46:	d117      	bne.n	8006e78 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a6e      	ldr	r2, [pc, #440]	@ (8007004 <HAL_SPI_Abort+0x23c>)
 8006e4c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d106      	bne.n	8006e62 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e58:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006e60:	e008      	b.n	8006e74 <HAL_SPI_Abort+0xac>
      }
      count--;
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	2b07      	cmp	r3, #7
 8006e72:	d1ec      	bne.n	8006e4e <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b02      	cmp	r3, #2
 8006e84:	d141      	bne.n	8006f0a <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d03d      	beq.n	8006f0a <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e92:	2200      	movs	r2, #0
 8006e94:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fd fc20 	bl	80046e0 <HAL_DMA_Abort>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d002      	beq.n	8006eac <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2240      	movs	r2, #64	@ 0x40
 8006eaa:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f022 0202 	bic.w	r2, r2, #2
 8006eba:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006ebc:	f7fb f99c 	bl	80021f8 <HAL_GetTick>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	2164      	movs	r1, #100	@ 0x64
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 fc20 	bl	800770c <SPI_EndRxTxTransaction>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d002      	beq.n	8006ed8 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2240      	movs	r2, #64	@ 0x40
 8006ed6:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ee6:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006ee8:	f7fb f986 	bl	80021f8 <HAL_GetTick>
 8006eec:	4603      	mov	r3, r0
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	2364      	movs	r3, #100	@ 0x64
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 fb19 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d002      	beq.n	8006f0a <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2240      	movs	r2, #64	@ 0x40
 8006f08:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	f003 0301 	and.w	r3, r3, #1
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d143      	bne.n	8006fa0 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d03f      	beq.n	8006fa0 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f24:	2200      	movs	r2, #0
 8006f26:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7fd fbd7 	bl	80046e0 <HAL_DMA_Abort>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2240      	movs	r2, #64	@ 0x40
 8006f3c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f4c:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006f4e:	f7fb f953 	bl	80021f8 <HAL_GetTick>
 8006f52:	4603      	mov	r3, r0
 8006f54:	9300      	str	r3, [sp, #0]
 8006f56:	2364      	movs	r3, #100	@ 0x64
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2180      	movs	r1, #128	@ 0x80
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 fa5f 	bl	8007420 <SPI_WaitFlagStateUntilTimeout>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d002      	beq.n	8006f6e <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2240      	movs	r2, #64	@ 0x40
 8006f6c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006f6e:	f7fb f943 	bl	80021f8 <HAL_GetTick>
 8006f72:	4603      	mov	r3, r0
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	2364      	movs	r3, #100	@ 0x64
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fad6 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d002      	beq.n	8006f90 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2240      	movs	r2, #64	@ 0x40
 8006f8e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f022 0201 	bic.w	r2, r2, #1
 8006f9e:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fb2:	2b40      	cmp	r3, #64	@ 0x40
 8006fb4:	d102      	bne.n	8006fbc <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	77fb      	strb	r3, [r7, #31]
 8006fba:	e002      	b.n	8006fc2 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	613b      	str	r3, [r7, #16]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	613b      	str	r3, [r7, #16]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	613b      	str	r3, [r7, #16]
 8006fd6:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006fd8:	2300      	movs	r3, #0
 8006fda:	60fb      	str	r3, [r7, #12]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8006fee:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3720      	adds	r7, #32
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	20000150 	.word	0x20000150
 8006ffc:	057619f1 	.word	0x057619f1
 8007000:	08007859 	.word	0x08007859
 8007004:	08007799 	.word	0x08007799

08007008 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	099b      	lsrs	r3, r3, #6
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10f      	bne.n	800704c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	099b      	lsrs	r3, r3, #6
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d004      	beq.n	800704c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	4798      	blx	r3
    return;
 800704a:	e0d7      	b.n	80071fc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800704c:	69bb      	ldr	r3, [r7, #24]
 800704e:	085b      	lsrs	r3, r3, #1
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00a      	beq.n	800706e <HAL_SPI_IRQHandler+0x66>
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	09db      	lsrs	r3, r3, #7
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d004      	beq.n	800706e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	4798      	blx	r3
    return;
 800706c:	e0c6      	b.n	80071fc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	095b      	lsrs	r3, r3, #5
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10c      	bne.n	8007094 <HAL_SPI_IRQHandler+0x8c>
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	099b      	lsrs	r3, r3, #6
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d106      	bne.n	8007094 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	0a1b      	lsrs	r3, r3, #8
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 80b4 	beq.w	80071fc <HAL_SPI_IRQHandler+0x1f4>
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	095b      	lsrs	r3, r3, #5
 8007098:	f003 0301 	and.w	r3, r3, #1
 800709c:	2b00      	cmp	r3, #0
 800709e:	f000 80ad 	beq.w	80071fc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	099b      	lsrs	r3, r3, #6
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d023      	beq.n	80070f6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b03      	cmp	r3, #3
 80070b8:	d011      	beq.n	80070de <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070be:	f043 0204 	orr.w	r2, r3, #4
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070c6:	2300      	movs	r3, #0
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	617b      	str	r3, [r7, #20]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	617b      	str	r3, [r7, #20]
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	e00b      	b.n	80070f6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070de:	2300      	movs	r3, #0
 80070e0:	613b      	str	r3, [r7, #16]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	613b      	str	r3, [r7, #16]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	613b      	str	r3, [r7, #16]
 80070f2:	693b      	ldr	r3, [r7, #16]
        return;
 80070f4:	e082      	b.n	80071fc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	095b      	lsrs	r3, r3, #5
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d014      	beq.n	800712c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007106:	f043 0201 	orr.w	r2, r3, #1
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800710e:	2300      	movs	r3, #0
 8007110:	60fb      	str	r3, [r7, #12]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	60fb      	str	r3, [r7, #12]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	0a1b      	lsrs	r3, r3, #8
 8007130:	f003 0301 	and.w	r3, r3, #1
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00c      	beq.n	8007152 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800713c:	f043 0208 	orr.w	r2, r3, #8
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007144:	2300      	movs	r3, #0
 8007146:	60bb      	str	r3, [r7, #8]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	60bb      	str	r3, [r7, #8]
 8007150:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007156:	2b00      	cmp	r3, #0
 8007158:	d04f      	beq.n	80071fa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685a      	ldr	r2, [r3, #4]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007168:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	f003 0302 	and.w	r3, r3, #2
 8007178:	2b00      	cmp	r3, #0
 800717a:	d104      	bne.n	8007186 <HAL_SPI_IRQHandler+0x17e>
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d034      	beq.n	80071f0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0203 	bic.w	r2, r2, #3
 8007194:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800719a:	2b00      	cmp	r3, #0
 800719c:	d011      	beq.n	80071c2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a2:	4a18      	ldr	r2, [pc, #96]	@ (8007204 <HAL_SPI_IRQHandler+0x1fc>)
 80071a4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fd fad6 	bl	800475c <HAL_DMA_Abort_IT>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d005      	beq.n	80071c2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d016      	beq.n	80071f8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007204 <HAL_SPI_IRQHandler+0x1fc>)
 80071d0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fd fac0 	bl	800475c <HAL_DMA_Abort_IT>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00a      	beq.n	80071f8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80071ee:	e003      	b.n	80071f8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7fa fb47 	bl	8001884 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80071f6:	e000      	b.n	80071fa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80071f8:	bf00      	nop
    return;
 80071fa:	bf00      	nop
  }
}
 80071fc:	3720      	adds	r7, #32
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	080073f5 	.word	0x080073f5

08007208 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007252:	f7fa ffd1 	bl	80021f8 <HAL_GetTick>
 8007256:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0320 	and.w	r3, r3, #32
 8007262:	2b20      	cmp	r3, #32
 8007264:	d03c      	beq.n	80072e0 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	685a      	ldr	r2, [r3, #4]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f022 0220 	bic.w	r2, r2, #32
 8007274:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10d      	bne.n	800729a <SPI_DMAReceiveCplt+0x56>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007286:	d108      	bne.n	800729a <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 0203 	bic.w	r2, r2, #3
 8007296:	605a      	str	r2, [r3, #4]
 8007298:	e007      	b.n	80072aa <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	685a      	ldr	r2, [r3, #4]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f022 0201 	bic.w	r2, r2, #1
 80072a8:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	2164      	movs	r1, #100	@ 0x64
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f000 f9d4 	bl	800765c <SPI_EndRxTransaction>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d002      	beq.n	80072c0 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2220      	movs	r2, #32
 80072be:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d003      	beq.n	80072e0 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f7fa fad3 	bl	8001884 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80072de:	e002      	b.n	80072e6 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f7ff ff91 	bl	8007208 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072fa:	f7fa ff7d 	bl	80021f8 <HAL_GetTick>
 80072fe:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0320 	and.w	r3, r3, #32
 800730a:	2b20      	cmp	r3, #32
 800730c:	d030      	beq.n	8007370 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f022 0220 	bic.w	r2, r2, #32
 800731c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	2164      	movs	r1, #100	@ 0x64
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f000 f9f2 	bl	800770c <SPI_EndRxTxTransaction>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d005      	beq.n	800733a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007332:	f043 0220 	orr.w	r2, r3, #32
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f022 0203 	bic.w	r2, r2, #3
 8007348:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2200      	movs	r2, #0
 800734e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f7fa fa8b 	bl	8001884 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800736e:	e002      	b.n	8007376 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007370:	68f8      	ldr	r0, [r7, #12]
 8007372:	f7fa fa69 	bl	8001848 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007388:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800738a:	68f8      	ldr	r0, [r7, #12]
 800738c:	f7ff ff46 	bl	800721c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007390:	bf00      	nop
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f7ff ff42 	bl	8007230 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80073ac:	bf00      	nop
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f022 0203 	bic.w	r2, r2, #3
 80073d0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d6:	f043 0210 	orr.w	r2, r3, #16
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2201      	movs	r2, #1
 80073e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f7fa fa4c 	bl	8001884 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80073ec:	bf00      	nop
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007400:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2200      	movs	r2, #0
 8007406:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f7fa fa37 	bl	8001884 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007416:	bf00      	nop
 8007418:	3710      	adds	r7, #16
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
	...

08007420 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b088      	sub	sp, #32
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	603b      	str	r3, [r7, #0]
 800742c:	4613      	mov	r3, r2
 800742e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007430:	f7fa fee2 	bl	80021f8 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007438:	1a9b      	subs	r3, r3, r2
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	4413      	add	r3, r2
 800743e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007440:	f7fa feda 	bl	80021f8 <HAL_GetTick>
 8007444:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007446:	4b39      	ldr	r3, [pc, #228]	@ (800752c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	015b      	lsls	r3, r3, #5
 800744c:	0d1b      	lsrs	r3, r3, #20
 800744e:	69fa      	ldr	r2, [r7, #28]
 8007450:	fb02 f303 	mul.w	r3, r2, r3
 8007454:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007456:	e054      	b.n	8007502 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745e:	d050      	beq.n	8007502 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007460:	f7fa feca 	bl	80021f8 <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	69fa      	ldr	r2, [r7, #28]
 800746c:	429a      	cmp	r2, r3
 800746e:	d902      	bls.n	8007476 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d13d      	bne.n	80074f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007484:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800748e:	d111      	bne.n	80074b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007498:	d004      	beq.n	80074a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074a2:	d107      	bne.n	80074b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074bc:	d10f      	bne.n	80074de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074cc:	601a      	str	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e017      	b.n	8007522 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d101      	bne.n	80074fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80074f8:	2300      	movs	r3, #0
 80074fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	3b01      	subs	r3, #1
 8007500:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689a      	ldr	r2, [r3, #8]
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	4013      	ands	r3, r2
 800750c:	68ba      	ldr	r2, [r7, #8]
 800750e:	429a      	cmp	r2, r3
 8007510:	bf0c      	ite	eq
 8007512:	2301      	moveq	r3, #1
 8007514:	2300      	movne	r3, #0
 8007516:	b2db      	uxtb	r3, r3
 8007518:	461a      	mov	r2, r3
 800751a:	79fb      	ldrb	r3, [r7, #7]
 800751c:	429a      	cmp	r2, r3
 800751e:	d19b      	bne.n	8007458 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3720      	adds	r7, #32
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	20000150 	.word	0x20000150

08007530 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b08a      	sub	sp, #40	@ 0x28
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
 800753c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800753e:	2300      	movs	r3, #0
 8007540:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007542:	f7fa fe59 	bl	80021f8 <HAL_GetTick>
 8007546:	4602      	mov	r2, r0
 8007548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754a:	1a9b      	subs	r3, r3, r2
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	4413      	add	r3, r2
 8007550:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007552:	f7fa fe51 	bl	80021f8 <HAL_GetTick>
 8007556:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	330c      	adds	r3, #12
 800755e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007560:	4b3d      	ldr	r3, [pc, #244]	@ (8007658 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	4613      	mov	r3, r2
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	4413      	add	r3, r2
 800756a:	00da      	lsls	r2, r3, #3
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	0d1b      	lsrs	r3, r3, #20
 8007570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007572:	fb02 f303 	mul.w	r3, r2, r3
 8007576:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007578:	e060      	b.n	800763c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007580:	d107      	bne.n	8007592 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d104      	bne.n	8007592 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	b2db      	uxtb	r3, r3
 800758e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007590:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007598:	d050      	beq.n	800763c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800759a:	f7fa fe2d 	bl	80021f8 <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d902      	bls.n	80075b0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d13d      	bne.n	800762c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	685a      	ldr	r2, [r3, #4]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075c8:	d111      	bne.n	80075ee <SPI_WaitFifoStateUntilTimeout+0xbe>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075d2:	d004      	beq.n	80075de <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075dc:	d107      	bne.n	80075ee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075f6:	d10f      	bne.n	8007618 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007606:	601a      	str	r2, [r3, #0]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007616:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e010      	b.n	800764e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d101      	bne.n	8007636 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007632:	2300      	movs	r3, #0
 8007634:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	3b01      	subs	r3, #1
 800763a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	689a      	ldr	r2, [r3, #8]
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	4013      	ands	r3, r2
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	429a      	cmp	r2, r3
 800764a:	d196      	bne.n	800757a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3728      	adds	r7, #40	@ 0x28
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20000150 	.word	0x20000150

0800765c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af02      	add	r7, sp, #8
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007670:	d111      	bne.n	8007696 <SPI_EndRxTransaction+0x3a>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800767a:	d004      	beq.n	8007686 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007684:	d107      	bne.n	8007696 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007694:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2200      	movs	r2, #0
 800769e:	2180      	movs	r1, #128	@ 0x80
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f7ff febd 	bl	8007420 <SPI_WaitFlagStateUntilTimeout>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d007      	beq.n	80076bc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076b0:	f043 0220 	orr.w	r2, r3, #32
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e023      	b.n	8007704 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076c4:	d11d      	bne.n	8007702 <SPI_EndRxTransaction+0xa6>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076ce:	d004      	beq.n	80076da <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076d8:	d113      	bne.n	8007702 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	9300      	str	r3, [sp, #0]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	f7ff ff22 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d007      	beq.n	8007702 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076f6:	f043 0220 	orr.w	r2, r3, #32
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80076fe:	2303      	movs	r3, #3
 8007700:	e000      	b.n	8007704 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af02      	add	r7, sp, #8
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2200      	movs	r2, #0
 8007720:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f7ff ff03 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d007      	beq.n	8007740 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007734:	f043 0220 	orr.w	r2, r3, #32
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800773c:	2303      	movs	r3, #3
 800773e:	e027      	b.n	8007790 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	2200      	movs	r2, #0
 8007748:	2180      	movs	r1, #128	@ 0x80
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f7ff fe68 	bl	8007420 <SPI_WaitFlagStateUntilTimeout>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d007      	beq.n	8007766 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800775a:	f043 0220 	orr.w	r2, r3, #32
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e014      	b.n	8007790 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	9300      	str	r3, [sp, #0]
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	2200      	movs	r2, #0
 800776e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f7ff fedc 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d007      	beq.n	800778e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007782:	f043 0220 	orr.w	r2, r3, #32
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e000      	b.n	8007790 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800778e:	2300      	movs	r3, #0
}
 8007790:	4618      	mov	r0, r3
 8007792:	3710      	adds	r7, #16
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b086      	sub	sp, #24
 800779c:	af02      	add	r7, sp, #8
 800779e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077ae:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80077b0:	4b27      	ldr	r3, [pc, #156]	@ (8007850 <SPI_AbortRx_ISR+0xb8>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a27      	ldr	r2, [pc, #156]	@ (8007854 <SPI_AbortRx_ISR+0xbc>)
 80077b6:	fba2 2303 	umull	r2, r3, r2, r3
 80077ba:	0a5b      	lsrs	r3, r3, #9
 80077bc:	2264      	movs	r2, #100	@ 0x64
 80077be:	fb02 f303 	mul.w	r3, r2, r3
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077d2:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d106      	bne.n	80077e8 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80077e6:	e009      	b.n	80077fc <SPI_AbortRx_ISR+0x64>
    }
    count--;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	3b01      	subs	r3, #1
 80077ec:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f8:	2b40      	cmp	r3, #64	@ 0x40
 80077fa:	d0eb      	beq.n	80077d4 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80077fc:	f7fa fcfc 	bl	80021f8 <HAL_GetTick>
 8007800:	4603      	mov	r3, r0
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	2364      	movs	r3, #100	@ 0x64
 8007806:	2200      	movs	r2, #0
 8007808:	2180      	movs	r1, #128	@ 0x80
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f7ff fe08 	bl	8007420 <SPI_WaitFlagStateUntilTimeout>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d002      	beq.n	800781c <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2240      	movs	r2, #64	@ 0x40
 800781a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800781c:	f7fa fcec 	bl	80021f8 <HAL_GetTick>
 8007820:	4603      	mov	r3, r0
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	2364      	movs	r3, #100	@ 0x64
 8007826:	2200      	movs	r2, #0
 8007828:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f7ff fe7f 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2240      	movs	r2, #64	@ 0x40
 800783c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2207      	movs	r2, #7
 8007842:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8007846:	bf00      	nop
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	20000150 	.word	0x20000150
 8007854:	057619f1 	.word	0x057619f1

08007858 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af02      	add	r7, sp, #8
 800785e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007860:	4b4c      	ldr	r3, [pc, #304]	@ (8007994 <SPI_AbortTx_ISR+0x13c>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a4c      	ldr	r2, [pc, #304]	@ (8007998 <SPI_AbortTx_ISR+0x140>)
 8007866:	fba2 2303 	umull	r2, r3, r2, r3
 800786a:	0a5b      	lsrs	r3, r3, #9
 800786c:	2264      	movs	r2, #100	@ 0x64
 800786e:	fb02 f303 	mul.w	r3, r2, r3
 8007872:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007882:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d106      	bne.n	8007898 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800788e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8007896:	e009      	b.n	80078ac <SPI_AbortTx_ISR+0x54>
    }
    count--;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	3b01      	subs	r3, #1
 800789c:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	2b80      	cmp	r3, #128	@ 0x80
 80078aa:	d0eb      	beq.n	8007884 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80078ac:	f7fa fca4 	bl	80021f8 <HAL_GetTick>
 80078b0:	4603      	mov	r3, r0
 80078b2:	461a      	mov	r2, r3
 80078b4:	2164      	movs	r1, #100	@ 0x64
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7ff ff28 	bl	800770c <SPI_EndRxTxTransaction>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2240      	movs	r2, #64	@ 0x40
 80078c6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078d6:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80078d8:	f7fa fc8e 	bl	80021f8 <HAL_GetTick>
 80078dc:	4603      	mov	r3, r0
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	2364      	movs	r3, #100	@ 0x64
 80078e2:	2200      	movs	r2, #0
 80078e4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f7ff fe21 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2240      	movs	r2, #64	@ 0x40
 80078f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007904:	2b40      	cmp	r3, #64	@ 0x40
 8007906:	d13c      	bne.n	8007982 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007916:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d106      	bne.n	800792c <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007922:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800792a:	e009      	b.n	8007940 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	3b01      	subs	r3, #1
 8007930:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800793c:	2b40      	cmp	r3, #64	@ 0x40
 800793e:	d0eb      	beq.n	8007918 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007940:	f7fa fc5a 	bl	80021f8 <HAL_GetTick>
 8007944:	4603      	mov	r3, r0
 8007946:	9300      	str	r3, [sp, #0]
 8007948:	2364      	movs	r3, #100	@ 0x64
 800794a:	2200      	movs	r2, #0
 800794c:	2180      	movs	r1, #128	@ 0x80
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff fd66 	bl	8007420 <SPI_WaitFlagStateUntilTimeout>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d002      	beq.n	8007960 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2240      	movs	r2, #64	@ 0x40
 800795e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007960:	f7fa fc4a 	bl	80021f8 <HAL_GetTick>
 8007964:	4603      	mov	r3, r0
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	2364      	movs	r3, #100	@ 0x64
 800796a:	2200      	movs	r2, #0
 800796c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f7ff fddd 	bl	8007530 <SPI_WaitFifoStateUntilTimeout>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d002      	beq.n	8007982 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2240      	movs	r2, #64	@ 0x40
 8007980:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2207      	movs	r2, #7
 8007986:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800798a:	bf00      	nop
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	20000150 	.word	0x20000150
 8007998:	057619f1 	.word	0x057619f1

0800799c <__cvt>:
 800799c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079a0:	ec57 6b10 	vmov	r6, r7, d0
 80079a4:	2f00      	cmp	r7, #0
 80079a6:	460c      	mov	r4, r1
 80079a8:	4619      	mov	r1, r3
 80079aa:	463b      	mov	r3, r7
 80079ac:	bfbb      	ittet	lt
 80079ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80079b2:	461f      	movlt	r7, r3
 80079b4:	2300      	movge	r3, #0
 80079b6:	232d      	movlt	r3, #45	@ 0x2d
 80079b8:	700b      	strb	r3, [r1, #0]
 80079ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80079c0:	4691      	mov	r9, r2
 80079c2:	f023 0820 	bic.w	r8, r3, #32
 80079c6:	bfbc      	itt	lt
 80079c8:	4632      	movlt	r2, r6
 80079ca:	4616      	movlt	r6, r2
 80079cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079d0:	d005      	beq.n	80079de <__cvt+0x42>
 80079d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80079d6:	d100      	bne.n	80079da <__cvt+0x3e>
 80079d8:	3401      	adds	r4, #1
 80079da:	2102      	movs	r1, #2
 80079dc:	e000      	b.n	80079e0 <__cvt+0x44>
 80079de:	2103      	movs	r1, #3
 80079e0:	ab03      	add	r3, sp, #12
 80079e2:	9301      	str	r3, [sp, #4]
 80079e4:	ab02      	add	r3, sp, #8
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	ec47 6b10 	vmov	d0, r6, r7
 80079ec:	4653      	mov	r3, sl
 80079ee:	4622      	mov	r2, r4
 80079f0:	f000 fe5a 	bl	80086a8 <_dtoa_r>
 80079f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80079f8:	4605      	mov	r5, r0
 80079fa:	d119      	bne.n	8007a30 <__cvt+0x94>
 80079fc:	f019 0f01 	tst.w	r9, #1
 8007a00:	d00e      	beq.n	8007a20 <__cvt+0x84>
 8007a02:	eb00 0904 	add.w	r9, r0, r4
 8007a06:	2200      	movs	r2, #0
 8007a08:	2300      	movs	r3, #0
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	f7f9 f85b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a12:	b108      	cbz	r0, 8007a18 <__cvt+0x7c>
 8007a14:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a18:	2230      	movs	r2, #48	@ 0x30
 8007a1a:	9b03      	ldr	r3, [sp, #12]
 8007a1c:	454b      	cmp	r3, r9
 8007a1e:	d31e      	bcc.n	8007a5e <__cvt+0xc2>
 8007a20:	9b03      	ldr	r3, [sp, #12]
 8007a22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a24:	1b5b      	subs	r3, r3, r5
 8007a26:	4628      	mov	r0, r5
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	b004      	add	sp, #16
 8007a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a34:	eb00 0904 	add.w	r9, r0, r4
 8007a38:	d1e5      	bne.n	8007a06 <__cvt+0x6a>
 8007a3a:	7803      	ldrb	r3, [r0, #0]
 8007a3c:	2b30      	cmp	r3, #48	@ 0x30
 8007a3e:	d10a      	bne.n	8007a56 <__cvt+0xba>
 8007a40:	2200      	movs	r2, #0
 8007a42:	2300      	movs	r3, #0
 8007a44:	4630      	mov	r0, r6
 8007a46:	4639      	mov	r1, r7
 8007a48:	f7f9 f83e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a4c:	b918      	cbnz	r0, 8007a56 <__cvt+0xba>
 8007a4e:	f1c4 0401 	rsb	r4, r4, #1
 8007a52:	f8ca 4000 	str.w	r4, [sl]
 8007a56:	f8da 3000 	ldr.w	r3, [sl]
 8007a5a:	4499      	add	r9, r3
 8007a5c:	e7d3      	b.n	8007a06 <__cvt+0x6a>
 8007a5e:	1c59      	adds	r1, r3, #1
 8007a60:	9103      	str	r1, [sp, #12]
 8007a62:	701a      	strb	r2, [r3, #0]
 8007a64:	e7d9      	b.n	8007a1a <__cvt+0x7e>

08007a66 <__exponent>:
 8007a66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a68:	2900      	cmp	r1, #0
 8007a6a:	bfba      	itte	lt
 8007a6c:	4249      	neglt	r1, r1
 8007a6e:	232d      	movlt	r3, #45	@ 0x2d
 8007a70:	232b      	movge	r3, #43	@ 0x2b
 8007a72:	2909      	cmp	r1, #9
 8007a74:	7002      	strb	r2, [r0, #0]
 8007a76:	7043      	strb	r3, [r0, #1]
 8007a78:	dd29      	ble.n	8007ace <__exponent+0x68>
 8007a7a:	f10d 0307 	add.w	r3, sp, #7
 8007a7e:	461d      	mov	r5, r3
 8007a80:	270a      	movs	r7, #10
 8007a82:	461a      	mov	r2, r3
 8007a84:	fbb1 f6f7 	udiv	r6, r1, r7
 8007a88:	fb07 1416 	mls	r4, r7, r6, r1
 8007a8c:	3430      	adds	r4, #48	@ 0x30
 8007a8e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007a92:	460c      	mov	r4, r1
 8007a94:	2c63      	cmp	r4, #99	@ 0x63
 8007a96:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a9a:	4631      	mov	r1, r6
 8007a9c:	dcf1      	bgt.n	8007a82 <__exponent+0x1c>
 8007a9e:	3130      	adds	r1, #48	@ 0x30
 8007aa0:	1e94      	subs	r4, r2, #2
 8007aa2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007aa6:	1c41      	adds	r1, r0, #1
 8007aa8:	4623      	mov	r3, r4
 8007aaa:	42ab      	cmp	r3, r5
 8007aac:	d30a      	bcc.n	8007ac4 <__exponent+0x5e>
 8007aae:	f10d 0309 	add.w	r3, sp, #9
 8007ab2:	1a9b      	subs	r3, r3, r2
 8007ab4:	42ac      	cmp	r4, r5
 8007ab6:	bf88      	it	hi
 8007ab8:	2300      	movhi	r3, #0
 8007aba:	3302      	adds	r3, #2
 8007abc:	4403      	add	r3, r0
 8007abe:	1a18      	subs	r0, r3, r0
 8007ac0:	b003      	add	sp, #12
 8007ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ac4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007ac8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007acc:	e7ed      	b.n	8007aaa <__exponent+0x44>
 8007ace:	2330      	movs	r3, #48	@ 0x30
 8007ad0:	3130      	adds	r1, #48	@ 0x30
 8007ad2:	7083      	strb	r3, [r0, #2]
 8007ad4:	70c1      	strb	r1, [r0, #3]
 8007ad6:	1d03      	adds	r3, r0, #4
 8007ad8:	e7f1      	b.n	8007abe <__exponent+0x58>
	...

08007adc <_printf_float>:
 8007adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae0:	b08d      	sub	sp, #52	@ 0x34
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007ae8:	4616      	mov	r6, r2
 8007aea:	461f      	mov	r7, r3
 8007aec:	4605      	mov	r5, r0
 8007aee:	f000 fccb 	bl	8008488 <_localeconv_r>
 8007af2:	6803      	ldr	r3, [r0, #0]
 8007af4:	9304      	str	r3, [sp, #16]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7f8 fbba 	bl	8000270 <strlen>
 8007afc:	2300      	movs	r3, #0
 8007afe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b00:	f8d8 3000 	ldr.w	r3, [r8]
 8007b04:	9005      	str	r0, [sp, #20]
 8007b06:	3307      	adds	r3, #7
 8007b08:	f023 0307 	bic.w	r3, r3, #7
 8007b0c:	f103 0208 	add.w	r2, r3, #8
 8007b10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b14:	f8d4 b000 	ldr.w	fp, [r4]
 8007b18:	f8c8 2000 	str.w	r2, [r8]
 8007b1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007b24:	9307      	str	r3, [sp, #28]
 8007b26:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007b2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b32:	4b9c      	ldr	r3, [pc, #624]	@ (8007da4 <_printf_float+0x2c8>)
 8007b34:	f04f 32ff 	mov.w	r2, #4294967295
 8007b38:	f7f8 fff8 	bl	8000b2c <__aeabi_dcmpun>
 8007b3c:	bb70      	cbnz	r0, 8007b9c <_printf_float+0xc0>
 8007b3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b42:	4b98      	ldr	r3, [pc, #608]	@ (8007da4 <_printf_float+0x2c8>)
 8007b44:	f04f 32ff 	mov.w	r2, #4294967295
 8007b48:	f7f8 ffd2 	bl	8000af0 <__aeabi_dcmple>
 8007b4c:	bb30      	cbnz	r0, 8007b9c <_printf_float+0xc0>
 8007b4e:	2200      	movs	r2, #0
 8007b50:	2300      	movs	r3, #0
 8007b52:	4640      	mov	r0, r8
 8007b54:	4649      	mov	r1, r9
 8007b56:	f7f8 ffc1 	bl	8000adc <__aeabi_dcmplt>
 8007b5a:	b110      	cbz	r0, 8007b62 <_printf_float+0x86>
 8007b5c:	232d      	movs	r3, #45	@ 0x2d
 8007b5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b62:	4a91      	ldr	r2, [pc, #580]	@ (8007da8 <_printf_float+0x2cc>)
 8007b64:	4b91      	ldr	r3, [pc, #580]	@ (8007dac <_printf_float+0x2d0>)
 8007b66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007b6a:	bf8c      	ite	hi
 8007b6c:	4690      	movhi	r8, r2
 8007b6e:	4698      	movls	r8, r3
 8007b70:	2303      	movs	r3, #3
 8007b72:	6123      	str	r3, [r4, #16]
 8007b74:	f02b 0304 	bic.w	r3, fp, #4
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	f04f 0900 	mov.w	r9, #0
 8007b7e:	9700      	str	r7, [sp, #0]
 8007b80:	4633      	mov	r3, r6
 8007b82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007b84:	4621      	mov	r1, r4
 8007b86:	4628      	mov	r0, r5
 8007b88:	f000 f9d2 	bl	8007f30 <_printf_common>
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	f040 808d 	bne.w	8007cac <_printf_float+0x1d0>
 8007b92:	f04f 30ff 	mov.w	r0, #4294967295
 8007b96:	b00d      	add	sp, #52	@ 0x34
 8007b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b9c:	4642      	mov	r2, r8
 8007b9e:	464b      	mov	r3, r9
 8007ba0:	4640      	mov	r0, r8
 8007ba2:	4649      	mov	r1, r9
 8007ba4:	f7f8 ffc2 	bl	8000b2c <__aeabi_dcmpun>
 8007ba8:	b140      	cbz	r0, 8007bbc <_printf_float+0xe0>
 8007baa:	464b      	mov	r3, r9
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	bfbc      	itt	lt
 8007bb0:	232d      	movlt	r3, #45	@ 0x2d
 8007bb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007bb6:	4a7e      	ldr	r2, [pc, #504]	@ (8007db0 <_printf_float+0x2d4>)
 8007bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8007db4 <_printf_float+0x2d8>)
 8007bba:	e7d4      	b.n	8007b66 <_printf_float+0x8a>
 8007bbc:	6863      	ldr	r3, [r4, #4]
 8007bbe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007bc2:	9206      	str	r2, [sp, #24]
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	d13b      	bne.n	8007c40 <_printf_float+0x164>
 8007bc8:	2306      	movs	r3, #6
 8007bca:	6063      	str	r3, [r4, #4]
 8007bcc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	6022      	str	r2, [r4, #0]
 8007bd4:	9303      	str	r3, [sp, #12]
 8007bd6:	ab0a      	add	r3, sp, #40	@ 0x28
 8007bd8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007bdc:	ab09      	add	r3, sp, #36	@ 0x24
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	6861      	ldr	r1, [r4, #4]
 8007be2:	ec49 8b10 	vmov	d0, r8, r9
 8007be6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007bea:	4628      	mov	r0, r5
 8007bec:	f7ff fed6 	bl	800799c <__cvt>
 8007bf0:	9b06      	ldr	r3, [sp, #24]
 8007bf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007bf4:	2b47      	cmp	r3, #71	@ 0x47
 8007bf6:	4680      	mov	r8, r0
 8007bf8:	d129      	bne.n	8007c4e <_printf_float+0x172>
 8007bfa:	1cc8      	adds	r0, r1, #3
 8007bfc:	db02      	blt.n	8007c04 <_printf_float+0x128>
 8007bfe:	6863      	ldr	r3, [r4, #4]
 8007c00:	4299      	cmp	r1, r3
 8007c02:	dd41      	ble.n	8007c88 <_printf_float+0x1ac>
 8007c04:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c08:	fa5f fa8a 	uxtb.w	sl, sl
 8007c0c:	3901      	subs	r1, #1
 8007c0e:	4652      	mov	r2, sl
 8007c10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007c14:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c16:	f7ff ff26 	bl	8007a66 <__exponent>
 8007c1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c1c:	1813      	adds	r3, r2, r0
 8007c1e:	2a01      	cmp	r2, #1
 8007c20:	4681      	mov	r9, r0
 8007c22:	6123      	str	r3, [r4, #16]
 8007c24:	dc02      	bgt.n	8007c2c <_printf_float+0x150>
 8007c26:	6822      	ldr	r2, [r4, #0]
 8007c28:	07d2      	lsls	r2, r2, #31
 8007c2a:	d501      	bpl.n	8007c30 <_printf_float+0x154>
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	6123      	str	r3, [r4, #16]
 8007c30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d0a2      	beq.n	8007b7e <_printf_float+0xa2>
 8007c38:	232d      	movs	r3, #45	@ 0x2d
 8007c3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c3e:	e79e      	b.n	8007b7e <_printf_float+0xa2>
 8007c40:	9a06      	ldr	r2, [sp, #24]
 8007c42:	2a47      	cmp	r2, #71	@ 0x47
 8007c44:	d1c2      	bne.n	8007bcc <_printf_float+0xf0>
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1c0      	bne.n	8007bcc <_printf_float+0xf0>
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e7bd      	b.n	8007bca <_printf_float+0xee>
 8007c4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c52:	d9db      	bls.n	8007c0c <_printf_float+0x130>
 8007c54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007c58:	d118      	bne.n	8007c8c <_printf_float+0x1b0>
 8007c5a:	2900      	cmp	r1, #0
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	dd0b      	ble.n	8007c78 <_printf_float+0x19c>
 8007c60:	6121      	str	r1, [r4, #16]
 8007c62:	b913      	cbnz	r3, 8007c6a <_printf_float+0x18e>
 8007c64:	6822      	ldr	r2, [r4, #0]
 8007c66:	07d0      	lsls	r0, r2, #31
 8007c68:	d502      	bpl.n	8007c70 <_printf_float+0x194>
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	440b      	add	r3, r1
 8007c6e:	6123      	str	r3, [r4, #16]
 8007c70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007c72:	f04f 0900 	mov.w	r9, #0
 8007c76:	e7db      	b.n	8007c30 <_printf_float+0x154>
 8007c78:	b913      	cbnz	r3, 8007c80 <_printf_float+0x1a4>
 8007c7a:	6822      	ldr	r2, [r4, #0]
 8007c7c:	07d2      	lsls	r2, r2, #31
 8007c7e:	d501      	bpl.n	8007c84 <_printf_float+0x1a8>
 8007c80:	3302      	adds	r3, #2
 8007c82:	e7f4      	b.n	8007c6e <_printf_float+0x192>
 8007c84:	2301      	movs	r3, #1
 8007c86:	e7f2      	b.n	8007c6e <_printf_float+0x192>
 8007c88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c8e:	4299      	cmp	r1, r3
 8007c90:	db05      	blt.n	8007c9e <_printf_float+0x1c2>
 8007c92:	6823      	ldr	r3, [r4, #0]
 8007c94:	6121      	str	r1, [r4, #16]
 8007c96:	07d8      	lsls	r0, r3, #31
 8007c98:	d5ea      	bpl.n	8007c70 <_printf_float+0x194>
 8007c9a:	1c4b      	adds	r3, r1, #1
 8007c9c:	e7e7      	b.n	8007c6e <_printf_float+0x192>
 8007c9e:	2900      	cmp	r1, #0
 8007ca0:	bfd4      	ite	le
 8007ca2:	f1c1 0202 	rsble	r2, r1, #2
 8007ca6:	2201      	movgt	r2, #1
 8007ca8:	4413      	add	r3, r2
 8007caa:	e7e0      	b.n	8007c6e <_printf_float+0x192>
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	055a      	lsls	r2, r3, #21
 8007cb0:	d407      	bmi.n	8007cc2 <_printf_float+0x1e6>
 8007cb2:	6923      	ldr	r3, [r4, #16]
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	4631      	mov	r1, r6
 8007cb8:	4628      	mov	r0, r5
 8007cba:	47b8      	blx	r7
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	d12b      	bne.n	8007d18 <_printf_float+0x23c>
 8007cc0:	e767      	b.n	8007b92 <_printf_float+0xb6>
 8007cc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cc6:	f240 80dd 	bls.w	8007e84 <_printf_float+0x3a8>
 8007cca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007cce:	2200      	movs	r2, #0
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	f7f8 fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d033      	beq.n	8007d42 <_printf_float+0x266>
 8007cda:	4a37      	ldr	r2, [pc, #220]	@ (8007db8 <_printf_float+0x2dc>)
 8007cdc:	2301      	movs	r3, #1
 8007cde:	4631      	mov	r1, r6
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	47b8      	blx	r7
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	f43f af54 	beq.w	8007b92 <_printf_float+0xb6>
 8007cea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007cee:	4543      	cmp	r3, r8
 8007cf0:	db02      	blt.n	8007cf8 <_printf_float+0x21c>
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	07d8      	lsls	r0, r3, #31
 8007cf6:	d50f      	bpl.n	8007d18 <_printf_float+0x23c>
 8007cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cfc:	4631      	mov	r1, r6
 8007cfe:	4628      	mov	r0, r5
 8007d00:	47b8      	blx	r7
 8007d02:	3001      	adds	r0, #1
 8007d04:	f43f af45 	beq.w	8007b92 <_printf_float+0xb6>
 8007d08:	f04f 0900 	mov.w	r9, #0
 8007d0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d10:	f104 0a1a 	add.w	sl, r4, #26
 8007d14:	45c8      	cmp	r8, r9
 8007d16:	dc09      	bgt.n	8007d2c <_printf_float+0x250>
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	079b      	lsls	r3, r3, #30
 8007d1c:	f100 8103 	bmi.w	8007f26 <_printf_float+0x44a>
 8007d20:	68e0      	ldr	r0, [r4, #12]
 8007d22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d24:	4298      	cmp	r0, r3
 8007d26:	bfb8      	it	lt
 8007d28:	4618      	movlt	r0, r3
 8007d2a:	e734      	b.n	8007b96 <_printf_float+0xba>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	4652      	mov	r2, sl
 8007d30:	4631      	mov	r1, r6
 8007d32:	4628      	mov	r0, r5
 8007d34:	47b8      	blx	r7
 8007d36:	3001      	adds	r0, #1
 8007d38:	f43f af2b 	beq.w	8007b92 <_printf_float+0xb6>
 8007d3c:	f109 0901 	add.w	r9, r9, #1
 8007d40:	e7e8      	b.n	8007d14 <_printf_float+0x238>
 8007d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	dc39      	bgt.n	8007dbc <_printf_float+0x2e0>
 8007d48:	4a1b      	ldr	r2, [pc, #108]	@ (8007db8 <_printf_float+0x2dc>)
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	4631      	mov	r1, r6
 8007d4e:	4628      	mov	r0, r5
 8007d50:	47b8      	blx	r7
 8007d52:	3001      	adds	r0, #1
 8007d54:	f43f af1d 	beq.w	8007b92 <_printf_float+0xb6>
 8007d58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007d5c:	ea59 0303 	orrs.w	r3, r9, r3
 8007d60:	d102      	bne.n	8007d68 <_printf_float+0x28c>
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	07d9      	lsls	r1, r3, #31
 8007d66:	d5d7      	bpl.n	8007d18 <_printf_float+0x23c>
 8007d68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d6c:	4631      	mov	r1, r6
 8007d6e:	4628      	mov	r0, r5
 8007d70:	47b8      	blx	r7
 8007d72:	3001      	adds	r0, #1
 8007d74:	f43f af0d 	beq.w	8007b92 <_printf_float+0xb6>
 8007d78:	f04f 0a00 	mov.w	sl, #0
 8007d7c:	f104 0b1a 	add.w	fp, r4, #26
 8007d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d82:	425b      	negs	r3, r3
 8007d84:	4553      	cmp	r3, sl
 8007d86:	dc01      	bgt.n	8007d8c <_printf_float+0x2b0>
 8007d88:	464b      	mov	r3, r9
 8007d8a:	e793      	b.n	8007cb4 <_printf_float+0x1d8>
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	465a      	mov	r2, fp
 8007d90:	4631      	mov	r1, r6
 8007d92:	4628      	mov	r0, r5
 8007d94:	47b8      	blx	r7
 8007d96:	3001      	adds	r0, #1
 8007d98:	f43f aefb 	beq.w	8007b92 <_printf_float+0xb6>
 8007d9c:	f10a 0a01 	add.w	sl, sl, #1
 8007da0:	e7ee      	b.n	8007d80 <_printf_float+0x2a4>
 8007da2:	bf00      	nop
 8007da4:	7fefffff 	.word	0x7fefffff
 8007da8:	0800a420 	.word	0x0800a420
 8007dac:	0800a41c 	.word	0x0800a41c
 8007db0:	0800a428 	.word	0x0800a428
 8007db4:	0800a424 	.word	0x0800a424
 8007db8:	0800a42c 	.word	0x0800a42c
 8007dbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007dbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007dc2:	4553      	cmp	r3, sl
 8007dc4:	bfa8      	it	ge
 8007dc6:	4653      	movge	r3, sl
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	4699      	mov	r9, r3
 8007dcc:	dc36      	bgt.n	8007e3c <_printf_float+0x360>
 8007dce:	f04f 0b00 	mov.w	fp, #0
 8007dd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dd6:	f104 021a 	add.w	r2, r4, #26
 8007dda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ddc:	9306      	str	r3, [sp, #24]
 8007dde:	eba3 0309 	sub.w	r3, r3, r9
 8007de2:	455b      	cmp	r3, fp
 8007de4:	dc31      	bgt.n	8007e4a <_printf_float+0x36e>
 8007de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007de8:	459a      	cmp	sl, r3
 8007dea:	dc3a      	bgt.n	8007e62 <_printf_float+0x386>
 8007dec:	6823      	ldr	r3, [r4, #0]
 8007dee:	07da      	lsls	r2, r3, #31
 8007df0:	d437      	bmi.n	8007e62 <_printf_float+0x386>
 8007df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df4:	ebaa 0903 	sub.w	r9, sl, r3
 8007df8:	9b06      	ldr	r3, [sp, #24]
 8007dfa:	ebaa 0303 	sub.w	r3, sl, r3
 8007dfe:	4599      	cmp	r9, r3
 8007e00:	bfa8      	it	ge
 8007e02:	4699      	movge	r9, r3
 8007e04:	f1b9 0f00 	cmp.w	r9, #0
 8007e08:	dc33      	bgt.n	8007e72 <_printf_float+0x396>
 8007e0a:	f04f 0800 	mov.w	r8, #0
 8007e0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e12:	f104 0b1a 	add.w	fp, r4, #26
 8007e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e18:	ebaa 0303 	sub.w	r3, sl, r3
 8007e1c:	eba3 0309 	sub.w	r3, r3, r9
 8007e20:	4543      	cmp	r3, r8
 8007e22:	f77f af79 	ble.w	8007d18 <_printf_float+0x23c>
 8007e26:	2301      	movs	r3, #1
 8007e28:	465a      	mov	r2, fp
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	47b8      	blx	r7
 8007e30:	3001      	adds	r0, #1
 8007e32:	f43f aeae 	beq.w	8007b92 <_printf_float+0xb6>
 8007e36:	f108 0801 	add.w	r8, r8, #1
 8007e3a:	e7ec      	b.n	8007e16 <_printf_float+0x33a>
 8007e3c:	4642      	mov	r2, r8
 8007e3e:	4631      	mov	r1, r6
 8007e40:	4628      	mov	r0, r5
 8007e42:	47b8      	blx	r7
 8007e44:	3001      	adds	r0, #1
 8007e46:	d1c2      	bne.n	8007dce <_printf_float+0x2f2>
 8007e48:	e6a3      	b.n	8007b92 <_printf_float+0xb6>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	4631      	mov	r1, r6
 8007e4e:	4628      	mov	r0, r5
 8007e50:	9206      	str	r2, [sp, #24]
 8007e52:	47b8      	blx	r7
 8007e54:	3001      	adds	r0, #1
 8007e56:	f43f ae9c 	beq.w	8007b92 <_printf_float+0xb6>
 8007e5a:	9a06      	ldr	r2, [sp, #24]
 8007e5c:	f10b 0b01 	add.w	fp, fp, #1
 8007e60:	e7bb      	b.n	8007dda <_printf_float+0x2fe>
 8007e62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e66:	4631      	mov	r1, r6
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d1c0      	bne.n	8007df2 <_printf_float+0x316>
 8007e70:	e68f      	b.n	8007b92 <_printf_float+0xb6>
 8007e72:	9a06      	ldr	r2, [sp, #24]
 8007e74:	464b      	mov	r3, r9
 8007e76:	4442      	add	r2, r8
 8007e78:	4631      	mov	r1, r6
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	47b8      	blx	r7
 8007e7e:	3001      	adds	r0, #1
 8007e80:	d1c3      	bne.n	8007e0a <_printf_float+0x32e>
 8007e82:	e686      	b.n	8007b92 <_printf_float+0xb6>
 8007e84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e88:	f1ba 0f01 	cmp.w	sl, #1
 8007e8c:	dc01      	bgt.n	8007e92 <_printf_float+0x3b6>
 8007e8e:	07db      	lsls	r3, r3, #31
 8007e90:	d536      	bpl.n	8007f00 <_printf_float+0x424>
 8007e92:	2301      	movs	r3, #1
 8007e94:	4642      	mov	r2, r8
 8007e96:	4631      	mov	r1, r6
 8007e98:	4628      	mov	r0, r5
 8007e9a:	47b8      	blx	r7
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	f43f ae78 	beq.w	8007b92 <_printf_float+0xb6>
 8007ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	47b8      	blx	r7
 8007eac:	3001      	adds	r0, #1
 8007eae:	f43f ae70 	beq.w	8007b92 <_printf_float+0xb6>
 8007eb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2300      	movs	r3, #0
 8007eba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ebe:	f7f8 fe03 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ec2:	b9c0      	cbnz	r0, 8007ef6 <_printf_float+0x41a>
 8007ec4:	4653      	mov	r3, sl
 8007ec6:	f108 0201 	add.w	r2, r8, #1
 8007eca:	4631      	mov	r1, r6
 8007ecc:	4628      	mov	r0, r5
 8007ece:	47b8      	blx	r7
 8007ed0:	3001      	adds	r0, #1
 8007ed2:	d10c      	bne.n	8007eee <_printf_float+0x412>
 8007ed4:	e65d      	b.n	8007b92 <_printf_float+0xb6>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	465a      	mov	r2, fp
 8007eda:	4631      	mov	r1, r6
 8007edc:	4628      	mov	r0, r5
 8007ede:	47b8      	blx	r7
 8007ee0:	3001      	adds	r0, #1
 8007ee2:	f43f ae56 	beq.w	8007b92 <_printf_float+0xb6>
 8007ee6:	f108 0801 	add.w	r8, r8, #1
 8007eea:	45d0      	cmp	r8, sl
 8007eec:	dbf3      	blt.n	8007ed6 <_printf_float+0x3fa>
 8007eee:	464b      	mov	r3, r9
 8007ef0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007ef4:	e6df      	b.n	8007cb6 <_printf_float+0x1da>
 8007ef6:	f04f 0800 	mov.w	r8, #0
 8007efa:	f104 0b1a 	add.w	fp, r4, #26
 8007efe:	e7f4      	b.n	8007eea <_printf_float+0x40e>
 8007f00:	2301      	movs	r3, #1
 8007f02:	4642      	mov	r2, r8
 8007f04:	e7e1      	b.n	8007eca <_printf_float+0x3ee>
 8007f06:	2301      	movs	r3, #1
 8007f08:	464a      	mov	r2, r9
 8007f0a:	4631      	mov	r1, r6
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	47b8      	blx	r7
 8007f10:	3001      	adds	r0, #1
 8007f12:	f43f ae3e 	beq.w	8007b92 <_printf_float+0xb6>
 8007f16:	f108 0801 	add.w	r8, r8, #1
 8007f1a:	68e3      	ldr	r3, [r4, #12]
 8007f1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f1e:	1a5b      	subs	r3, r3, r1
 8007f20:	4543      	cmp	r3, r8
 8007f22:	dcf0      	bgt.n	8007f06 <_printf_float+0x42a>
 8007f24:	e6fc      	b.n	8007d20 <_printf_float+0x244>
 8007f26:	f04f 0800 	mov.w	r8, #0
 8007f2a:	f104 0919 	add.w	r9, r4, #25
 8007f2e:	e7f4      	b.n	8007f1a <_printf_float+0x43e>

08007f30 <_printf_common>:
 8007f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f34:	4616      	mov	r6, r2
 8007f36:	4698      	mov	r8, r3
 8007f38:	688a      	ldr	r2, [r1, #8]
 8007f3a:	690b      	ldr	r3, [r1, #16]
 8007f3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f40:	4293      	cmp	r3, r2
 8007f42:	bfb8      	it	lt
 8007f44:	4613      	movlt	r3, r2
 8007f46:	6033      	str	r3, [r6, #0]
 8007f48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f4c:	4607      	mov	r7, r0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	b10a      	cbz	r2, 8007f56 <_printf_common+0x26>
 8007f52:	3301      	adds	r3, #1
 8007f54:	6033      	str	r3, [r6, #0]
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	0699      	lsls	r1, r3, #26
 8007f5a:	bf42      	ittt	mi
 8007f5c:	6833      	ldrmi	r3, [r6, #0]
 8007f5e:	3302      	addmi	r3, #2
 8007f60:	6033      	strmi	r3, [r6, #0]
 8007f62:	6825      	ldr	r5, [r4, #0]
 8007f64:	f015 0506 	ands.w	r5, r5, #6
 8007f68:	d106      	bne.n	8007f78 <_printf_common+0x48>
 8007f6a:	f104 0a19 	add.w	sl, r4, #25
 8007f6e:	68e3      	ldr	r3, [r4, #12]
 8007f70:	6832      	ldr	r2, [r6, #0]
 8007f72:	1a9b      	subs	r3, r3, r2
 8007f74:	42ab      	cmp	r3, r5
 8007f76:	dc26      	bgt.n	8007fc6 <_printf_common+0x96>
 8007f78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f7c:	6822      	ldr	r2, [r4, #0]
 8007f7e:	3b00      	subs	r3, #0
 8007f80:	bf18      	it	ne
 8007f82:	2301      	movne	r3, #1
 8007f84:	0692      	lsls	r2, r2, #26
 8007f86:	d42b      	bmi.n	8007fe0 <_printf_common+0xb0>
 8007f88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f8c:	4641      	mov	r1, r8
 8007f8e:	4638      	mov	r0, r7
 8007f90:	47c8      	blx	r9
 8007f92:	3001      	adds	r0, #1
 8007f94:	d01e      	beq.n	8007fd4 <_printf_common+0xa4>
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	6922      	ldr	r2, [r4, #16]
 8007f9a:	f003 0306 	and.w	r3, r3, #6
 8007f9e:	2b04      	cmp	r3, #4
 8007fa0:	bf02      	ittt	eq
 8007fa2:	68e5      	ldreq	r5, [r4, #12]
 8007fa4:	6833      	ldreq	r3, [r6, #0]
 8007fa6:	1aed      	subeq	r5, r5, r3
 8007fa8:	68a3      	ldr	r3, [r4, #8]
 8007faa:	bf0c      	ite	eq
 8007fac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fb0:	2500      	movne	r5, #0
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	bfc4      	itt	gt
 8007fb6:	1a9b      	subgt	r3, r3, r2
 8007fb8:	18ed      	addgt	r5, r5, r3
 8007fba:	2600      	movs	r6, #0
 8007fbc:	341a      	adds	r4, #26
 8007fbe:	42b5      	cmp	r5, r6
 8007fc0:	d11a      	bne.n	8007ff8 <_printf_common+0xc8>
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	e008      	b.n	8007fd8 <_printf_common+0xa8>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	4652      	mov	r2, sl
 8007fca:	4641      	mov	r1, r8
 8007fcc:	4638      	mov	r0, r7
 8007fce:	47c8      	blx	r9
 8007fd0:	3001      	adds	r0, #1
 8007fd2:	d103      	bne.n	8007fdc <_printf_common+0xac>
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fdc:	3501      	adds	r5, #1
 8007fde:	e7c6      	b.n	8007f6e <_printf_common+0x3e>
 8007fe0:	18e1      	adds	r1, r4, r3
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	2030      	movs	r0, #48	@ 0x30
 8007fe6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007fea:	4422      	add	r2, r4
 8007fec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ff0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ff4:	3302      	adds	r3, #2
 8007ff6:	e7c7      	b.n	8007f88 <_printf_common+0x58>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	4622      	mov	r2, r4
 8007ffc:	4641      	mov	r1, r8
 8007ffe:	4638      	mov	r0, r7
 8008000:	47c8      	blx	r9
 8008002:	3001      	adds	r0, #1
 8008004:	d0e6      	beq.n	8007fd4 <_printf_common+0xa4>
 8008006:	3601      	adds	r6, #1
 8008008:	e7d9      	b.n	8007fbe <_printf_common+0x8e>
	...

0800800c <_printf_i>:
 800800c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008010:	7e0f      	ldrb	r7, [r1, #24]
 8008012:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008014:	2f78      	cmp	r7, #120	@ 0x78
 8008016:	4691      	mov	r9, r2
 8008018:	4680      	mov	r8, r0
 800801a:	460c      	mov	r4, r1
 800801c:	469a      	mov	sl, r3
 800801e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008022:	d807      	bhi.n	8008034 <_printf_i+0x28>
 8008024:	2f62      	cmp	r7, #98	@ 0x62
 8008026:	d80a      	bhi.n	800803e <_printf_i+0x32>
 8008028:	2f00      	cmp	r7, #0
 800802a:	f000 80d1 	beq.w	80081d0 <_printf_i+0x1c4>
 800802e:	2f58      	cmp	r7, #88	@ 0x58
 8008030:	f000 80b8 	beq.w	80081a4 <_printf_i+0x198>
 8008034:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008038:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800803c:	e03a      	b.n	80080b4 <_printf_i+0xa8>
 800803e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008042:	2b15      	cmp	r3, #21
 8008044:	d8f6      	bhi.n	8008034 <_printf_i+0x28>
 8008046:	a101      	add	r1, pc, #4	@ (adr r1, 800804c <_printf_i+0x40>)
 8008048:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800804c:	080080a5 	.word	0x080080a5
 8008050:	080080b9 	.word	0x080080b9
 8008054:	08008035 	.word	0x08008035
 8008058:	08008035 	.word	0x08008035
 800805c:	08008035 	.word	0x08008035
 8008060:	08008035 	.word	0x08008035
 8008064:	080080b9 	.word	0x080080b9
 8008068:	08008035 	.word	0x08008035
 800806c:	08008035 	.word	0x08008035
 8008070:	08008035 	.word	0x08008035
 8008074:	08008035 	.word	0x08008035
 8008078:	080081b7 	.word	0x080081b7
 800807c:	080080e3 	.word	0x080080e3
 8008080:	08008171 	.word	0x08008171
 8008084:	08008035 	.word	0x08008035
 8008088:	08008035 	.word	0x08008035
 800808c:	080081d9 	.word	0x080081d9
 8008090:	08008035 	.word	0x08008035
 8008094:	080080e3 	.word	0x080080e3
 8008098:	08008035 	.word	0x08008035
 800809c:	08008035 	.word	0x08008035
 80080a0:	08008179 	.word	0x08008179
 80080a4:	6833      	ldr	r3, [r6, #0]
 80080a6:	1d1a      	adds	r2, r3, #4
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	6032      	str	r2, [r6, #0]
 80080ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080b4:	2301      	movs	r3, #1
 80080b6:	e09c      	b.n	80081f2 <_printf_i+0x1e6>
 80080b8:	6833      	ldr	r3, [r6, #0]
 80080ba:	6820      	ldr	r0, [r4, #0]
 80080bc:	1d19      	adds	r1, r3, #4
 80080be:	6031      	str	r1, [r6, #0]
 80080c0:	0606      	lsls	r6, r0, #24
 80080c2:	d501      	bpl.n	80080c8 <_printf_i+0xbc>
 80080c4:	681d      	ldr	r5, [r3, #0]
 80080c6:	e003      	b.n	80080d0 <_printf_i+0xc4>
 80080c8:	0645      	lsls	r5, r0, #25
 80080ca:	d5fb      	bpl.n	80080c4 <_printf_i+0xb8>
 80080cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080d0:	2d00      	cmp	r5, #0
 80080d2:	da03      	bge.n	80080dc <_printf_i+0xd0>
 80080d4:	232d      	movs	r3, #45	@ 0x2d
 80080d6:	426d      	negs	r5, r5
 80080d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080dc:	4858      	ldr	r0, [pc, #352]	@ (8008240 <_printf_i+0x234>)
 80080de:	230a      	movs	r3, #10
 80080e0:	e011      	b.n	8008106 <_printf_i+0xfa>
 80080e2:	6821      	ldr	r1, [r4, #0]
 80080e4:	6833      	ldr	r3, [r6, #0]
 80080e6:	0608      	lsls	r0, r1, #24
 80080e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80080ec:	d402      	bmi.n	80080f4 <_printf_i+0xe8>
 80080ee:	0649      	lsls	r1, r1, #25
 80080f0:	bf48      	it	mi
 80080f2:	b2ad      	uxthmi	r5, r5
 80080f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80080f6:	4852      	ldr	r0, [pc, #328]	@ (8008240 <_printf_i+0x234>)
 80080f8:	6033      	str	r3, [r6, #0]
 80080fa:	bf14      	ite	ne
 80080fc:	230a      	movne	r3, #10
 80080fe:	2308      	moveq	r3, #8
 8008100:	2100      	movs	r1, #0
 8008102:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008106:	6866      	ldr	r6, [r4, #4]
 8008108:	60a6      	str	r6, [r4, #8]
 800810a:	2e00      	cmp	r6, #0
 800810c:	db05      	blt.n	800811a <_printf_i+0x10e>
 800810e:	6821      	ldr	r1, [r4, #0]
 8008110:	432e      	orrs	r6, r5
 8008112:	f021 0104 	bic.w	r1, r1, #4
 8008116:	6021      	str	r1, [r4, #0]
 8008118:	d04b      	beq.n	80081b2 <_printf_i+0x1a6>
 800811a:	4616      	mov	r6, r2
 800811c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008120:	fb03 5711 	mls	r7, r3, r1, r5
 8008124:	5dc7      	ldrb	r7, [r0, r7]
 8008126:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800812a:	462f      	mov	r7, r5
 800812c:	42bb      	cmp	r3, r7
 800812e:	460d      	mov	r5, r1
 8008130:	d9f4      	bls.n	800811c <_printf_i+0x110>
 8008132:	2b08      	cmp	r3, #8
 8008134:	d10b      	bne.n	800814e <_printf_i+0x142>
 8008136:	6823      	ldr	r3, [r4, #0]
 8008138:	07df      	lsls	r7, r3, #31
 800813a:	d508      	bpl.n	800814e <_printf_i+0x142>
 800813c:	6923      	ldr	r3, [r4, #16]
 800813e:	6861      	ldr	r1, [r4, #4]
 8008140:	4299      	cmp	r1, r3
 8008142:	bfde      	ittt	le
 8008144:	2330      	movle	r3, #48	@ 0x30
 8008146:	f806 3c01 	strble.w	r3, [r6, #-1]
 800814a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800814e:	1b92      	subs	r2, r2, r6
 8008150:	6122      	str	r2, [r4, #16]
 8008152:	f8cd a000 	str.w	sl, [sp]
 8008156:	464b      	mov	r3, r9
 8008158:	aa03      	add	r2, sp, #12
 800815a:	4621      	mov	r1, r4
 800815c:	4640      	mov	r0, r8
 800815e:	f7ff fee7 	bl	8007f30 <_printf_common>
 8008162:	3001      	adds	r0, #1
 8008164:	d14a      	bne.n	80081fc <_printf_i+0x1f0>
 8008166:	f04f 30ff 	mov.w	r0, #4294967295
 800816a:	b004      	add	sp, #16
 800816c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	f043 0320 	orr.w	r3, r3, #32
 8008176:	6023      	str	r3, [r4, #0]
 8008178:	4832      	ldr	r0, [pc, #200]	@ (8008244 <_printf_i+0x238>)
 800817a:	2778      	movs	r7, #120	@ 0x78
 800817c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008180:	6823      	ldr	r3, [r4, #0]
 8008182:	6831      	ldr	r1, [r6, #0]
 8008184:	061f      	lsls	r7, r3, #24
 8008186:	f851 5b04 	ldr.w	r5, [r1], #4
 800818a:	d402      	bmi.n	8008192 <_printf_i+0x186>
 800818c:	065f      	lsls	r7, r3, #25
 800818e:	bf48      	it	mi
 8008190:	b2ad      	uxthmi	r5, r5
 8008192:	6031      	str	r1, [r6, #0]
 8008194:	07d9      	lsls	r1, r3, #31
 8008196:	bf44      	itt	mi
 8008198:	f043 0320 	orrmi.w	r3, r3, #32
 800819c:	6023      	strmi	r3, [r4, #0]
 800819e:	b11d      	cbz	r5, 80081a8 <_printf_i+0x19c>
 80081a0:	2310      	movs	r3, #16
 80081a2:	e7ad      	b.n	8008100 <_printf_i+0xf4>
 80081a4:	4826      	ldr	r0, [pc, #152]	@ (8008240 <_printf_i+0x234>)
 80081a6:	e7e9      	b.n	800817c <_printf_i+0x170>
 80081a8:	6823      	ldr	r3, [r4, #0]
 80081aa:	f023 0320 	bic.w	r3, r3, #32
 80081ae:	6023      	str	r3, [r4, #0]
 80081b0:	e7f6      	b.n	80081a0 <_printf_i+0x194>
 80081b2:	4616      	mov	r6, r2
 80081b4:	e7bd      	b.n	8008132 <_printf_i+0x126>
 80081b6:	6833      	ldr	r3, [r6, #0]
 80081b8:	6825      	ldr	r5, [r4, #0]
 80081ba:	6961      	ldr	r1, [r4, #20]
 80081bc:	1d18      	adds	r0, r3, #4
 80081be:	6030      	str	r0, [r6, #0]
 80081c0:	062e      	lsls	r6, r5, #24
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	d501      	bpl.n	80081ca <_printf_i+0x1be>
 80081c6:	6019      	str	r1, [r3, #0]
 80081c8:	e002      	b.n	80081d0 <_printf_i+0x1c4>
 80081ca:	0668      	lsls	r0, r5, #25
 80081cc:	d5fb      	bpl.n	80081c6 <_printf_i+0x1ba>
 80081ce:	8019      	strh	r1, [r3, #0]
 80081d0:	2300      	movs	r3, #0
 80081d2:	6123      	str	r3, [r4, #16]
 80081d4:	4616      	mov	r6, r2
 80081d6:	e7bc      	b.n	8008152 <_printf_i+0x146>
 80081d8:	6833      	ldr	r3, [r6, #0]
 80081da:	1d1a      	adds	r2, r3, #4
 80081dc:	6032      	str	r2, [r6, #0]
 80081de:	681e      	ldr	r6, [r3, #0]
 80081e0:	6862      	ldr	r2, [r4, #4]
 80081e2:	2100      	movs	r1, #0
 80081e4:	4630      	mov	r0, r6
 80081e6:	f7f7 fff3 	bl	80001d0 <memchr>
 80081ea:	b108      	cbz	r0, 80081f0 <_printf_i+0x1e4>
 80081ec:	1b80      	subs	r0, r0, r6
 80081ee:	6060      	str	r0, [r4, #4]
 80081f0:	6863      	ldr	r3, [r4, #4]
 80081f2:	6123      	str	r3, [r4, #16]
 80081f4:	2300      	movs	r3, #0
 80081f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081fa:	e7aa      	b.n	8008152 <_printf_i+0x146>
 80081fc:	6923      	ldr	r3, [r4, #16]
 80081fe:	4632      	mov	r2, r6
 8008200:	4649      	mov	r1, r9
 8008202:	4640      	mov	r0, r8
 8008204:	47d0      	blx	sl
 8008206:	3001      	adds	r0, #1
 8008208:	d0ad      	beq.n	8008166 <_printf_i+0x15a>
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	079b      	lsls	r3, r3, #30
 800820e:	d413      	bmi.n	8008238 <_printf_i+0x22c>
 8008210:	68e0      	ldr	r0, [r4, #12]
 8008212:	9b03      	ldr	r3, [sp, #12]
 8008214:	4298      	cmp	r0, r3
 8008216:	bfb8      	it	lt
 8008218:	4618      	movlt	r0, r3
 800821a:	e7a6      	b.n	800816a <_printf_i+0x15e>
 800821c:	2301      	movs	r3, #1
 800821e:	4632      	mov	r2, r6
 8008220:	4649      	mov	r1, r9
 8008222:	4640      	mov	r0, r8
 8008224:	47d0      	blx	sl
 8008226:	3001      	adds	r0, #1
 8008228:	d09d      	beq.n	8008166 <_printf_i+0x15a>
 800822a:	3501      	adds	r5, #1
 800822c:	68e3      	ldr	r3, [r4, #12]
 800822e:	9903      	ldr	r1, [sp, #12]
 8008230:	1a5b      	subs	r3, r3, r1
 8008232:	42ab      	cmp	r3, r5
 8008234:	dcf2      	bgt.n	800821c <_printf_i+0x210>
 8008236:	e7eb      	b.n	8008210 <_printf_i+0x204>
 8008238:	2500      	movs	r5, #0
 800823a:	f104 0619 	add.w	r6, r4, #25
 800823e:	e7f5      	b.n	800822c <_printf_i+0x220>
 8008240:	0800a42e 	.word	0x0800a42e
 8008244:	0800a43f 	.word	0x0800a43f

08008248 <std>:
 8008248:	2300      	movs	r3, #0
 800824a:	b510      	push	{r4, lr}
 800824c:	4604      	mov	r4, r0
 800824e:	e9c0 3300 	strd	r3, r3, [r0]
 8008252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008256:	6083      	str	r3, [r0, #8]
 8008258:	8181      	strh	r1, [r0, #12]
 800825a:	6643      	str	r3, [r0, #100]	@ 0x64
 800825c:	81c2      	strh	r2, [r0, #14]
 800825e:	6183      	str	r3, [r0, #24]
 8008260:	4619      	mov	r1, r3
 8008262:	2208      	movs	r2, #8
 8008264:	305c      	adds	r0, #92	@ 0x5c
 8008266:	f000 f8f4 	bl	8008452 <memset>
 800826a:	4b0d      	ldr	r3, [pc, #52]	@ (80082a0 <std+0x58>)
 800826c:	6263      	str	r3, [r4, #36]	@ 0x24
 800826e:	4b0d      	ldr	r3, [pc, #52]	@ (80082a4 <std+0x5c>)
 8008270:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008272:	4b0d      	ldr	r3, [pc, #52]	@ (80082a8 <std+0x60>)
 8008274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008276:	4b0d      	ldr	r3, [pc, #52]	@ (80082ac <std+0x64>)
 8008278:	6323      	str	r3, [r4, #48]	@ 0x30
 800827a:	4b0d      	ldr	r3, [pc, #52]	@ (80082b0 <std+0x68>)
 800827c:	6224      	str	r4, [r4, #32]
 800827e:	429c      	cmp	r4, r3
 8008280:	d006      	beq.n	8008290 <std+0x48>
 8008282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008286:	4294      	cmp	r4, r2
 8008288:	d002      	beq.n	8008290 <std+0x48>
 800828a:	33d0      	adds	r3, #208	@ 0xd0
 800828c:	429c      	cmp	r4, r3
 800828e:	d105      	bne.n	800829c <std+0x54>
 8008290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008298:	f000 b96a 	b.w	8008570 <__retarget_lock_init_recursive>
 800829c:	bd10      	pop	{r4, pc}
 800829e:	bf00      	nop
 80082a0:	080083cd 	.word	0x080083cd
 80082a4:	080083ef 	.word	0x080083ef
 80082a8:	08008427 	.word	0x08008427
 80082ac:	0800844b 	.word	0x0800844b
 80082b0:	200012bc 	.word	0x200012bc

080082b4 <stdio_exit_handler>:
 80082b4:	4a02      	ldr	r2, [pc, #8]	@ (80082c0 <stdio_exit_handler+0xc>)
 80082b6:	4903      	ldr	r1, [pc, #12]	@ (80082c4 <stdio_exit_handler+0x10>)
 80082b8:	4803      	ldr	r0, [pc, #12]	@ (80082c8 <stdio_exit_handler+0x14>)
 80082ba:	f000 b869 	b.w	8008390 <_fwalk_sglue>
 80082be:	bf00      	nop
 80082c0:	2000015c 	.word	0x2000015c
 80082c4:	08009c45 	.word	0x08009c45
 80082c8:	2000016c 	.word	0x2000016c

080082cc <cleanup_stdio>:
 80082cc:	6841      	ldr	r1, [r0, #4]
 80082ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008300 <cleanup_stdio+0x34>)
 80082d0:	4299      	cmp	r1, r3
 80082d2:	b510      	push	{r4, lr}
 80082d4:	4604      	mov	r4, r0
 80082d6:	d001      	beq.n	80082dc <cleanup_stdio+0x10>
 80082d8:	f001 fcb4 	bl	8009c44 <_fflush_r>
 80082dc:	68a1      	ldr	r1, [r4, #8]
 80082de:	4b09      	ldr	r3, [pc, #36]	@ (8008304 <cleanup_stdio+0x38>)
 80082e0:	4299      	cmp	r1, r3
 80082e2:	d002      	beq.n	80082ea <cleanup_stdio+0x1e>
 80082e4:	4620      	mov	r0, r4
 80082e6:	f001 fcad 	bl	8009c44 <_fflush_r>
 80082ea:	68e1      	ldr	r1, [r4, #12]
 80082ec:	4b06      	ldr	r3, [pc, #24]	@ (8008308 <cleanup_stdio+0x3c>)
 80082ee:	4299      	cmp	r1, r3
 80082f0:	d004      	beq.n	80082fc <cleanup_stdio+0x30>
 80082f2:	4620      	mov	r0, r4
 80082f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082f8:	f001 bca4 	b.w	8009c44 <_fflush_r>
 80082fc:	bd10      	pop	{r4, pc}
 80082fe:	bf00      	nop
 8008300:	200012bc 	.word	0x200012bc
 8008304:	20001324 	.word	0x20001324
 8008308:	2000138c 	.word	0x2000138c

0800830c <global_stdio_init.part.0>:
 800830c:	b510      	push	{r4, lr}
 800830e:	4b0b      	ldr	r3, [pc, #44]	@ (800833c <global_stdio_init.part.0+0x30>)
 8008310:	4c0b      	ldr	r4, [pc, #44]	@ (8008340 <global_stdio_init.part.0+0x34>)
 8008312:	4a0c      	ldr	r2, [pc, #48]	@ (8008344 <global_stdio_init.part.0+0x38>)
 8008314:	601a      	str	r2, [r3, #0]
 8008316:	4620      	mov	r0, r4
 8008318:	2200      	movs	r2, #0
 800831a:	2104      	movs	r1, #4
 800831c:	f7ff ff94 	bl	8008248 <std>
 8008320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008324:	2201      	movs	r2, #1
 8008326:	2109      	movs	r1, #9
 8008328:	f7ff ff8e 	bl	8008248 <std>
 800832c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008330:	2202      	movs	r2, #2
 8008332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008336:	2112      	movs	r1, #18
 8008338:	f7ff bf86 	b.w	8008248 <std>
 800833c:	200013f4 	.word	0x200013f4
 8008340:	200012bc 	.word	0x200012bc
 8008344:	080082b5 	.word	0x080082b5

08008348 <__sfp_lock_acquire>:
 8008348:	4801      	ldr	r0, [pc, #4]	@ (8008350 <__sfp_lock_acquire+0x8>)
 800834a:	f000 b912 	b.w	8008572 <__retarget_lock_acquire_recursive>
 800834e:	bf00      	nop
 8008350:	200013fd 	.word	0x200013fd

08008354 <__sfp_lock_release>:
 8008354:	4801      	ldr	r0, [pc, #4]	@ (800835c <__sfp_lock_release+0x8>)
 8008356:	f000 b90d 	b.w	8008574 <__retarget_lock_release_recursive>
 800835a:	bf00      	nop
 800835c:	200013fd 	.word	0x200013fd

08008360 <__sinit>:
 8008360:	b510      	push	{r4, lr}
 8008362:	4604      	mov	r4, r0
 8008364:	f7ff fff0 	bl	8008348 <__sfp_lock_acquire>
 8008368:	6a23      	ldr	r3, [r4, #32]
 800836a:	b11b      	cbz	r3, 8008374 <__sinit+0x14>
 800836c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008370:	f7ff bff0 	b.w	8008354 <__sfp_lock_release>
 8008374:	4b04      	ldr	r3, [pc, #16]	@ (8008388 <__sinit+0x28>)
 8008376:	6223      	str	r3, [r4, #32]
 8008378:	4b04      	ldr	r3, [pc, #16]	@ (800838c <__sinit+0x2c>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1f5      	bne.n	800836c <__sinit+0xc>
 8008380:	f7ff ffc4 	bl	800830c <global_stdio_init.part.0>
 8008384:	e7f2      	b.n	800836c <__sinit+0xc>
 8008386:	bf00      	nop
 8008388:	080082cd 	.word	0x080082cd
 800838c:	200013f4 	.word	0x200013f4

08008390 <_fwalk_sglue>:
 8008390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008394:	4607      	mov	r7, r0
 8008396:	4688      	mov	r8, r1
 8008398:	4614      	mov	r4, r2
 800839a:	2600      	movs	r6, #0
 800839c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083a0:	f1b9 0901 	subs.w	r9, r9, #1
 80083a4:	d505      	bpl.n	80083b2 <_fwalk_sglue+0x22>
 80083a6:	6824      	ldr	r4, [r4, #0]
 80083a8:	2c00      	cmp	r4, #0
 80083aa:	d1f7      	bne.n	800839c <_fwalk_sglue+0xc>
 80083ac:	4630      	mov	r0, r6
 80083ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083b2:	89ab      	ldrh	r3, [r5, #12]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d907      	bls.n	80083c8 <_fwalk_sglue+0x38>
 80083b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083bc:	3301      	adds	r3, #1
 80083be:	d003      	beq.n	80083c8 <_fwalk_sglue+0x38>
 80083c0:	4629      	mov	r1, r5
 80083c2:	4638      	mov	r0, r7
 80083c4:	47c0      	blx	r8
 80083c6:	4306      	orrs	r6, r0
 80083c8:	3568      	adds	r5, #104	@ 0x68
 80083ca:	e7e9      	b.n	80083a0 <_fwalk_sglue+0x10>

080083cc <__sread>:
 80083cc:	b510      	push	{r4, lr}
 80083ce:	460c      	mov	r4, r1
 80083d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083d4:	f000 f87e 	bl	80084d4 <_read_r>
 80083d8:	2800      	cmp	r0, #0
 80083da:	bfab      	itete	ge
 80083dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80083de:	89a3      	ldrhlt	r3, [r4, #12]
 80083e0:	181b      	addge	r3, r3, r0
 80083e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80083e6:	bfac      	ite	ge
 80083e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80083ea:	81a3      	strhlt	r3, [r4, #12]
 80083ec:	bd10      	pop	{r4, pc}

080083ee <__swrite>:
 80083ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083f2:	461f      	mov	r7, r3
 80083f4:	898b      	ldrh	r3, [r1, #12]
 80083f6:	05db      	lsls	r3, r3, #23
 80083f8:	4605      	mov	r5, r0
 80083fa:	460c      	mov	r4, r1
 80083fc:	4616      	mov	r6, r2
 80083fe:	d505      	bpl.n	800840c <__swrite+0x1e>
 8008400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008404:	2302      	movs	r3, #2
 8008406:	2200      	movs	r2, #0
 8008408:	f000 f852 	bl	80084b0 <_lseek_r>
 800840c:	89a3      	ldrh	r3, [r4, #12]
 800840e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008412:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008416:	81a3      	strh	r3, [r4, #12]
 8008418:	4632      	mov	r2, r6
 800841a:	463b      	mov	r3, r7
 800841c:	4628      	mov	r0, r5
 800841e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008422:	f000 b869 	b.w	80084f8 <_write_r>

08008426 <__sseek>:
 8008426:	b510      	push	{r4, lr}
 8008428:	460c      	mov	r4, r1
 800842a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800842e:	f000 f83f 	bl	80084b0 <_lseek_r>
 8008432:	1c43      	adds	r3, r0, #1
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	bf15      	itete	ne
 8008438:	6560      	strne	r0, [r4, #84]	@ 0x54
 800843a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800843e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008442:	81a3      	strheq	r3, [r4, #12]
 8008444:	bf18      	it	ne
 8008446:	81a3      	strhne	r3, [r4, #12]
 8008448:	bd10      	pop	{r4, pc}

0800844a <__sclose>:
 800844a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800844e:	f000 b81f 	b.w	8008490 <_close_r>

08008452 <memset>:
 8008452:	4402      	add	r2, r0
 8008454:	4603      	mov	r3, r0
 8008456:	4293      	cmp	r3, r2
 8008458:	d100      	bne.n	800845c <memset+0xa>
 800845a:	4770      	bx	lr
 800845c:	f803 1b01 	strb.w	r1, [r3], #1
 8008460:	e7f9      	b.n	8008456 <memset+0x4>

08008462 <strncpy>:
 8008462:	b510      	push	{r4, lr}
 8008464:	3901      	subs	r1, #1
 8008466:	4603      	mov	r3, r0
 8008468:	b132      	cbz	r2, 8008478 <strncpy+0x16>
 800846a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800846e:	f803 4b01 	strb.w	r4, [r3], #1
 8008472:	3a01      	subs	r2, #1
 8008474:	2c00      	cmp	r4, #0
 8008476:	d1f7      	bne.n	8008468 <strncpy+0x6>
 8008478:	441a      	add	r2, r3
 800847a:	2100      	movs	r1, #0
 800847c:	4293      	cmp	r3, r2
 800847e:	d100      	bne.n	8008482 <strncpy+0x20>
 8008480:	bd10      	pop	{r4, pc}
 8008482:	f803 1b01 	strb.w	r1, [r3], #1
 8008486:	e7f9      	b.n	800847c <strncpy+0x1a>

08008488 <_localeconv_r>:
 8008488:	4800      	ldr	r0, [pc, #0]	@ (800848c <_localeconv_r+0x4>)
 800848a:	4770      	bx	lr
 800848c:	200002a8 	.word	0x200002a8

08008490 <_close_r>:
 8008490:	b538      	push	{r3, r4, r5, lr}
 8008492:	4d06      	ldr	r5, [pc, #24]	@ (80084ac <_close_r+0x1c>)
 8008494:	2300      	movs	r3, #0
 8008496:	4604      	mov	r4, r0
 8008498:	4608      	mov	r0, r1
 800849a:	602b      	str	r3, [r5, #0]
 800849c:	f7f9 fd20 	bl	8001ee0 <_close>
 80084a0:	1c43      	adds	r3, r0, #1
 80084a2:	d102      	bne.n	80084aa <_close_r+0x1a>
 80084a4:	682b      	ldr	r3, [r5, #0]
 80084a6:	b103      	cbz	r3, 80084aa <_close_r+0x1a>
 80084a8:	6023      	str	r3, [r4, #0]
 80084aa:	bd38      	pop	{r3, r4, r5, pc}
 80084ac:	200013f8 	.word	0x200013f8

080084b0 <_lseek_r>:
 80084b0:	b538      	push	{r3, r4, r5, lr}
 80084b2:	4d07      	ldr	r5, [pc, #28]	@ (80084d0 <_lseek_r+0x20>)
 80084b4:	4604      	mov	r4, r0
 80084b6:	4608      	mov	r0, r1
 80084b8:	4611      	mov	r1, r2
 80084ba:	2200      	movs	r2, #0
 80084bc:	602a      	str	r2, [r5, #0]
 80084be:	461a      	mov	r2, r3
 80084c0:	f7f9 fd35 	bl	8001f2e <_lseek>
 80084c4:	1c43      	adds	r3, r0, #1
 80084c6:	d102      	bne.n	80084ce <_lseek_r+0x1e>
 80084c8:	682b      	ldr	r3, [r5, #0]
 80084ca:	b103      	cbz	r3, 80084ce <_lseek_r+0x1e>
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	bd38      	pop	{r3, r4, r5, pc}
 80084d0:	200013f8 	.word	0x200013f8

080084d4 <_read_r>:
 80084d4:	b538      	push	{r3, r4, r5, lr}
 80084d6:	4d07      	ldr	r5, [pc, #28]	@ (80084f4 <_read_r+0x20>)
 80084d8:	4604      	mov	r4, r0
 80084da:	4608      	mov	r0, r1
 80084dc:	4611      	mov	r1, r2
 80084de:	2200      	movs	r2, #0
 80084e0:	602a      	str	r2, [r5, #0]
 80084e2:	461a      	mov	r2, r3
 80084e4:	f7f9 fcc3 	bl	8001e6e <_read>
 80084e8:	1c43      	adds	r3, r0, #1
 80084ea:	d102      	bne.n	80084f2 <_read_r+0x1e>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b103      	cbz	r3, 80084f2 <_read_r+0x1e>
 80084f0:	6023      	str	r3, [r4, #0]
 80084f2:	bd38      	pop	{r3, r4, r5, pc}
 80084f4:	200013f8 	.word	0x200013f8

080084f8 <_write_r>:
 80084f8:	b538      	push	{r3, r4, r5, lr}
 80084fa:	4d07      	ldr	r5, [pc, #28]	@ (8008518 <_write_r+0x20>)
 80084fc:	4604      	mov	r4, r0
 80084fe:	4608      	mov	r0, r1
 8008500:	4611      	mov	r1, r2
 8008502:	2200      	movs	r2, #0
 8008504:	602a      	str	r2, [r5, #0]
 8008506:	461a      	mov	r2, r3
 8008508:	f7f9 fcce 	bl	8001ea8 <_write>
 800850c:	1c43      	adds	r3, r0, #1
 800850e:	d102      	bne.n	8008516 <_write_r+0x1e>
 8008510:	682b      	ldr	r3, [r5, #0]
 8008512:	b103      	cbz	r3, 8008516 <_write_r+0x1e>
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	bd38      	pop	{r3, r4, r5, pc}
 8008518:	200013f8 	.word	0x200013f8

0800851c <__errno>:
 800851c:	4b01      	ldr	r3, [pc, #4]	@ (8008524 <__errno+0x8>)
 800851e:	6818      	ldr	r0, [r3, #0]
 8008520:	4770      	bx	lr
 8008522:	bf00      	nop
 8008524:	20000168 	.word	0x20000168

08008528 <__libc_init_array>:
 8008528:	b570      	push	{r4, r5, r6, lr}
 800852a:	4d0d      	ldr	r5, [pc, #52]	@ (8008560 <__libc_init_array+0x38>)
 800852c:	4c0d      	ldr	r4, [pc, #52]	@ (8008564 <__libc_init_array+0x3c>)
 800852e:	1b64      	subs	r4, r4, r5
 8008530:	10a4      	asrs	r4, r4, #2
 8008532:	2600      	movs	r6, #0
 8008534:	42a6      	cmp	r6, r4
 8008536:	d109      	bne.n	800854c <__libc_init_array+0x24>
 8008538:	4d0b      	ldr	r5, [pc, #44]	@ (8008568 <__libc_init_array+0x40>)
 800853a:	4c0c      	ldr	r4, [pc, #48]	@ (800856c <__libc_init_array+0x44>)
 800853c:	f001 fec2 	bl	800a2c4 <_init>
 8008540:	1b64      	subs	r4, r4, r5
 8008542:	10a4      	asrs	r4, r4, #2
 8008544:	2600      	movs	r6, #0
 8008546:	42a6      	cmp	r6, r4
 8008548:	d105      	bne.n	8008556 <__libc_init_array+0x2e>
 800854a:	bd70      	pop	{r4, r5, r6, pc}
 800854c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008550:	4798      	blx	r3
 8008552:	3601      	adds	r6, #1
 8008554:	e7ee      	b.n	8008534 <__libc_init_array+0xc>
 8008556:	f855 3b04 	ldr.w	r3, [r5], #4
 800855a:	4798      	blx	r3
 800855c:	3601      	adds	r6, #1
 800855e:	e7f2      	b.n	8008546 <__libc_init_array+0x1e>
 8008560:	0800a79c 	.word	0x0800a79c
 8008564:	0800a79c 	.word	0x0800a79c
 8008568:	0800a79c 	.word	0x0800a79c
 800856c:	0800a7a0 	.word	0x0800a7a0

08008570 <__retarget_lock_init_recursive>:
 8008570:	4770      	bx	lr

08008572 <__retarget_lock_acquire_recursive>:
 8008572:	4770      	bx	lr

08008574 <__retarget_lock_release_recursive>:
 8008574:	4770      	bx	lr

08008576 <memcpy>:
 8008576:	440a      	add	r2, r1
 8008578:	4291      	cmp	r1, r2
 800857a:	f100 33ff 	add.w	r3, r0, #4294967295
 800857e:	d100      	bne.n	8008582 <memcpy+0xc>
 8008580:	4770      	bx	lr
 8008582:	b510      	push	{r4, lr}
 8008584:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008588:	f803 4f01 	strb.w	r4, [r3, #1]!
 800858c:	4291      	cmp	r1, r2
 800858e:	d1f9      	bne.n	8008584 <memcpy+0xe>
 8008590:	bd10      	pop	{r4, pc}

08008592 <quorem>:
 8008592:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008596:	6903      	ldr	r3, [r0, #16]
 8008598:	690c      	ldr	r4, [r1, #16]
 800859a:	42a3      	cmp	r3, r4
 800859c:	4607      	mov	r7, r0
 800859e:	db7e      	blt.n	800869e <quorem+0x10c>
 80085a0:	3c01      	subs	r4, #1
 80085a2:	f101 0814 	add.w	r8, r1, #20
 80085a6:	00a3      	lsls	r3, r4, #2
 80085a8:	f100 0514 	add.w	r5, r0, #20
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085b2:	9301      	str	r3, [sp, #4]
 80085b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085bc:	3301      	adds	r3, #1
 80085be:	429a      	cmp	r2, r3
 80085c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80085c8:	d32e      	bcc.n	8008628 <quorem+0x96>
 80085ca:	f04f 0a00 	mov.w	sl, #0
 80085ce:	46c4      	mov	ip, r8
 80085d0:	46ae      	mov	lr, r5
 80085d2:	46d3      	mov	fp, sl
 80085d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80085d8:	b298      	uxth	r0, r3
 80085da:	fb06 a000 	mla	r0, r6, r0, sl
 80085de:	0c02      	lsrs	r2, r0, #16
 80085e0:	0c1b      	lsrs	r3, r3, #16
 80085e2:	fb06 2303 	mla	r3, r6, r3, r2
 80085e6:	f8de 2000 	ldr.w	r2, [lr]
 80085ea:	b280      	uxth	r0, r0
 80085ec:	b292      	uxth	r2, r2
 80085ee:	1a12      	subs	r2, r2, r0
 80085f0:	445a      	add	r2, fp
 80085f2:	f8de 0000 	ldr.w	r0, [lr]
 80085f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008600:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008604:	b292      	uxth	r2, r2
 8008606:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800860a:	45e1      	cmp	r9, ip
 800860c:	f84e 2b04 	str.w	r2, [lr], #4
 8008610:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008614:	d2de      	bcs.n	80085d4 <quorem+0x42>
 8008616:	9b00      	ldr	r3, [sp, #0]
 8008618:	58eb      	ldr	r3, [r5, r3]
 800861a:	b92b      	cbnz	r3, 8008628 <quorem+0x96>
 800861c:	9b01      	ldr	r3, [sp, #4]
 800861e:	3b04      	subs	r3, #4
 8008620:	429d      	cmp	r5, r3
 8008622:	461a      	mov	r2, r3
 8008624:	d32f      	bcc.n	8008686 <quorem+0xf4>
 8008626:	613c      	str	r4, [r7, #16]
 8008628:	4638      	mov	r0, r7
 800862a:	f001 f97f 	bl	800992c <__mcmp>
 800862e:	2800      	cmp	r0, #0
 8008630:	db25      	blt.n	800867e <quorem+0xec>
 8008632:	4629      	mov	r1, r5
 8008634:	2000      	movs	r0, #0
 8008636:	f858 2b04 	ldr.w	r2, [r8], #4
 800863a:	f8d1 c000 	ldr.w	ip, [r1]
 800863e:	fa1f fe82 	uxth.w	lr, r2
 8008642:	fa1f f38c 	uxth.w	r3, ip
 8008646:	eba3 030e 	sub.w	r3, r3, lr
 800864a:	4403      	add	r3, r0
 800864c:	0c12      	lsrs	r2, r2, #16
 800864e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008652:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008656:	b29b      	uxth	r3, r3
 8008658:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800865c:	45c1      	cmp	r9, r8
 800865e:	f841 3b04 	str.w	r3, [r1], #4
 8008662:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008666:	d2e6      	bcs.n	8008636 <quorem+0xa4>
 8008668:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800866c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008670:	b922      	cbnz	r2, 800867c <quorem+0xea>
 8008672:	3b04      	subs	r3, #4
 8008674:	429d      	cmp	r5, r3
 8008676:	461a      	mov	r2, r3
 8008678:	d30b      	bcc.n	8008692 <quorem+0x100>
 800867a:	613c      	str	r4, [r7, #16]
 800867c:	3601      	adds	r6, #1
 800867e:	4630      	mov	r0, r6
 8008680:	b003      	add	sp, #12
 8008682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008686:	6812      	ldr	r2, [r2, #0]
 8008688:	3b04      	subs	r3, #4
 800868a:	2a00      	cmp	r2, #0
 800868c:	d1cb      	bne.n	8008626 <quorem+0x94>
 800868e:	3c01      	subs	r4, #1
 8008690:	e7c6      	b.n	8008620 <quorem+0x8e>
 8008692:	6812      	ldr	r2, [r2, #0]
 8008694:	3b04      	subs	r3, #4
 8008696:	2a00      	cmp	r2, #0
 8008698:	d1ef      	bne.n	800867a <quorem+0xe8>
 800869a:	3c01      	subs	r4, #1
 800869c:	e7ea      	b.n	8008674 <quorem+0xe2>
 800869e:	2000      	movs	r0, #0
 80086a0:	e7ee      	b.n	8008680 <quorem+0xee>
 80086a2:	0000      	movs	r0, r0
 80086a4:	0000      	movs	r0, r0
	...

080086a8 <_dtoa_r>:
 80086a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ac:	69c7      	ldr	r7, [r0, #28]
 80086ae:	b097      	sub	sp, #92	@ 0x5c
 80086b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80086b4:	ec55 4b10 	vmov	r4, r5, d0
 80086b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80086ba:	9107      	str	r1, [sp, #28]
 80086bc:	4681      	mov	r9, r0
 80086be:	920c      	str	r2, [sp, #48]	@ 0x30
 80086c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80086c2:	b97f      	cbnz	r7, 80086e4 <_dtoa_r+0x3c>
 80086c4:	2010      	movs	r0, #16
 80086c6:	f000 fe09 	bl	80092dc <malloc>
 80086ca:	4602      	mov	r2, r0
 80086cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80086d0:	b920      	cbnz	r0, 80086dc <_dtoa_r+0x34>
 80086d2:	4ba9      	ldr	r3, [pc, #676]	@ (8008978 <_dtoa_r+0x2d0>)
 80086d4:	21ef      	movs	r1, #239	@ 0xef
 80086d6:	48a9      	ldr	r0, [pc, #676]	@ (800897c <_dtoa_r+0x2d4>)
 80086d8:	f001 faec 	bl	8009cb4 <__assert_func>
 80086dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80086e0:	6007      	str	r7, [r0, #0]
 80086e2:	60c7      	str	r7, [r0, #12]
 80086e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80086e8:	6819      	ldr	r1, [r3, #0]
 80086ea:	b159      	cbz	r1, 8008704 <_dtoa_r+0x5c>
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	604a      	str	r2, [r1, #4]
 80086f0:	2301      	movs	r3, #1
 80086f2:	4093      	lsls	r3, r2
 80086f4:	608b      	str	r3, [r1, #8]
 80086f6:	4648      	mov	r0, r9
 80086f8:	f000 fee6 	bl	80094c8 <_Bfree>
 80086fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008700:	2200      	movs	r2, #0
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	1e2b      	subs	r3, r5, #0
 8008706:	bfb9      	ittee	lt
 8008708:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800870c:	9305      	strlt	r3, [sp, #20]
 800870e:	2300      	movge	r3, #0
 8008710:	6033      	strge	r3, [r6, #0]
 8008712:	9f05      	ldr	r7, [sp, #20]
 8008714:	4b9a      	ldr	r3, [pc, #616]	@ (8008980 <_dtoa_r+0x2d8>)
 8008716:	bfbc      	itt	lt
 8008718:	2201      	movlt	r2, #1
 800871a:	6032      	strlt	r2, [r6, #0]
 800871c:	43bb      	bics	r3, r7
 800871e:	d112      	bne.n	8008746 <_dtoa_r+0x9e>
 8008720:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008722:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800872c:	4323      	orrs	r3, r4
 800872e:	f000 855a 	beq.w	80091e6 <_dtoa_r+0xb3e>
 8008732:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008734:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008994 <_dtoa_r+0x2ec>
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 855c 	beq.w	80091f6 <_dtoa_r+0xb4e>
 800873e:	f10a 0303 	add.w	r3, sl, #3
 8008742:	f000 bd56 	b.w	80091f2 <_dtoa_r+0xb4a>
 8008746:	ed9d 7b04 	vldr	d7, [sp, #16]
 800874a:	2200      	movs	r2, #0
 800874c:	ec51 0b17 	vmov	r0, r1, d7
 8008750:	2300      	movs	r3, #0
 8008752:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008756:	f7f8 f9b7 	bl	8000ac8 <__aeabi_dcmpeq>
 800875a:	4680      	mov	r8, r0
 800875c:	b158      	cbz	r0, 8008776 <_dtoa_r+0xce>
 800875e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008760:	2301      	movs	r3, #1
 8008762:	6013      	str	r3, [r2, #0]
 8008764:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008766:	b113      	cbz	r3, 800876e <_dtoa_r+0xc6>
 8008768:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800876a:	4b86      	ldr	r3, [pc, #536]	@ (8008984 <_dtoa_r+0x2dc>)
 800876c:	6013      	str	r3, [r2, #0]
 800876e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008998 <_dtoa_r+0x2f0>
 8008772:	f000 bd40 	b.w	80091f6 <_dtoa_r+0xb4e>
 8008776:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800877a:	aa14      	add	r2, sp, #80	@ 0x50
 800877c:	a915      	add	r1, sp, #84	@ 0x54
 800877e:	4648      	mov	r0, r9
 8008780:	f001 f984 	bl	8009a8c <__d2b>
 8008784:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008788:	9002      	str	r0, [sp, #8]
 800878a:	2e00      	cmp	r6, #0
 800878c:	d078      	beq.n	8008880 <_dtoa_r+0x1d8>
 800878e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008790:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008798:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800879c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80087a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80087a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80087a8:	4619      	mov	r1, r3
 80087aa:	2200      	movs	r2, #0
 80087ac:	4b76      	ldr	r3, [pc, #472]	@ (8008988 <_dtoa_r+0x2e0>)
 80087ae:	f7f7 fd6b 	bl	8000288 <__aeabi_dsub>
 80087b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008960 <_dtoa_r+0x2b8>)
 80087b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b8:	f7f7 ff1e 	bl	80005f8 <__aeabi_dmul>
 80087bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8008968 <_dtoa_r+0x2c0>)
 80087be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c2:	f7f7 fd63 	bl	800028c <__adddf3>
 80087c6:	4604      	mov	r4, r0
 80087c8:	4630      	mov	r0, r6
 80087ca:	460d      	mov	r5, r1
 80087cc:	f7f7 feaa 	bl	8000524 <__aeabi_i2d>
 80087d0:	a367      	add	r3, pc, #412	@ (adr r3, 8008970 <_dtoa_r+0x2c8>)
 80087d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d6:	f7f7 ff0f 	bl	80005f8 <__aeabi_dmul>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4620      	mov	r0, r4
 80087e0:	4629      	mov	r1, r5
 80087e2:	f7f7 fd53 	bl	800028c <__adddf3>
 80087e6:	4604      	mov	r4, r0
 80087e8:	460d      	mov	r5, r1
 80087ea:	f7f8 f9b5 	bl	8000b58 <__aeabi_d2iz>
 80087ee:	2200      	movs	r2, #0
 80087f0:	4607      	mov	r7, r0
 80087f2:	2300      	movs	r3, #0
 80087f4:	4620      	mov	r0, r4
 80087f6:	4629      	mov	r1, r5
 80087f8:	f7f8 f970 	bl	8000adc <__aeabi_dcmplt>
 80087fc:	b140      	cbz	r0, 8008810 <_dtoa_r+0x168>
 80087fe:	4638      	mov	r0, r7
 8008800:	f7f7 fe90 	bl	8000524 <__aeabi_i2d>
 8008804:	4622      	mov	r2, r4
 8008806:	462b      	mov	r3, r5
 8008808:	f7f8 f95e 	bl	8000ac8 <__aeabi_dcmpeq>
 800880c:	b900      	cbnz	r0, 8008810 <_dtoa_r+0x168>
 800880e:	3f01      	subs	r7, #1
 8008810:	2f16      	cmp	r7, #22
 8008812:	d852      	bhi.n	80088ba <_dtoa_r+0x212>
 8008814:	4b5d      	ldr	r3, [pc, #372]	@ (800898c <_dtoa_r+0x2e4>)
 8008816:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008822:	f7f8 f95b 	bl	8000adc <__aeabi_dcmplt>
 8008826:	2800      	cmp	r0, #0
 8008828:	d049      	beq.n	80088be <_dtoa_r+0x216>
 800882a:	3f01      	subs	r7, #1
 800882c:	2300      	movs	r3, #0
 800882e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008830:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008832:	1b9b      	subs	r3, r3, r6
 8008834:	1e5a      	subs	r2, r3, #1
 8008836:	bf45      	ittet	mi
 8008838:	f1c3 0301 	rsbmi	r3, r3, #1
 800883c:	9300      	strmi	r3, [sp, #0]
 800883e:	2300      	movpl	r3, #0
 8008840:	2300      	movmi	r3, #0
 8008842:	9206      	str	r2, [sp, #24]
 8008844:	bf54      	ite	pl
 8008846:	9300      	strpl	r3, [sp, #0]
 8008848:	9306      	strmi	r3, [sp, #24]
 800884a:	2f00      	cmp	r7, #0
 800884c:	db39      	blt.n	80088c2 <_dtoa_r+0x21a>
 800884e:	9b06      	ldr	r3, [sp, #24]
 8008850:	970d      	str	r7, [sp, #52]	@ 0x34
 8008852:	443b      	add	r3, r7
 8008854:	9306      	str	r3, [sp, #24]
 8008856:	2300      	movs	r3, #0
 8008858:	9308      	str	r3, [sp, #32]
 800885a:	9b07      	ldr	r3, [sp, #28]
 800885c:	2b09      	cmp	r3, #9
 800885e:	d863      	bhi.n	8008928 <_dtoa_r+0x280>
 8008860:	2b05      	cmp	r3, #5
 8008862:	bfc4      	itt	gt
 8008864:	3b04      	subgt	r3, #4
 8008866:	9307      	strgt	r3, [sp, #28]
 8008868:	9b07      	ldr	r3, [sp, #28]
 800886a:	f1a3 0302 	sub.w	r3, r3, #2
 800886e:	bfcc      	ite	gt
 8008870:	2400      	movgt	r4, #0
 8008872:	2401      	movle	r4, #1
 8008874:	2b03      	cmp	r3, #3
 8008876:	d863      	bhi.n	8008940 <_dtoa_r+0x298>
 8008878:	e8df f003 	tbb	[pc, r3]
 800887c:	2b375452 	.word	0x2b375452
 8008880:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008884:	441e      	add	r6, r3
 8008886:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800888a:	2b20      	cmp	r3, #32
 800888c:	bfc1      	itttt	gt
 800888e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008892:	409f      	lslgt	r7, r3
 8008894:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008898:	fa24 f303 	lsrgt.w	r3, r4, r3
 800889c:	bfd6      	itet	le
 800889e:	f1c3 0320 	rsble	r3, r3, #32
 80088a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80088a6:	fa04 f003 	lslle.w	r0, r4, r3
 80088aa:	f7f7 fe2b 	bl	8000504 <__aeabi_ui2d>
 80088ae:	2201      	movs	r2, #1
 80088b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80088b4:	3e01      	subs	r6, #1
 80088b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80088b8:	e776      	b.n	80087a8 <_dtoa_r+0x100>
 80088ba:	2301      	movs	r3, #1
 80088bc:	e7b7      	b.n	800882e <_dtoa_r+0x186>
 80088be:	9010      	str	r0, [sp, #64]	@ 0x40
 80088c0:	e7b6      	b.n	8008830 <_dtoa_r+0x188>
 80088c2:	9b00      	ldr	r3, [sp, #0]
 80088c4:	1bdb      	subs	r3, r3, r7
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	427b      	negs	r3, r7
 80088ca:	9308      	str	r3, [sp, #32]
 80088cc:	2300      	movs	r3, #0
 80088ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80088d0:	e7c3      	b.n	800885a <_dtoa_r+0x1b2>
 80088d2:	2301      	movs	r3, #1
 80088d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80088d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088d8:	eb07 0b03 	add.w	fp, r7, r3
 80088dc:	f10b 0301 	add.w	r3, fp, #1
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	9303      	str	r3, [sp, #12]
 80088e4:	bfb8      	it	lt
 80088e6:	2301      	movlt	r3, #1
 80088e8:	e006      	b.n	80088f8 <_dtoa_r+0x250>
 80088ea:	2301      	movs	r3, #1
 80088ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	dd28      	ble.n	8008946 <_dtoa_r+0x29e>
 80088f4:	469b      	mov	fp, r3
 80088f6:	9303      	str	r3, [sp, #12]
 80088f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80088fc:	2100      	movs	r1, #0
 80088fe:	2204      	movs	r2, #4
 8008900:	f102 0514 	add.w	r5, r2, #20
 8008904:	429d      	cmp	r5, r3
 8008906:	d926      	bls.n	8008956 <_dtoa_r+0x2ae>
 8008908:	6041      	str	r1, [r0, #4]
 800890a:	4648      	mov	r0, r9
 800890c:	f000 fd9c 	bl	8009448 <_Balloc>
 8008910:	4682      	mov	sl, r0
 8008912:	2800      	cmp	r0, #0
 8008914:	d142      	bne.n	800899c <_dtoa_r+0x2f4>
 8008916:	4b1e      	ldr	r3, [pc, #120]	@ (8008990 <_dtoa_r+0x2e8>)
 8008918:	4602      	mov	r2, r0
 800891a:	f240 11af 	movw	r1, #431	@ 0x1af
 800891e:	e6da      	b.n	80086d6 <_dtoa_r+0x2e>
 8008920:	2300      	movs	r3, #0
 8008922:	e7e3      	b.n	80088ec <_dtoa_r+0x244>
 8008924:	2300      	movs	r3, #0
 8008926:	e7d5      	b.n	80088d4 <_dtoa_r+0x22c>
 8008928:	2401      	movs	r4, #1
 800892a:	2300      	movs	r3, #0
 800892c:	9307      	str	r3, [sp, #28]
 800892e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008930:	f04f 3bff 	mov.w	fp, #4294967295
 8008934:	2200      	movs	r2, #0
 8008936:	f8cd b00c 	str.w	fp, [sp, #12]
 800893a:	2312      	movs	r3, #18
 800893c:	920c      	str	r2, [sp, #48]	@ 0x30
 800893e:	e7db      	b.n	80088f8 <_dtoa_r+0x250>
 8008940:	2301      	movs	r3, #1
 8008942:	9309      	str	r3, [sp, #36]	@ 0x24
 8008944:	e7f4      	b.n	8008930 <_dtoa_r+0x288>
 8008946:	f04f 0b01 	mov.w	fp, #1
 800894a:	f8cd b00c 	str.w	fp, [sp, #12]
 800894e:	465b      	mov	r3, fp
 8008950:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008954:	e7d0      	b.n	80088f8 <_dtoa_r+0x250>
 8008956:	3101      	adds	r1, #1
 8008958:	0052      	lsls	r2, r2, #1
 800895a:	e7d1      	b.n	8008900 <_dtoa_r+0x258>
 800895c:	f3af 8000 	nop.w
 8008960:	636f4361 	.word	0x636f4361
 8008964:	3fd287a7 	.word	0x3fd287a7
 8008968:	8b60c8b3 	.word	0x8b60c8b3
 800896c:	3fc68a28 	.word	0x3fc68a28
 8008970:	509f79fb 	.word	0x509f79fb
 8008974:	3fd34413 	.word	0x3fd34413
 8008978:	0800a45d 	.word	0x0800a45d
 800897c:	0800a474 	.word	0x0800a474
 8008980:	7ff00000 	.word	0x7ff00000
 8008984:	0800a42d 	.word	0x0800a42d
 8008988:	3ff80000 	.word	0x3ff80000
 800898c:	0800a5c8 	.word	0x0800a5c8
 8008990:	0800a4cc 	.word	0x0800a4cc
 8008994:	0800a459 	.word	0x0800a459
 8008998:	0800a42c 	.word	0x0800a42c
 800899c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089a0:	6018      	str	r0, [r3, #0]
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	2b0e      	cmp	r3, #14
 80089a6:	f200 80a1 	bhi.w	8008aec <_dtoa_r+0x444>
 80089aa:	2c00      	cmp	r4, #0
 80089ac:	f000 809e 	beq.w	8008aec <_dtoa_r+0x444>
 80089b0:	2f00      	cmp	r7, #0
 80089b2:	dd33      	ble.n	8008a1c <_dtoa_r+0x374>
 80089b4:	4b9c      	ldr	r3, [pc, #624]	@ (8008c28 <_dtoa_r+0x580>)
 80089b6:	f007 020f 	and.w	r2, r7, #15
 80089ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089be:	ed93 7b00 	vldr	d7, [r3]
 80089c2:	05f8      	lsls	r0, r7, #23
 80089c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80089c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80089cc:	d516      	bpl.n	80089fc <_dtoa_r+0x354>
 80089ce:	4b97      	ldr	r3, [pc, #604]	@ (8008c2c <_dtoa_r+0x584>)
 80089d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80089d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089d8:	f7f7 ff38 	bl	800084c <__aeabi_ddiv>
 80089dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089e0:	f004 040f 	and.w	r4, r4, #15
 80089e4:	2603      	movs	r6, #3
 80089e6:	4d91      	ldr	r5, [pc, #580]	@ (8008c2c <_dtoa_r+0x584>)
 80089e8:	b954      	cbnz	r4, 8008a00 <_dtoa_r+0x358>
 80089ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80089ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089f2:	f7f7 ff2b 	bl	800084c <__aeabi_ddiv>
 80089f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089fa:	e028      	b.n	8008a4e <_dtoa_r+0x3a6>
 80089fc:	2602      	movs	r6, #2
 80089fe:	e7f2      	b.n	80089e6 <_dtoa_r+0x33e>
 8008a00:	07e1      	lsls	r1, r4, #31
 8008a02:	d508      	bpl.n	8008a16 <_dtoa_r+0x36e>
 8008a04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a0c:	f7f7 fdf4 	bl	80005f8 <__aeabi_dmul>
 8008a10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a14:	3601      	adds	r6, #1
 8008a16:	1064      	asrs	r4, r4, #1
 8008a18:	3508      	adds	r5, #8
 8008a1a:	e7e5      	b.n	80089e8 <_dtoa_r+0x340>
 8008a1c:	f000 80af 	beq.w	8008b7e <_dtoa_r+0x4d6>
 8008a20:	427c      	negs	r4, r7
 8008a22:	4b81      	ldr	r3, [pc, #516]	@ (8008c28 <_dtoa_r+0x580>)
 8008a24:	4d81      	ldr	r5, [pc, #516]	@ (8008c2c <_dtoa_r+0x584>)
 8008a26:	f004 020f 	and.w	r2, r4, #15
 8008a2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a36:	f7f7 fddf 	bl	80005f8 <__aeabi_dmul>
 8008a3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a3e:	1124      	asrs	r4, r4, #4
 8008a40:	2300      	movs	r3, #0
 8008a42:	2602      	movs	r6, #2
 8008a44:	2c00      	cmp	r4, #0
 8008a46:	f040 808f 	bne.w	8008b68 <_dtoa_r+0x4c0>
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1d3      	bne.n	80089f6 <_dtoa_r+0x34e>
 8008a4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a50:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f000 8094 	beq.w	8008b82 <_dtoa_r+0x4da>
 8008a5a:	4b75      	ldr	r3, [pc, #468]	@ (8008c30 <_dtoa_r+0x588>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	4620      	mov	r0, r4
 8008a60:	4629      	mov	r1, r5
 8008a62:	f7f8 f83b 	bl	8000adc <__aeabi_dcmplt>
 8008a66:	2800      	cmp	r0, #0
 8008a68:	f000 808b 	beq.w	8008b82 <_dtoa_r+0x4da>
 8008a6c:	9b03      	ldr	r3, [sp, #12]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f000 8087 	beq.w	8008b82 <_dtoa_r+0x4da>
 8008a74:	f1bb 0f00 	cmp.w	fp, #0
 8008a78:	dd34      	ble.n	8008ae4 <_dtoa_r+0x43c>
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	4b6d      	ldr	r3, [pc, #436]	@ (8008c34 <_dtoa_r+0x58c>)
 8008a7e:	2200      	movs	r2, #0
 8008a80:	4629      	mov	r1, r5
 8008a82:	f7f7 fdb9 	bl	80005f8 <__aeabi_dmul>
 8008a86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a8a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008a8e:	3601      	adds	r6, #1
 8008a90:	465c      	mov	r4, fp
 8008a92:	4630      	mov	r0, r6
 8008a94:	f7f7 fd46 	bl	8000524 <__aeabi_i2d>
 8008a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a9c:	f7f7 fdac 	bl	80005f8 <__aeabi_dmul>
 8008aa0:	4b65      	ldr	r3, [pc, #404]	@ (8008c38 <_dtoa_r+0x590>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f7f7 fbf2 	bl	800028c <__adddf3>
 8008aa8:	4605      	mov	r5, r0
 8008aaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008aae:	2c00      	cmp	r4, #0
 8008ab0:	d16a      	bne.n	8008b88 <_dtoa_r+0x4e0>
 8008ab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ab6:	4b61      	ldr	r3, [pc, #388]	@ (8008c3c <_dtoa_r+0x594>)
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f7f7 fbe5 	bl	8000288 <__aeabi_dsub>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ac6:	462a      	mov	r2, r5
 8008ac8:	4633      	mov	r3, r6
 8008aca:	f7f8 f825 	bl	8000b18 <__aeabi_dcmpgt>
 8008ace:	2800      	cmp	r0, #0
 8008ad0:	f040 8298 	bne.w	8009004 <_dtoa_r+0x95c>
 8008ad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ad8:	462a      	mov	r2, r5
 8008ada:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008ade:	f7f7 fffd 	bl	8000adc <__aeabi_dcmplt>
 8008ae2:	bb38      	cbnz	r0, 8008b34 <_dtoa_r+0x48c>
 8008ae4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008ae8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008aec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	f2c0 8157 	blt.w	8008da2 <_dtoa_r+0x6fa>
 8008af4:	2f0e      	cmp	r7, #14
 8008af6:	f300 8154 	bgt.w	8008da2 <_dtoa_r+0x6fa>
 8008afa:	4b4b      	ldr	r3, [pc, #300]	@ (8008c28 <_dtoa_r+0x580>)
 8008afc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b00:	ed93 7b00 	vldr	d7, [r3]
 8008b04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	ed8d 7b00 	vstr	d7, [sp]
 8008b0c:	f280 80e5 	bge.w	8008cda <_dtoa_r+0x632>
 8008b10:	9b03      	ldr	r3, [sp, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f300 80e1 	bgt.w	8008cda <_dtoa_r+0x632>
 8008b18:	d10c      	bne.n	8008b34 <_dtoa_r+0x48c>
 8008b1a:	4b48      	ldr	r3, [pc, #288]	@ (8008c3c <_dtoa_r+0x594>)
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	ec51 0b17 	vmov	r0, r1, d7
 8008b22:	f7f7 fd69 	bl	80005f8 <__aeabi_dmul>
 8008b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b2a:	f7f7 ffeb 	bl	8000b04 <__aeabi_dcmpge>
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	f000 8266 	beq.w	8009000 <_dtoa_r+0x958>
 8008b34:	2400      	movs	r4, #0
 8008b36:	4625      	mov	r5, r4
 8008b38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b3a:	4656      	mov	r6, sl
 8008b3c:	ea6f 0803 	mvn.w	r8, r3
 8008b40:	2700      	movs	r7, #0
 8008b42:	4621      	mov	r1, r4
 8008b44:	4648      	mov	r0, r9
 8008b46:	f000 fcbf 	bl	80094c8 <_Bfree>
 8008b4a:	2d00      	cmp	r5, #0
 8008b4c:	f000 80bd 	beq.w	8008cca <_dtoa_r+0x622>
 8008b50:	b12f      	cbz	r7, 8008b5e <_dtoa_r+0x4b6>
 8008b52:	42af      	cmp	r7, r5
 8008b54:	d003      	beq.n	8008b5e <_dtoa_r+0x4b6>
 8008b56:	4639      	mov	r1, r7
 8008b58:	4648      	mov	r0, r9
 8008b5a:	f000 fcb5 	bl	80094c8 <_Bfree>
 8008b5e:	4629      	mov	r1, r5
 8008b60:	4648      	mov	r0, r9
 8008b62:	f000 fcb1 	bl	80094c8 <_Bfree>
 8008b66:	e0b0      	b.n	8008cca <_dtoa_r+0x622>
 8008b68:	07e2      	lsls	r2, r4, #31
 8008b6a:	d505      	bpl.n	8008b78 <_dtoa_r+0x4d0>
 8008b6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b70:	f7f7 fd42 	bl	80005f8 <__aeabi_dmul>
 8008b74:	3601      	adds	r6, #1
 8008b76:	2301      	movs	r3, #1
 8008b78:	1064      	asrs	r4, r4, #1
 8008b7a:	3508      	adds	r5, #8
 8008b7c:	e762      	b.n	8008a44 <_dtoa_r+0x39c>
 8008b7e:	2602      	movs	r6, #2
 8008b80:	e765      	b.n	8008a4e <_dtoa_r+0x3a6>
 8008b82:	9c03      	ldr	r4, [sp, #12]
 8008b84:	46b8      	mov	r8, r7
 8008b86:	e784      	b.n	8008a92 <_dtoa_r+0x3ea>
 8008b88:	4b27      	ldr	r3, [pc, #156]	@ (8008c28 <_dtoa_r+0x580>)
 8008b8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b94:	4454      	add	r4, sl
 8008b96:	2900      	cmp	r1, #0
 8008b98:	d054      	beq.n	8008c44 <_dtoa_r+0x59c>
 8008b9a:	4929      	ldr	r1, [pc, #164]	@ (8008c40 <_dtoa_r+0x598>)
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	f7f7 fe55 	bl	800084c <__aeabi_ddiv>
 8008ba2:	4633      	mov	r3, r6
 8008ba4:	462a      	mov	r2, r5
 8008ba6:	f7f7 fb6f 	bl	8000288 <__aeabi_dsub>
 8008baa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008bae:	4656      	mov	r6, sl
 8008bb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bb4:	f7f7 ffd0 	bl	8000b58 <__aeabi_d2iz>
 8008bb8:	4605      	mov	r5, r0
 8008bba:	f7f7 fcb3 	bl	8000524 <__aeabi_i2d>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bc6:	f7f7 fb5f 	bl	8000288 <__aeabi_dsub>
 8008bca:	3530      	adds	r5, #48	@ 0x30
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008bd4:	f806 5b01 	strb.w	r5, [r6], #1
 8008bd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008bdc:	f7f7 ff7e 	bl	8000adc <__aeabi_dcmplt>
 8008be0:	2800      	cmp	r0, #0
 8008be2:	d172      	bne.n	8008cca <_dtoa_r+0x622>
 8008be4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008be8:	4911      	ldr	r1, [pc, #68]	@ (8008c30 <_dtoa_r+0x588>)
 8008bea:	2000      	movs	r0, #0
 8008bec:	f7f7 fb4c 	bl	8000288 <__aeabi_dsub>
 8008bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008bf4:	f7f7 ff72 	bl	8000adc <__aeabi_dcmplt>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	f040 80b4 	bne.w	8008d66 <_dtoa_r+0x6be>
 8008bfe:	42a6      	cmp	r6, r4
 8008c00:	f43f af70 	beq.w	8008ae4 <_dtoa_r+0x43c>
 8008c04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c08:	4b0a      	ldr	r3, [pc, #40]	@ (8008c34 <_dtoa_r+0x58c>)
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f7f7 fcf4 	bl	80005f8 <__aeabi_dmul>
 8008c10:	4b08      	ldr	r3, [pc, #32]	@ (8008c34 <_dtoa_r+0x58c>)
 8008c12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c16:	2200      	movs	r2, #0
 8008c18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c1c:	f7f7 fcec 	bl	80005f8 <__aeabi_dmul>
 8008c20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c24:	e7c4      	b.n	8008bb0 <_dtoa_r+0x508>
 8008c26:	bf00      	nop
 8008c28:	0800a5c8 	.word	0x0800a5c8
 8008c2c:	0800a5a0 	.word	0x0800a5a0
 8008c30:	3ff00000 	.word	0x3ff00000
 8008c34:	40240000 	.word	0x40240000
 8008c38:	401c0000 	.word	0x401c0000
 8008c3c:	40140000 	.word	0x40140000
 8008c40:	3fe00000 	.word	0x3fe00000
 8008c44:	4631      	mov	r1, r6
 8008c46:	4628      	mov	r0, r5
 8008c48:	f7f7 fcd6 	bl	80005f8 <__aeabi_dmul>
 8008c4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008c52:	4656      	mov	r6, sl
 8008c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c58:	f7f7 ff7e 	bl	8000b58 <__aeabi_d2iz>
 8008c5c:	4605      	mov	r5, r0
 8008c5e:	f7f7 fc61 	bl	8000524 <__aeabi_i2d>
 8008c62:	4602      	mov	r2, r0
 8008c64:	460b      	mov	r3, r1
 8008c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c6a:	f7f7 fb0d 	bl	8000288 <__aeabi_dsub>
 8008c6e:	3530      	adds	r5, #48	@ 0x30
 8008c70:	f806 5b01 	strb.w	r5, [r6], #1
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	42a6      	cmp	r6, r4
 8008c7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c7e:	f04f 0200 	mov.w	r2, #0
 8008c82:	d124      	bne.n	8008cce <_dtoa_r+0x626>
 8008c84:	4baf      	ldr	r3, [pc, #700]	@ (8008f44 <_dtoa_r+0x89c>)
 8008c86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c8a:	f7f7 faff 	bl	800028c <__adddf3>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	460b      	mov	r3, r1
 8008c92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c96:	f7f7 ff3f 	bl	8000b18 <__aeabi_dcmpgt>
 8008c9a:	2800      	cmp	r0, #0
 8008c9c:	d163      	bne.n	8008d66 <_dtoa_r+0x6be>
 8008c9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ca2:	49a8      	ldr	r1, [pc, #672]	@ (8008f44 <_dtoa_r+0x89c>)
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	f7f7 faef 	bl	8000288 <__aeabi_dsub>
 8008caa:	4602      	mov	r2, r0
 8008cac:	460b      	mov	r3, r1
 8008cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cb2:	f7f7 ff13 	bl	8000adc <__aeabi_dcmplt>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	f43f af14 	beq.w	8008ae4 <_dtoa_r+0x43c>
 8008cbc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008cbe:	1e73      	subs	r3, r6, #1
 8008cc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008cc2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008cc6:	2b30      	cmp	r3, #48	@ 0x30
 8008cc8:	d0f8      	beq.n	8008cbc <_dtoa_r+0x614>
 8008cca:	4647      	mov	r7, r8
 8008ccc:	e03b      	b.n	8008d46 <_dtoa_r+0x69e>
 8008cce:	4b9e      	ldr	r3, [pc, #632]	@ (8008f48 <_dtoa_r+0x8a0>)
 8008cd0:	f7f7 fc92 	bl	80005f8 <__aeabi_dmul>
 8008cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cd8:	e7bc      	b.n	8008c54 <_dtoa_r+0x5ac>
 8008cda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008cde:	4656      	mov	r6, sl
 8008ce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	4629      	mov	r1, r5
 8008ce8:	f7f7 fdb0 	bl	800084c <__aeabi_ddiv>
 8008cec:	f7f7 ff34 	bl	8000b58 <__aeabi_d2iz>
 8008cf0:	4680      	mov	r8, r0
 8008cf2:	f7f7 fc17 	bl	8000524 <__aeabi_i2d>
 8008cf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cfa:	f7f7 fc7d 	bl	80005f8 <__aeabi_dmul>
 8008cfe:	4602      	mov	r2, r0
 8008d00:	460b      	mov	r3, r1
 8008d02:	4620      	mov	r0, r4
 8008d04:	4629      	mov	r1, r5
 8008d06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d0a:	f7f7 fabd 	bl	8000288 <__aeabi_dsub>
 8008d0e:	f806 4b01 	strb.w	r4, [r6], #1
 8008d12:	9d03      	ldr	r5, [sp, #12]
 8008d14:	eba6 040a 	sub.w	r4, r6, sl
 8008d18:	42a5      	cmp	r5, r4
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	d133      	bne.n	8008d88 <_dtoa_r+0x6e0>
 8008d20:	f7f7 fab4 	bl	800028c <__adddf3>
 8008d24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d28:	4604      	mov	r4, r0
 8008d2a:	460d      	mov	r5, r1
 8008d2c:	f7f7 fef4 	bl	8000b18 <__aeabi_dcmpgt>
 8008d30:	b9c0      	cbnz	r0, 8008d64 <_dtoa_r+0x6bc>
 8008d32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d36:	4620      	mov	r0, r4
 8008d38:	4629      	mov	r1, r5
 8008d3a:	f7f7 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d3e:	b110      	cbz	r0, 8008d46 <_dtoa_r+0x69e>
 8008d40:	f018 0f01 	tst.w	r8, #1
 8008d44:	d10e      	bne.n	8008d64 <_dtoa_r+0x6bc>
 8008d46:	9902      	ldr	r1, [sp, #8]
 8008d48:	4648      	mov	r0, r9
 8008d4a:	f000 fbbd 	bl	80094c8 <_Bfree>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	7033      	strb	r3, [r6, #0]
 8008d52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d54:	3701      	adds	r7, #1
 8008d56:	601f      	str	r7, [r3, #0]
 8008d58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 824b 	beq.w	80091f6 <_dtoa_r+0xb4e>
 8008d60:	601e      	str	r6, [r3, #0]
 8008d62:	e248      	b.n	80091f6 <_dtoa_r+0xb4e>
 8008d64:	46b8      	mov	r8, r7
 8008d66:	4633      	mov	r3, r6
 8008d68:	461e      	mov	r6, r3
 8008d6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d6e:	2a39      	cmp	r2, #57	@ 0x39
 8008d70:	d106      	bne.n	8008d80 <_dtoa_r+0x6d8>
 8008d72:	459a      	cmp	sl, r3
 8008d74:	d1f8      	bne.n	8008d68 <_dtoa_r+0x6c0>
 8008d76:	2230      	movs	r2, #48	@ 0x30
 8008d78:	f108 0801 	add.w	r8, r8, #1
 8008d7c:	f88a 2000 	strb.w	r2, [sl]
 8008d80:	781a      	ldrb	r2, [r3, #0]
 8008d82:	3201      	adds	r2, #1
 8008d84:	701a      	strb	r2, [r3, #0]
 8008d86:	e7a0      	b.n	8008cca <_dtoa_r+0x622>
 8008d88:	4b6f      	ldr	r3, [pc, #444]	@ (8008f48 <_dtoa_r+0x8a0>)
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f7f7 fc34 	bl	80005f8 <__aeabi_dmul>
 8008d90:	2200      	movs	r2, #0
 8008d92:	2300      	movs	r3, #0
 8008d94:	4604      	mov	r4, r0
 8008d96:	460d      	mov	r5, r1
 8008d98:	f7f7 fe96 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d9c:	2800      	cmp	r0, #0
 8008d9e:	d09f      	beq.n	8008ce0 <_dtoa_r+0x638>
 8008da0:	e7d1      	b.n	8008d46 <_dtoa_r+0x69e>
 8008da2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	f000 80ea 	beq.w	8008f7e <_dtoa_r+0x8d6>
 8008daa:	9a07      	ldr	r2, [sp, #28]
 8008dac:	2a01      	cmp	r2, #1
 8008dae:	f300 80cd 	bgt.w	8008f4c <_dtoa_r+0x8a4>
 8008db2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008db4:	2a00      	cmp	r2, #0
 8008db6:	f000 80c1 	beq.w	8008f3c <_dtoa_r+0x894>
 8008dba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008dbe:	9c08      	ldr	r4, [sp, #32]
 8008dc0:	9e00      	ldr	r6, [sp, #0]
 8008dc2:	9a00      	ldr	r2, [sp, #0]
 8008dc4:	441a      	add	r2, r3
 8008dc6:	9200      	str	r2, [sp, #0]
 8008dc8:	9a06      	ldr	r2, [sp, #24]
 8008dca:	2101      	movs	r1, #1
 8008dcc:	441a      	add	r2, r3
 8008dce:	4648      	mov	r0, r9
 8008dd0:	9206      	str	r2, [sp, #24]
 8008dd2:	f000 fc2d 	bl	8009630 <__i2b>
 8008dd6:	4605      	mov	r5, r0
 8008dd8:	b166      	cbz	r6, 8008df4 <_dtoa_r+0x74c>
 8008dda:	9b06      	ldr	r3, [sp, #24]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	dd09      	ble.n	8008df4 <_dtoa_r+0x74c>
 8008de0:	42b3      	cmp	r3, r6
 8008de2:	9a00      	ldr	r2, [sp, #0]
 8008de4:	bfa8      	it	ge
 8008de6:	4633      	movge	r3, r6
 8008de8:	1ad2      	subs	r2, r2, r3
 8008dea:	9200      	str	r2, [sp, #0]
 8008dec:	9a06      	ldr	r2, [sp, #24]
 8008dee:	1af6      	subs	r6, r6, r3
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	9306      	str	r3, [sp, #24]
 8008df4:	9b08      	ldr	r3, [sp, #32]
 8008df6:	b30b      	cbz	r3, 8008e3c <_dtoa_r+0x794>
 8008df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f000 80c6 	beq.w	8008f8c <_dtoa_r+0x8e4>
 8008e00:	2c00      	cmp	r4, #0
 8008e02:	f000 80c0 	beq.w	8008f86 <_dtoa_r+0x8de>
 8008e06:	4629      	mov	r1, r5
 8008e08:	4622      	mov	r2, r4
 8008e0a:	4648      	mov	r0, r9
 8008e0c:	f000 fcc8 	bl	80097a0 <__pow5mult>
 8008e10:	9a02      	ldr	r2, [sp, #8]
 8008e12:	4601      	mov	r1, r0
 8008e14:	4605      	mov	r5, r0
 8008e16:	4648      	mov	r0, r9
 8008e18:	f000 fc20 	bl	800965c <__multiply>
 8008e1c:	9902      	ldr	r1, [sp, #8]
 8008e1e:	4680      	mov	r8, r0
 8008e20:	4648      	mov	r0, r9
 8008e22:	f000 fb51 	bl	80094c8 <_Bfree>
 8008e26:	9b08      	ldr	r3, [sp, #32]
 8008e28:	1b1b      	subs	r3, r3, r4
 8008e2a:	9308      	str	r3, [sp, #32]
 8008e2c:	f000 80b1 	beq.w	8008f92 <_dtoa_r+0x8ea>
 8008e30:	9a08      	ldr	r2, [sp, #32]
 8008e32:	4641      	mov	r1, r8
 8008e34:	4648      	mov	r0, r9
 8008e36:	f000 fcb3 	bl	80097a0 <__pow5mult>
 8008e3a:	9002      	str	r0, [sp, #8]
 8008e3c:	2101      	movs	r1, #1
 8008e3e:	4648      	mov	r0, r9
 8008e40:	f000 fbf6 	bl	8009630 <__i2b>
 8008e44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e46:	4604      	mov	r4, r0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	f000 81d8 	beq.w	80091fe <_dtoa_r+0xb56>
 8008e4e:	461a      	mov	r2, r3
 8008e50:	4601      	mov	r1, r0
 8008e52:	4648      	mov	r0, r9
 8008e54:	f000 fca4 	bl	80097a0 <__pow5mult>
 8008e58:	9b07      	ldr	r3, [sp, #28]
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	4604      	mov	r4, r0
 8008e5e:	f300 809f 	bgt.w	8008fa0 <_dtoa_r+0x8f8>
 8008e62:	9b04      	ldr	r3, [sp, #16]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f040 8097 	bne.w	8008f98 <_dtoa_r+0x8f0>
 8008e6a:	9b05      	ldr	r3, [sp, #20]
 8008e6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f040 8093 	bne.w	8008f9c <_dtoa_r+0x8f4>
 8008e76:	9b05      	ldr	r3, [sp, #20]
 8008e78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e7c:	0d1b      	lsrs	r3, r3, #20
 8008e7e:	051b      	lsls	r3, r3, #20
 8008e80:	b133      	cbz	r3, 8008e90 <_dtoa_r+0x7e8>
 8008e82:	9b00      	ldr	r3, [sp, #0]
 8008e84:	3301      	adds	r3, #1
 8008e86:	9300      	str	r3, [sp, #0]
 8008e88:	9b06      	ldr	r3, [sp, #24]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	9306      	str	r3, [sp, #24]
 8008e8e:	2301      	movs	r3, #1
 8008e90:	9308      	str	r3, [sp, #32]
 8008e92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 81b8 	beq.w	800920a <_dtoa_r+0xb62>
 8008e9a:	6923      	ldr	r3, [r4, #16]
 8008e9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ea0:	6918      	ldr	r0, [r3, #16]
 8008ea2:	f000 fb79 	bl	8009598 <__hi0bits>
 8008ea6:	f1c0 0020 	rsb	r0, r0, #32
 8008eaa:	9b06      	ldr	r3, [sp, #24]
 8008eac:	4418      	add	r0, r3
 8008eae:	f010 001f 	ands.w	r0, r0, #31
 8008eb2:	f000 8082 	beq.w	8008fba <_dtoa_r+0x912>
 8008eb6:	f1c0 0320 	rsb	r3, r0, #32
 8008eba:	2b04      	cmp	r3, #4
 8008ebc:	dd73      	ble.n	8008fa6 <_dtoa_r+0x8fe>
 8008ebe:	9b00      	ldr	r3, [sp, #0]
 8008ec0:	f1c0 001c 	rsb	r0, r0, #28
 8008ec4:	4403      	add	r3, r0
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	9b06      	ldr	r3, [sp, #24]
 8008eca:	4403      	add	r3, r0
 8008ecc:	4406      	add	r6, r0
 8008ece:	9306      	str	r3, [sp, #24]
 8008ed0:	9b00      	ldr	r3, [sp, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	dd05      	ble.n	8008ee2 <_dtoa_r+0x83a>
 8008ed6:	9902      	ldr	r1, [sp, #8]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	4648      	mov	r0, r9
 8008edc:	f000 fcba 	bl	8009854 <__lshift>
 8008ee0:	9002      	str	r0, [sp, #8]
 8008ee2:	9b06      	ldr	r3, [sp, #24]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	dd05      	ble.n	8008ef4 <_dtoa_r+0x84c>
 8008ee8:	4621      	mov	r1, r4
 8008eea:	461a      	mov	r2, r3
 8008eec:	4648      	mov	r0, r9
 8008eee:	f000 fcb1 	bl	8009854 <__lshift>
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d061      	beq.n	8008fbe <_dtoa_r+0x916>
 8008efa:	9802      	ldr	r0, [sp, #8]
 8008efc:	4621      	mov	r1, r4
 8008efe:	f000 fd15 	bl	800992c <__mcmp>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	da5b      	bge.n	8008fbe <_dtoa_r+0x916>
 8008f06:	2300      	movs	r3, #0
 8008f08:	9902      	ldr	r1, [sp, #8]
 8008f0a:	220a      	movs	r2, #10
 8008f0c:	4648      	mov	r0, r9
 8008f0e:	f000 fafd 	bl	800950c <__multadd>
 8008f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f14:	9002      	str	r0, [sp, #8]
 8008f16:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f000 8177 	beq.w	800920e <_dtoa_r+0xb66>
 8008f20:	4629      	mov	r1, r5
 8008f22:	2300      	movs	r3, #0
 8008f24:	220a      	movs	r2, #10
 8008f26:	4648      	mov	r0, r9
 8008f28:	f000 faf0 	bl	800950c <__multadd>
 8008f2c:	f1bb 0f00 	cmp.w	fp, #0
 8008f30:	4605      	mov	r5, r0
 8008f32:	dc6f      	bgt.n	8009014 <_dtoa_r+0x96c>
 8008f34:	9b07      	ldr	r3, [sp, #28]
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	dc49      	bgt.n	8008fce <_dtoa_r+0x926>
 8008f3a:	e06b      	b.n	8009014 <_dtoa_r+0x96c>
 8008f3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008f42:	e73c      	b.n	8008dbe <_dtoa_r+0x716>
 8008f44:	3fe00000 	.word	0x3fe00000
 8008f48:	40240000 	.word	0x40240000
 8008f4c:	9b03      	ldr	r3, [sp, #12]
 8008f4e:	1e5c      	subs	r4, r3, #1
 8008f50:	9b08      	ldr	r3, [sp, #32]
 8008f52:	42a3      	cmp	r3, r4
 8008f54:	db09      	blt.n	8008f6a <_dtoa_r+0x8c2>
 8008f56:	1b1c      	subs	r4, r3, r4
 8008f58:	9b03      	ldr	r3, [sp, #12]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	f6bf af30 	bge.w	8008dc0 <_dtoa_r+0x718>
 8008f60:	9b00      	ldr	r3, [sp, #0]
 8008f62:	9a03      	ldr	r2, [sp, #12]
 8008f64:	1a9e      	subs	r6, r3, r2
 8008f66:	2300      	movs	r3, #0
 8008f68:	e72b      	b.n	8008dc2 <_dtoa_r+0x71a>
 8008f6a:	9b08      	ldr	r3, [sp, #32]
 8008f6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f6e:	9408      	str	r4, [sp, #32]
 8008f70:	1ae3      	subs	r3, r4, r3
 8008f72:	441a      	add	r2, r3
 8008f74:	9e00      	ldr	r6, [sp, #0]
 8008f76:	9b03      	ldr	r3, [sp, #12]
 8008f78:	920d      	str	r2, [sp, #52]	@ 0x34
 8008f7a:	2400      	movs	r4, #0
 8008f7c:	e721      	b.n	8008dc2 <_dtoa_r+0x71a>
 8008f7e:	9c08      	ldr	r4, [sp, #32]
 8008f80:	9e00      	ldr	r6, [sp, #0]
 8008f82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008f84:	e728      	b.n	8008dd8 <_dtoa_r+0x730>
 8008f86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008f8a:	e751      	b.n	8008e30 <_dtoa_r+0x788>
 8008f8c:	9a08      	ldr	r2, [sp, #32]
 8008f8e:	9902      	ldr	r1, [sp, #8]
 8008f90:	e750      	b.n	8008e34 <_dtoa_r+0x78c>
 8008f92:	f8cd 8008 	str.w	r8, [sp, #8]
 8008f96:	e751      	b.n	8008e3c <_dtoa_r+0x794>
 8008f98:	2300      	movs	r3, #0
 8008f9a:	e779      	b.n	8008e90 <_dtoa_r+0x7e8>
 8008f9c:	9b04      	ldr	r3, [sp, #16]
 8008f9e:	e777      	b.n	8008e90 <_dtoa_r+0x7e8>
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	9308      	str	r3, [sp, #32]
 8008fa4:	e779      	b.n	8008e9a <_dtoa_r+0x7f2>
 8008fa6:	d093      	beq.n	8008ed0 <_dtoa_r+0x828>
 8008fa8:	9a00      	ldr	r2, [sp, #0]
 8008faa:	331c      	adds	r3, #28
 8008fac:	441a      	add	r2, r3
 8008fae:	9200      	str	r2, [sp, #0]
 8008fb0:	9a06      	ldr	r2, [sp, #24]
 8008fb2:	441a      	add	r2, r3
 8008fb4:	441e      	add	r6, r3
 8008fb6:	9206      	str	r2, [sp, #24]
 8008fb8:	e78a      	b.n	8008ed0 <_dtoa_r+0x828>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	e7f4      	b.n	8008fa8 <_dtoa_r+0x900>
 8008fbe:	9b03      	ldr	r3, [sp, #12]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	46b8      	mov	r8, r7
 8008fc4:	dc20      	bgt.n	8009008 <_dtoa_r+0x960>
 8008fc6:	469b      	mov	fp, r3
 8008fc8:	9b07      	ldr	r3, [sp, #28]
 8008fca:	2b02      	cmp	r3, #2
 8008fcc:	dd1e      	ble.n	800900c <_dtoa_r+0x964>
 8008fce:	f1bb 0f00 	cmp.w	fp, #0
 8008fd2:	f47f adb1 	bne.w	8008b38 <_dtoa_r+0x490>
 8008fd6:	4621      	mov	r1, r4
 8008fd8:	465b      	mov	r3, fp
 8008fda:	2205      	movs	r2, #5
 8008fdc:	4648      	mov	r0, r9
 8008fde:	f000 fa95 	bl	800950c <__multadd>
 8008fe2:	4601      	mov	r1, r0
 8008fe4:	4604      	mov	r4, r0
 8008fe6:	9802      	ldr	r0, [sp, #8]
 8008fe8:	f000 fca0 	bl	800992c <__mcmp>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	f77f ada3 	ble.w	8008b38 <_dtoa_r+0x490>
 8008ff2:	4656      	mov	r6, sl
 8008ff4:	2331      	movs	r3, #49	@ 0x31
 8008ff6:	f806 3b01 	strb.w	r3, [r6], #1
 8008ffa:	f108 0801 	add.w	r8, r8, #1
 8008ffe:	e59f      	b.n	8008b40 <_dtoa_r+0x498>
 8009000:	9c03      	ldr	r4, [sp, #12]
 8009002:	46b8      	mov	r8, r7
 8009004:	4625      	mov	r5, r4
 8009006:	e7f4      	b.n	8008ff2 <_dtoa_r+0x94a>
 8009008:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800900c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800900e:	2b00      	cmp	r3, #0
 8009010:	f000 8101 	beq.w	8009216 <_dtoa_r+0xb6e>
 8009014:	2e00      	cmp	r6, #0
 8009016:	dd05      	ble.n	8009024 <_dtoa_r+0x97c>
 8009018:	4629      	mov	r1, r5
 800901a:	4632      	mov	r2, r6
 800901c:	4648      	mov	r0, r9
 800901e:	f000 fc19 	bl	8009854 <__lshift>
 8009022:	4605      	mov	r5, r0
 8009024:	9b08      	ldr	r3, [sp, #32]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d05c      	beq.n	80090e4 <_dtoa_r+0xa3c>
 800902a:	6869      	ldr	r1, [r5, #4]
 800902c:	4648      	mov	r0, r9
 800902e:	f000 fa0b 	bl	8009448 <_Balloc>
 8009032:	4606      	mov	r6, r0
 8009034:	b928      	cbnz	r0, 8009042 <_dtoa_r+0x99a>
 8009036:	4b82      	ldr	r3, [pc, #520]	@ (8009240 <_dtoa_r+0xb98>)
 8009038:	4602      	mov	r2, r0
 800903a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800903e:	f7ff bb4a 	b.w	80086d6 <_dtoa_r+0x2e>
 8009042:	692a      	ldr	r2, [r5, #16]
 8009044:	3202      	adds	r2, #2
 8009046:	0092      	lsls	r2, r2, #2
 8009048:	f105 010c 	add.w	r1, r5, #12
 800904c:	300c      	adds	r0, #12
 800904e:	f7ff fa92 	bl	8008576 <memcpy>
 8009052:	2201      	movs	r2, #1
 8009054:	4631      	mov	r1, r6
 8009056:	4648      	mov	r0, r9
 8009058:	f000 fbfc 	bl	8009854 <__lshift>
 800905c:	f10a 0301 	add.w	r3, sl, #1
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	eb0a 030b 	add.w	r3, sl, fp
 8009066:	9308      	str	r3, [sp, #32]
 8009068:	9b04      	ldr	r3, [sp, #16]
 800906a:	f003 0301 	and.w	r3, r3, #1
 800906e:	462f      	mov	r7, r5
 8009070:	9306      	str	r3, [sp, #24]
 8009072:	4605      	mov	r5, r0
 8009074:	9b00      	ldr	r3, [sp, #0]
 8009076:	9802      	ldr	r0, [sp, #8]
 8009078:	4621      	mov	r1, r4
 800907a:	f103 3bff 	add.w	fp, r3, #4294967295
 800907e:	f7ff fa88 	bl	8008592 <quorem>
 8009082:	4603      	mov	r3, r0
 8009084:	3330      	adds	r3, #48	@ 0x30
 8009086:	9003      	str	r0, [sp, #12]
 8009088:	4639      	mov	r1, r7
 800908a:	9802      	ldr	r0, [sp, #8]
 800908c:	9309      	str	r3, [sp, #36]	@ 0x24
 800908e:	f000 fc4d 	bl	800992c <__mcmp>
 8009092:	462a      	mov	r2, r5
 8009094:	9004      	str	r0, [sp, #16]
 8009096:	4621      	mov	r1, r4
 8009098:	4648      	mov	r0, r9
 800909a:	f000 fc63 	bl	8009964 <__mdiff>
 800909e:	68c2      	ldr	r2, [r0, #12]
 80090a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a2:	4606      	mov	r6, r0
 80090a4:	bb02      	cbnz	r2, 80090e8 <_dtoa_r+0xa40>
 80090a6:	4601      	mov	r1, r0
 80090a8:	9802      	ldr	r0, [sp, #8]
 80090aa:	f000 fc3f 	bl	800992c <__mcmp>
 80090ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090b0:	4602      	mov	r2, r0
 80090b2:	4631      	mov	r1, r6
 80090b4:	4648      	mov	r0, r9
 80090b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80090b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ba:	f000 fa05 	bl	80094c8 <_Bfree>
 80090be:	9b07      	ldr	r3, [sp, #28]
 80090c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80090c2:	9e00      	ldr	r6, [sp, #0]
 80090c4:	ea42 0103 	orr.w	r1, r2, r3
 80090c8:	9b06      	ldr	r3, [sp, #24]
 80090ca:	4319      	orrs	r1, r3
 80090cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ce:	d10d      	bne.n	80090ec <_dtoa_r+0xa44>
 80090d0:	2b39      	cmp	r3, #57	@ 0x39
 80090d2:	d027      	beq.n	8009124 <_dtoa_r+0xa7c>
 80090d4:	9a04      	ldr	r2, [sp, #16]
 80090d6:	2a00      	cmp	r2, #0
 80090d8:	dd01      	ble.n	80090de <_dtoa_r+0xa36>
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	3331      	adds	r3, #49	@ 0x31
 80090de:	f88b 3000 	strb.w	r3, [fp]
 80090e2:	e52e      	b.n	8008b42 <_dtoa_r+0x49a>
 80090e4:	4628      	mov	r0, r5
 80090e6:	e7b9      	b.n	800905c <_dtoa_r+0x9b4>
 80090e8:	2201      	movs	r2, #1
 80090ea:	e7e2      	b.n	80090b2 <_dtoa_r+0xa0a>
 80090ec:	9904      	ldr	r1, [sp, #16]
 80090ee:	2900      	cmp	r1, #0
 80090f0:	db04      	blt.n	80090fc <_dtoa_r+0xa54>
 80090f2:	9807      	ldr	r0, [sp, #28]
 80090f4:	4301      	orrs	r1, r0
 80090f6:	9806      	ldr	r0, [sp, #24]
 80090f8:	4301      	orrs	r1, r0
 80090fa:	d120      	bne.n	800913e <_dtoa_r+0xa96>
 80090fc:	2a00      	cmp	r2, #0
 80090fe:	ddee      	ble.n	80090de <_dtoa_r+0xa36>
 8009100:	9902      	ldr	r1, [sp, #8]
 8009102:	9300      	str	r3, [sp, #0]
 8009104:	2201      	movs	r2, #1
 8009106:	4648      	mov	r0, r9
 8009108:	f000 fba4 	bl	8009854 <__lshift>
 800910c:	4621      	mov	r1, r4
 800910e:	9002      	str	r0, [sp, #8]
 8009110:	f000 fc0c 	bl	800992c <__mcmp>
 8009114:	2800      	cmp	r0, #0
 8009116:	9b00      	ldr	r3, [sp, #0]
 8009118:	dc02      	bgt.n	8009120 <_dtoa_r+0xa78>
 800911a:	d1e0      	bne.n	80090de <_dtoa_r+0xa36>
 800911c:	07da      	lsls	r2, r3, #31
 800911e:	d5de      	bpl.n	80090de <_dtoa_r+0xa36>
 8009120:	2b39      	cmp	r3, #57	@ 0x39
 8009122:	d1da      	bne.n	80090da <_dtoa_r+0xa32>
 8009124:	2339      	movs	r3, #57	@ 0x39
 8009126:	f88b 3000 	strb.w	r3, [fp]
 800912a:	4633      	mov	r3, r6
 800912c:	461e      	mov	r6, r3
 800912e:	3b01      	subs	r3, #1
 8009130:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009134:	2a39      	cmp	r2, #57	@ 0x39
 8009136:	d04e      	beq.n	80091d6 <_dtoa_r+0xb2e>
 8009138:	3201      	adds	r2, #1
 800913a:	701a      	strb	r2, [r3, #0]
 800913c:	e501      	b.n	8008b42 <_dtoa_r+0x49a>
 800913e:	2a00      	cmp	r2, #0
 8009140:	dd03      	ble.n	800914a <_dtoa_r+0xaa2>
 8009142:	2b39      	cmp	r3, #57	@ 0x39
 8009144:	d0ee      	beq.n	8009124 <_dtoa_r+0xa7c>
 8009146:	3301      	adds	r3, #1
 8009148:	e7c9      	b.n	80090de <_dtoa_r+0xa36>
 800914a:	9a00      	ldr	r2, [sp, #0]
 800914c:	9908      	ldr	r1, [sp, #32]
 800914e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009152:	428a      	cmp	r2, r1
 8009154:	d028      	beq.n	80091a8 <_dtoa_r+0xb00>
 8009156:	9902      	ldr	r1, [sp, #8]
 8009158:	2300      	movs	r3, #0
 800915a:	220a      	movs	r2, #10
 800915c:	4648      	mov	r0, r9
 800915e:	f000 f9d5 	bl	800950c <__multadd>
 8009162:	42af      	cmp	r7, r5
 8009164:	9002      	str	r0, [sp, #8]
 8009166:	f04f 0300 	mov.w	r3, #0
 800916a:	f04f 020a 	mov.w	r2, #10
 800916e:	4639      	mov	r1, r7
 8009170:	4648      	mov	r0, r9
 8009172:	d107      	bne.n	8009184 <_dtoa_r+0xadc>
 8009174:	f000 f9ca 	bl	800950c <__multadd>
 8009178:	4607      	mov	r7, r0
 800917a:	4605      	mov	r5, r0
 800917c:	9b00      	ldr	r3, [sp, #0]
 800917e:	3301      	adds	r3, #1
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	e777      	b.n	8009074 <_dtoa_r+0x9cc>
 8009184:	f000 f9c2 	bl	800950c <__multadd>
 8009188:	4629      	mov	r1, r5
 800918a:	4607      	mov	r7, r0
 800918c:	2300      	movs	r3, #0
 800918e:	220a      	movs	r2, #10
 8009190:	4648      	mov	r0, r9
 8009192:	f000 f9bb 	bl	800950c <__multadd>
 8009196:	4605      	mov	r5, r0
 8009198:	e7f0      	b.n	800917c <_dtoa_r+0xad4>
 800919a:	f1bb 0f00 	cmp.w	fp, #0
 800919e:	bfcc      	ite	gt
 80091a0:	465e      	movgt	r6, fp
 80091a2:	2601      	movle	r6, #1
 80091a4:	4456      	add	r6, sl
 80091a6:	2700      	movs	r7, #0
 80091a8:	9902      	ldr	r1, [sp, #8]
 80091aa:	9300      	str	r3, [sp, #0]
 80091ac:	2201      	movs	r2, #1
 80091ae:	4648      	mov	r0, r9
 80091b0:	f000 fb50 	bl	8009854 <__lshift>
 80091b4:	4621      	mov	r1, r4
 80091b6:	9002      	str	r0, [sp, #8]
 80091b8:	f000 fbb8 	bl	800992c <__mcmp>
 80091bc:	2800      	cmp	r0, #0
 80091be:	dcb4      	bgt.n	800912a <_dtoa_r+0xa82>
 80091c0:	d102      	bne.n	80091c8 <_dtoa_r+0xb20>
 80091c2:	9b00      	ldr	r3, [sp, #0]
 80091c4:	07db      	lsls	r3, r3, #31
 80091c6:	d4b0      	bmi.n	800912a <_dtoa_r+0xa82>
 80091c8:	4633      	mov	r3, r6
 80091ca:	461e      	mov	r6, r3
 80091cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091d0:	2a30      	cmp	r2, #48	@ 0x30
 80091d2:	d0fa      	beq.n	80091ca <_dtoa_r+0xb22>
 80091d4:	e4b5      	b.n	8008b42 <_dtoa_r+0x49a>
 80091d6:	459a      	cmp	sl, r3
 80091d8:	d1a8      	bne.n	800912c <_dtoa_r+0xa84>
 80091da:	2331      	movs	r3, #49	@ 0x31
 80091dc:	f108 0801 	add.w	r8, r8, #1
 80091e0:	f88a 3000 	strb.w	r3, [sl]
 80091e4:	e4ad      	b.n	8008b42 <_dtoa_r+0x49a>
 80091e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009244 <_dtoa_r+0xb9c>
 80091ec:	b11b      	cbz	r3, 80091f6 <_dtoa_r+0xb4e>
 80091ee:	f10a 0308 	add.w	r3, sl, #8
 80091f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80091f4:	6013      	str	r3, [r2, #0]
 80091f6:	4650      	mov	r0, sl
 80091f8:	b017      	add	sp, #92	@ 0x5c
 80091fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fe:	9b07      	ldr	r3, [sp, #28]
 8009200:	2b01      	cmp	r3, #1
 8009202:	f77f ae2e 	ble.w	8008e62 <_dtoa_r+0x7ba>
 8009206:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009208:	9308      	str	r3, [sp, #32]
 800920a:	2001      	movs	r0, #1
 800920c:	e64d      	b.n	8008eaa <_dtoa_r+0x802>
 800920e:	f1bb 0f00 	cmp.w	fp, #0
 8009212:	f77f aed9 	ble.w	8008fc8 <_dtoa_r+0x920>
 8009216:	4656      	mov	r6, sl
 8009218:	9802      	ldr	r0, [sp, #8]
 800921a:	4621      	mov	r1, r4
 800921c:	f7ff f9b9 	bl	8008592 <quorem>
 8009220:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009224:	f806 3b01 	strb.w	r3, [r6], #1
 8009228:	eba6 020a 	sub.w	r2, r6, sl
 800922c:	4593      	cmp	fp, r2
 800922e:	ddb4      	ble.n	800919a <_dtoa_r+0xaf2>
 8009230:	9902      	ldr	r1, [sp, #8]
 8009232:	2300      	movs	r3, #0
 8009234:	220a      	movs	r2, #10
 8009236:	4648      	mov	r0, r9
 8009238:	f000 f968 	bl	800950c <__multadd>
 800923c:	9002      	str	r0, [sp, #8]
 800923e:	e7eb      	b.n	8009218 <_dtoa_r+0xb70>
 8009240:	0800a4cc 	.word	0x0800a4cc
 8009244:	0800a450 	.word	0x0800a450

08009248 <_free_r>:
 8009248:	b538      	push	{r3, r4, r5, lr}
 800924a:	4605      	mov	r5, r0
 800924c:	2900      	cmp	r1, #0
 800924e:	d041      	beq.n	80092d4 <_free_r+0x8c>
 8009250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009254:	1f0c      	subs	r4, r1, #4
 8009256:	2b00      	cmp	r3, #0
 8009258:	bfb8      	it	lt
 800925a:	18e4      	addlt	r4, r4, r3
 800925c:	f000 f8e8 	bl	8009430 <__malloc_lock>
 8009260:	4a1d      	ldr	r2, [pc, #116]	@ (80092d8 <_free_r+0x90>)
 8009262:	6813      	ldr	r3, [r2, #0]
 8009264:	b933      	cbnz	r3, 8009274 <_free_r+0x2c>
 8009266:	6063      	str	r3, [r4, #4]
 8009268:	6014      	str	r4, [r2, #0]
 800926a:	4628      	mov	r0, r5
 800926c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009270:	f000 b8e4 	b.w	800943c <__malloc_unlock>
 8009274:	42a3      	cmp	r3, r4
 8009276:	d908      	bls.n	800928a <_free_r+0x42>
 8009278:	6820      	ldr	r0, [r4, #0]
 800927a:	1821      	adds	r1, r4, r0
 800927c:	428b      	cmp	r3, r1
 800927e:	bf01      	itttt	eq
 8009280:	6819      	ldreq	r1, [r3, #0]
 8009282:	685b      	ldreq	r3, [r3, #4]
 8009284:	1809      	addeq	r1, r1, r0
 8009286:	6021      	streq	r1, [r4, #0]
 8009288:	e7ed      	b.n	8009266 <_free_r+0x1e>
 800928a:	461a      	mov	r2, r3
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	b10b      	cbz	r3, 8009294 <_free_r+0x4c>
 8009290:	42a3      	cmp	r3, r4
 8009292:	d9fa      	bls.n	800928a <_free_r+0x42>
 8009294:	6811      	ldr	r1, [r2, #0]
 8009296:	1850      	adds	r0, r2, r1
 8009298:	42a0      	cmp	r0, r4
 800929a:	d10b      	bne.n	80092b4 <_free_r+0x6c>
 800929c:	6820      	ldr	r0, [r4, #0]
 800929e:	4401      	add	r1, r0
 80092a0:	1850      	adds	r0, r2, r1
 80092a2:	4283      	cmp	r3, r0
 80092a4:	6011      	str	r1, [r2, #0]
 80092a6:	d1e0      	bne.n	800926a <_free_r+0x22>
 80092a8:	6818      	ldr	r0, [r3, #0]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	6053      	str	r3, [r2, #4]
 80092ae:	4408      	add	r0, r1
 80092b0:	6010      	str	r0, [r2, #0]
 80092b2:	e7da      	b.n	800926a <_free_r+0x22>
 80092b4:	d902      	bls.n	80092bc <_free_r+0x74>
 80092b6:	230c      	movs	r3, #12
 80092b8:	602b      	str	r3, [r5, #0]
 80092ba:	e7d6      	b.n	800926a <_free_r+0x22>
 80092bc:	6820      	ldr	r0, [r4, #0]
 80092be:	1821      	adds	r1, r4, r0
 80092c0:	428b      	cmp	r3, r1
 80092c2:	bf04      	itt	eq
 80092c4:	6819      	ldreq	r1, [r3, #0]
 80092c6:	685b      	ldreq	r3, [r3, #4]
 80092c8:	6063      	str	r3, [r4, #4]
 80092ca:	bf04      	itt	eq
 80092cc:	1809      	addeq	r1, r1, r0
 80092ce:	6021      	streq	r1, [r4, #0]
 80092d0:	6054      	str	r4, [r2, #4]
 80092d2:	e7ca      	b.n	800926a <_free_r+0x22>
 80092d4:	bd38      	pop	{r3, r4, r5, pc}
 80092d6:	bf00      	nop
 80092d8:	20001404 	.word	0x20001404

080092dc <malloc>:
 80092dc:	4b02      	ldr	r3, [pc, #8]	@ (80092e8 <malloc+0xc>)
 80092de:	4601      	mov	r1, r0
 80092e0:	6818      	ldr	r0, [r3, #0]
 80092e2:	f000 b825 	b.w	8009330 <_malloc_r>
 80092e6:	bf00      	nop
 80092e8:	20000168 	.word	0x20000168

080092ec <sbrk_aligned>:
 80092ec:	b570      	push	{r4, r5, r6, lr}
 80092ee:	4e0f      	ldr	r6, [pc, #60]	@ (800932c <sbrk_aligned+0x40>)
 80092f0:	460c      	mov	r4, r1
 80092f2:	6831      	ldr	r1, [r6, #0]
 80092f4:	4605      	mov	r5, r0
 80092f6:	b911      	cbnz	r1, 80092fe <sbrk_aligned+0x12>
 80092f8:	f000 fccc 	bl	8009c94 <_sbrk_r>
 80092fc:	6030      	str	r0, [r6, #0]
 80092fe:	4621      	mov	r1, r4
 8009300:	4628      	mov	r0, r5
 8009302:	f000 fcc7 	bl	8009c94 <_sbrk_r>
 8009306:	1c43      	adds	r3, r0, #1
 8009308:	d103      	bne.n	8009312 <sbrk_aligned+0x26>
 800930a:	f04f 34ff 	mov.w	r4, #4294967295
 800930e:	4620      	mov	r0, r4
 8009310:	bd70      	pop	{r4, r5, r6, pc}
 8009312:	1cc4      	adds	r4, r0, #3
 8009314:	f024 0403 	bic.w	r4, r4, #3
 8009318:	42a0      	cmp	r0, r4
 800931a:	d0f8      	beq.n	800930e <sbrk_aligned+0x22>
 800931c:	1a21      	subs	r1, r4, r0
 800931e:	4628      	mov	r0, r5
 8009320:	f000 fcb8 	bl	8009c94 <_sbrk_r>
 8009324:	3001      	adds	r0, #1
 8009326:	d1f2      	bne.n	800930e <sbrk_aligned+0x22>
 8009328:	e7ef      	b.n	800930a <sbrk_aligned+0x1e>
 800932a:	bf00      	nop
 800932c:	20001400 	.word	0x20001400

08009330 <_malloc_r>:
 8009330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009334:	1ccd      	adds	r5, r1, #3
 8009336:	f025 0503 	bic.w	r5, r5, #3
 800933a:	3508      	adds	r5, #8
 800933c:	2d0c      	cmp	r5, #12
 800933e:	bf38      	it	cc
 8009340:	250c      	movcc	r5, #12
 8009342:	2d00      	cmp	r5, #0
 8009344:	4606      	mov	r6, r0
 8009346:	db01      	blt.n	800934c <_malloc_r+0x1c>
 8009348:	42a9      	cmp	r1, r5
 800934a:	d904      	bls.n	8009356 <_malloc_r+0x26>
 800934c:	230c      	movs	r3, #12
 800934e:	6033      	str	r3, [r6, #0]
 8009350:	2000      	movs	r0, #0
 8009352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800942c <_malloc_r+0xfc>
 800935a:	f000 f869 	bl	8009430 <__malloc_lock>
 800935e:	f8d8 3000 	ldr.w	r3, [r8]
 8009362:	461c      	mov	r4, r3
 8009364:	bb44      	cbnz	r4, 80093b8 <_malloc_r+0x88>
 8009366:	4629      	mov	r1, r5
 8009368:	4630      	mov	r0, r6
 800936a:	f7ff ffbf 	bl	80092ec <sbrk_aligned>
 800936e:	1c43      	adds	r3, r0, #1
 8009370:	4604      	mov	r4, r0
 8009372:	d158      	bne.n	8009426 <_malloc_r+0xf6>
 8009374:	f8d8 4000 	ldr.w	r4, [r8]
 8009378:	4627      	mov	r7, r4
 800937a:	2f00      	cmp	r7, #0
 800937c:	d143      	bne.n	8009406 <_malloc_r+0xd6>
 800937e:	2c00      	cmp	r4, #0
 8009380:	d04b      	beq.n	800941a <_malloc_r+0xea>
 8009382:	6823      	ldr	r3, [r4, #0]
 8009384:	4639      	mov	r1, r7
 8009386:	4630      	mov	r0, r6
 8009388:	eb04 0903 	add.w	r9, r4, r3
 800938c:	f000 fc82 	bl	8009c94 <_sbrk_r>
 8009390:	4581      	cmp	r9, r0
 8009392:	d142      	bne.n	800941a <_malloc_r+0xea>
 8009394:	6821      	ldr	r1, [r4, #0]
 8009396:	1a6d      	subs	r5, r5, r1
 8009398:	4629      	mov	r1, r5
 800939a:	4630      	mov	r0, r6
 800939c:	f7ff ffa6 	bl	80092ec <sbrk_aligned>
 80093a0:	3001      	adds	r0, #1
 80093a2:	d03a      	beq.n	800941a <_malloc_r+0xea>
 80093a4:	6823      	ldr	r3, [r4, #0]
 80093a6:	442b      	add	r3, r5
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	f8d8 3000 	ldr.w	r3, [r8]
 80093ae:	685a      	ldr	r2, [r3, #4]
 80093b0:	bb62      	cbnz	r2, 800940c <_malloc_r+0xdc>
 80093b2:	f8c8 7000 	str.w	r7, [r8]
 80093b6:	e00f      	b.n	80093d8 <_malloc_r+0xa8>
 80093b8:	6822      	ldr	r2, [r4, #0]
 80093ba:	1b52      	subs	r2, r2, r5
 80093bc:	d420      	bmi.n	8009400 <_malloc_r+0xd0>
 80093be:	2a0b      	cmp	r2, #11
 80093c0:	d917      	bls.n	80093f2 <_malloc_r+0xc2>
 80093c2:	1961      	adds	r1, r4, r5
 80093c4:	42a3      	cmp	r3, r4
 80093c6:	6025      	str	r5, [r4, #0]
 80093c8:	bf18      	it	ne
 80093ca:	6059      	strne	r1, [r3, #4]
 80093cc:	6863      	ldr	r3, [r4, #4]
 80093ce:	bf08      	it	eq
 80093d0:	f8c8 1000 	streq.w	r1, [r8]
 80093d4:	5162      	str	r2, [r4, r5]
 80093d6:	604b      	str	r3, [r1, #4]
 80093d8:	4630      	mov	r0, r6
 80093da:	f000 f82f 	bl	800943c <__malloc_unlock>
 80093de:	f104 000b 	add.w	r0, r4, #11
 80093e2:	1d23      	adds	r3, r4, #4
 80093e4:	f020 0007 	bic.w	r0, r0, #7
 80093e8:	1ac2      	subs	r2, r0, r3
 80093ea:	bf1c      	itt	ne
 80093ec:	1a1b      	subne	r3, r3, r0
 80093ee:	50a3      	strne	r3, [r4, r2]
 80093f0:	e7af      	b.n	8009352 <_malloc_r+0x22>
 80093f2:	6862      	ldr	r2, [r4, #4]
 80093f4:	42a3      	cmp	r3, r4
 80093f6:	bf0c      	ite	eq
 80093f8:	f8c8 2000 	streq.w	r2, [r8]
 80093fc:	605a      	strne	r2, [r3, #4]
 80093fe:	e7eb      	b.n	80093d8 <_malloc_r+0xa8>
 8009400:	4623      	mov	r3, r4
 8009402:	6864      	ldr	r4, [r4, #4]
 8009404:	e7ae      	b.n	8009364 <_malloc_r+0x34>
 8009406:	463c      	mov	r4, r7
 8009408:	687f      	ldr	r7, [r7, #4]
 800940a:	e7b6      	b.n	800937a <_malloc_r+0x4a>
 800940c:	461a      	mov	r2, r3
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	42a3      	cmp	r3, r4
 8009412:	d1fb      	bne.n	800940c <_malloc_r+0xdc>
 8009414:	2300      	movs	r3, #0
 8009416:	6053      	str	r3, [r2, #4]
 8009418:	e7de      	b.n	80093d8 <_malloc_r+0xa8>
 800941a:	230c      	movs	r3, #12
 800941c:	6033      	str	r3, [r6, #0]
 800941e:	4630      	mov	r0, r6
 8009420:	f000 f80c 	bl	800943c <__malloc_unlock>
 8009424:	e794      	b.n	8009350 <_malloc_r+0x20>
 8009426:	6005      	str	r5, [r0, #0]
 8009428:	e7d6      	b.n	80093d8 <_malloc_r+0xa8>
 800942a:	bf00      	nop
 800942c:	20001404 	.word	0x20001404

08009430 <__malloc_lock>:
 8009430:	4801      	ldr	r0, [pc, #4]	@ (8009438 <__malloc_lock+0x8>)
 8009432:	f7ff b89e 	b.w	8008572 <__retarget_lock_acquire_recursive>
 8009436:	bf00      	nop
 8009438:	200013fc 	.word	0x200013fc

0800943c <__malloc_unlock>:
 800943c:	4801      	ldr	r0, [pc, #4]	@ (8009444 <__malloc_unlock+0x8>)
 800943e:	f7ff b899 	b.w	8008574 <__retarget_lock_release_recursive>
 8009442:	bf00      	nop
 8009444:	200013fc 	.word	0x200013fc

08009448 <_Balloc>:
 8009448:	b570      	push	{r4, r5, r6, lr}
 800944a:	69c6      	ldr	r6, [r0, #28]
 800944c:	4604      	mov	r4, r0
 800944e:	460d      	mov	r5, r1
 8009450:	b976      	cbnz	r6, 8009470 <_Balloc+0x28>
 8009452:	2010      	movs	r0, #16
 8009454:	f7ff ff42 	bl	80092dc <malloc>
 8009458:	4602      	mov	r2, r0
 800945a:	61e0      	str	r0, [r4, #28]
 800945c:	b920      	cbnz	r0, 8009468 <_Balloc+0x20>
 800945e:	4b18      	ldr	r3, [pc, #96]	@ (80094c0 <_Balloc+0x78>)
 8009460:	4818      	ldr	r0, [pc, #96]	@ (80094c4 <_Balloc+0x7c>)
 8009462:	216b      	movs	r1, #107	@ 0x6b
 8009464:	f000 fc26 	bl	8009cb4 <__assert_func>
 8009468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800946c:	6006      	str	r6, [r0, #0]
 800946e:	60c6      	str	r6, [r0, #12]
 8009470:	69e6      	ldr	r6, [r4, #28]
 8009472:	68f3      	ldr	r3, [r6, #12]
 8009474:	b183      	cbz	r3, 8009498 <_Balloc+0x50>
 8009476:	69e3      	ldr	r3, [r4, #28]
 8009478:	68db      	ldr	r3, [r3, #12]
 800947a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800947e:	b9b8      	cbnz	r0, 80094b0 <_Balloc+0x68>
 8009480:	2101      	movs	r1, #1
 8009482:	fa01 f605 	lsl.w	r6, r1, r5
 8009486:	1d72      	adds	r2, r6, #5
 8009488:	0092      	lsls	r2, r2, #2
 800948a:	4620      	mov	r0, r4
 800948c:	f000 fc30 	bl	8009cf0 <_calloc_r>
 8009490:	b160      	cbz	r0, 80094ac <_Balloc+0x64>
 8009492:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009496:	e00e      	b.n	80094b6 <_Balloc+0x6e>
 8009498:	2221      	movs	r2, #33	@ 0x21
 800949a:	2104      	movs	r1, #4
 800949c:	4620      	mov	r0, r4
 800949e:	f000 fc27 	bl	8009cf0 <_calloc_r>
 80094a2:	69e3      	ldr	r3, [r4, #28]
 80094a4:	60f0      	str	r0, [r6, #12]
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d1e4      	bne.n	8009476 <_Balloc+0x2e>
 80094ac:	2000      	movs	r0, #0
 80094ae:	bd70      	pop	{r4, r5, r6, pc}
 80094b0:	6802      	ldr	r2, [r0, #0]
 80094b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094b6:	2300      	movs	r3, #0
 80094b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094bc:	e7f7      	b.n	80094ae <_Balloc+0x66>
 80094be:	bf00      	nop
 80094c0:	0800a45d 	.word	0x0800a45d
 80094c4:	0800a4dd 	.word	0x0800a4dd

080094c8 <_Bfree>:
 80094c8:	b570      	push	{r4, r5, r6, lr}
 80094ca:	69c6      	ldr	r6, [r0, #28]
 80094cc:	4605      	mov	r5, r0
 80094ce:	460c      	mov	r4, r1
 80094d0:	b976      	cbnz	r6, 80094f0 <_Bfree+0x28>
 80094d2:	2010      	movs	r0, #16
 80094d4:	f7ff ff02 	bl	80092dc <malloc>
 80094d8:	4602      	mov	r2, r0
 80094da:	61e8      	str	r0, [r5, #28]
 80094dc:	b920      	cbnz	r0, 80094e8 <_Bfree+0x20>
 80094de:	4b09      	ldr	r3, [pc, #36]	@ (8009504 <_Bfree+0x3c>)
 80094e0:	4809      	ldr	r0, [pc, #36]	@ (8009508 <_Bfree+0x40>)
 80094e2:	218f      	movs	r1, #143	@ 0x8f
 80094e4:	f000 fbe6 	bl	8009cb4 <__assert_func>
 80094e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094ec:	6006      	str	r6, [r0, #0]
 80094ee:	60c6      	str	r6, [r0, #12]
 80094f0:	b13c      	cbz	r4, 8009502 <_Bfree+0x3a>
 80094f2:	69eb      	ldr	r3, [r5, #28]
 80094f4:	6862      	ldr	r2, [r4, #4]
 80094f6:	68db      	ldr	r3, [r3, #12]
 80094f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094fc:	6021      	str	r1, [r4, #0]
 80094fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009502:	bd70      	pop	{r4, r5, r6, pc}
 8009504:	0800a45d 	.word	0x0800a45d
 8009508:	0800a4dd 	.word	0x0800a4dd

0800950c <__multadd>:
 800950c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009510:	690d      	ldr	r5, [r1, #16]
 8009512:	4607      	mov	r7, r0
 8009514:	460c      	mov	r4, r1
 8009516:	461e      	mov	r6, r3
 8009518:	f101 0c14 	add.w	ip, r1, #20
 800951c:	2000      	movs	r0, #0
 800951e:	f8dc 3000 	ldr.w	r3, [ip]
 8009522:	b299      	uxth	r1, r3
 8009524:	fb02 6101 	mla	r1, r2, r1, r6
 8009528:	0c1e      	lsrs	r6, r3, #16
 800952a:	0c0b      	lsrs	r3, r1, #16
 800952c:	fb02 3306 	mla	r3, r2, r6, r3
 8009530:	b289      	uxth	r1, r1
 8009532:	3001      	adds	r0, #1
 8009534:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009538:	4285      	cmp	r5, r0
 800953a:	f84c 1b04 	str.w	r1, [ip], #4
 800953e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009542:	dcec      	bgt.n	800951e <__multadd+0x12>
 8009544:	b30e      	cbz	r6, 800958a <__multadd+0x7e>
 8009546:	68a3      	ldr	r3, [r4, #8]
 8009548:	42ab      	cmp	r3, r5
 800954a:	dc19      	bgt.n	8009580 <__multadd+0x74>
 800954c:	6861      	ldr	r1, [r4, #4]
 800954e:	4638      	mov	r0, r7
 8009550:	3101      	adds	r1, #1
 8009552:	f7ff ff79 	bl	8009448 <_Balloc>
 8009556:	4680      	mov	r8, r0
 8009558:	b928      	cbnz	r0, 8009566 <__multadd+0x5a>
 800955a:	4602      	mov	r2, r0
 800955c:	4b0c      	ldr	r3, [pc, #48]	@ (8009590 <__multadd+0x84>)
 800955e:	480d      	ldr	r0, [pc, #52]	@ (8009594 <__multadd+0x88>)
 8009560:	21ba      	movs	r1, #186	@ 0xba
 8009562:	f000 fba7 	bl	8009cb4 <__assert_func>
 8009566:	6922      	ldr	r2, [r4, #16]
 8009568:	3202      	adds	r2, #2
 800956a:	f104 010c 	add.w	r1, r4, #12
 800956e:	0092      	lsls	r2, r2, #2
 8009570:	300c      	adds	r0, #12
 8009572:	f7ff f800 	bl	8008576 <memcpy>
 8009576:	4621      	mov	r1, r4
 8009578:	4638      	mov	r0, r7
 800957a:	f7ff ffa5 	bl	80094c8 <_Bfree>
 800957e:	4644      	mov	r4, r8
 8009580:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009584:	3501      	adds	r5, #1
 8009586:	615e      	str	r6, [r3, #20]
 8009588:	6125      	str	r5, [r4, #16]
 800958a:	4620      	mov	r0, r4
 800958c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009590:	0800a4cc 	.word	0x0800a4cc
 8009594:	0800a4dd 	.word	0x0800a4dd

08009598 <__hi0bits>:
 8009598:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800959c:	4603      	mov	r3, r0
 800959e:	bf36      	itet	cc
 80095a0:	0403      	lslcc	r3, r0, #16
 80095a2:	2000      	movcs	r0, #0
 80095a4:	2010      	movcc	r0, #16
 80095a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095aa:	bf3c      	itt	cc
 80095ac:	021b      	lslcc	r3, r3, #8
 80095ae:	3008      	addcc	r0, #8
 80095b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095b4:	bf3c      	itt	cc
 80095b6:	011b      	lslcc	r3, r3, #4
 80095b8:	3004      	addcc	r0, #4
 80095ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095be:	bf3c      	itt	cc
 80095c0:	009b      	lslcc	r3, r3, #2
 80095c2:	3002      	addcc	r0, #2
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	db05      	blt.n	80095d4 <__hi0bits+0x3c>
 80095c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80095cc:	f100 0001 	add.w	r0, r0, #1
 80095d0:	bf08      	it	eq
 80095d2:	2020      	moveq	r0, #32
 80095d4:	4770      	bx	lr

080095d6 <__lo0bits>:
 80095d6:	6803      	ldr	r3, [r0, #0]
 80095d8:	4602      	mov	r2, r0
 80095da:	f013 0007 	ands.w	r0, r3, #7
 80095de:	d00b      	beq.n	80095f8 <__lo0bits+0x22>
 80095e0:	07d9      	lsls	r1, r3, #31
 80095e2:	d421      	bmi.n	8009628 <__lo0bits+0x52>
 80095e4:	0798      	lsls	r0, r3, #30
 80095e6:	bf49      	itett	mi
 80095e8:	085b      	lsrmi	r3, r3, #1
 80095ea:	089b      	lsrpl	r3, r3, #2
 80095ec:	2001      	movmi	r0, #1
 80095ee:	6013      	strmi	r3, [r2, #0]
 80095f0:	bf5c      	itt	pl
 80095f2:	6013      	strpl	r3, [r2, #0]
 80095f4:	2002      	movpl	r0, #2
 80095f6:	4770      	bx	lr
 80095f8:	b299      	uxth	r1, r3
 80095fa:	b909      	cbnz	r1, 8009600 <__lo0bits+0x2a>
 80095fc:	0c1b      	lsrs	r3, r3, #16
 80095fe:	2010      	movs	r0, #16
 8009600:	b2d9      	uxtb	r1, r3
 8009602:	b909      	cbnz	r1, 8009608 <__lo0bits+0x32>
 8009604:	3008      	adds	r0, #8
 8009606:	0a1b      	lsrs	r3, r3, #8
 8009608:	0719      	lsls	r1, r3, #28
 800960a:	bf04      	itt	eq
 800960c:	091b      	lsreq	r3, r3, #4
 800960e:	3004      	addeq	r0, #4
 8009610:	0799      	lsls	r1, r3, #30
 8009612:	bf04      	itt	eq
 8009614:	089b      	lsreq	r3, r3, #2
 8009616:	3002      	addeq	r0, #2
 8009618:	07d9      	lsls	r1, r3, #31
 800961a:	d403      	bmi.n	8009624 <__lo0bits+0x4e>
 800961c:	085b      	lsrs	r3, r3, #1
 800961e:	f100 0001 	add.w	r0, r0, #1
 8009622:	d003      	beq.n	800962c <__lo0bits+0x56>
 8009624:	6013      	str	r3, [r2, #0]
 8009626:	4770      	bx	lr
 8009628:	2000      	movs	r0, #0
 800962a:	4770      	bx	lr
 800962c:	2020      	movs	r0, #32
 800962e:	4770      	bx	lr

08009630 <__i2b>:
 8009630:	b510      	push	{r4, lr}
 8009632:	460c      	mov	r4, r1
 8009634:	2101      	movs	r1, #1
 8009636:	f7ff ff07 	bl	8009448 <_Balloc>
 800963a:	4602      	mov	r2, r0
 800963c:	b928      	cbnz	r0, 800964a <__i2b+0x1a>
 800963e:	4b05      	ldr	r3, [pc, #20]	@ (8009654 <__i2b+0x24>)
 8009640:	4805      	ldr	r0, [pc, #20]	@ (8009658 <__i2b+0x28>)
 8009642:	f240 1145 	movw	r1, #325	@ 0x145
 8009646:	f000 fb35 	bl	8009cb4 <__assert_func>
 800964a:	2301      	movs	r3, #1
 800964c:	6144      	str	r4, [r0, #20]
 800964e:	6103      	str	r3, [r0, #16]
 8009650:	bd10      	pop	{r4, pc}
 8009652:	bf00      	nop
 8009654:	0800a4cc 	.word	0x0800a4cc
 8009658:	0800a4dd 	.word	0x0800a4dd

0800965c <__multiply>:
 800965c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009660:	4617      	mov	r7, r2
 8009662:	690a      	ldr	r2, [r1, #16]
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	429a      	cmp	r2, r3
 8009668:	bfa8      	it	ge
 800966a:	463b      	movge	r3, r7
 800966c:	4689      	mov	r9, r1
 800966e:	bfa4      	itt	ge
 8009670:	460f      	movge	r7, r1
 8009672:	4699      	movge	r9, r3
 8009674:	693d      	ldr	r5, [r7, #16]
 8009676:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	eb05 060a 	add.w	r6, r5, sl
 8009682:	42b3      	cmp	r3, r6
 8009684:	b085      	sub	sp, #20
 8009686:	bfb8      	it	lt
 8009688:	3101      	addlt	r1, #1
 800968a:	f7ff fedd 	bl	8009448 <_Balloc>
 800968e:	b930      	cbnz	r0, 800969e <__multiply+0x42>
 8009690:	4602      	mov	r2, r0
 8009692:	4b41      	ldr	r3, [pc, #260]	@ (8009798 <__multiply+0x13c>)
 8009694:	4841      	ldr	r0, [pc, #260]	@ (800979c <__multiply+0x140>)
 8009696:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800969a:	f000 fb0b 	bl	8009cb4 <__assert_func>
 800969e:	f100 0414 	add.w	r4, r0, #20
 80096a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80096a6:	4623      	mov	r3, r4
 80096a8:	2200      	movs	r2, #0
 80096aa:	4573      	cmp	r3, lr
 80096ac:	d320      	bcc.n	80096f0 <__multiply+0x94>
 80096ae:	f107 0814 	add.w	r8, r7, #20
 80096b2:	f109 0114 	add.w	r1, r9, #20
 80096b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80096ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80096be:	9302      	str	r3, [sp, #8]
 80096c0:	1beb      	subs	r3, r5, r7
 80096c2:	3b15      	subs	r3, #21
 80096c4:	f023 0303 	bic.w	r3, r3, #3
 80096c8:	3304      	adds	r3, #4
 80096ca:	3715      	adds	r7, #21
 80096cc:	42bd      	cmp	r5, r7
 80096ce:	bf38      	it	cc
 80096d0:	2304      	movcc	r3, #4
 80096d2:	9301      	str	r3, [sp, #4]
 80096d4:	9b02      	ldr	r3, [sp, #8]
 80096d6:	9103      	str	r1, [sp, #12]
 80096d8:	428b      	cmp	r3, r1
 80096da:	d80c      	bhi.n	80096f6 <__multiply+0x9a>
 80096dc:	2e00      	cmp	r6, #0
 80096de:	dd03      	ble.n	80096e8 <__multiply+0x8c>
 80096e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d055      	beq.n	8009794 <__multiply+0x138>
 80096e8:	6106      	str	r6, [r0, #16]
 80096ea:	b005      	add	sp, #20
 80096ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f0:	f843 2b04 	str.w	r2, [r3], #4
 80096f4:	e7d9      	b.n	80096aa <__multiply+0x4e>
 80096f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80096fa:	f1ba 0f00 	cmp.w	sl, #0
 80096fe:	d01f      	beq.n	8009740 <__multiply+0xe4>
 8009700:	46c4      	mov	ip, r8
 8009702:	46a1      	mov	r9, r4
 8009704:	2700      	movs	r7, #0
 8009706:	f85c 2b04 	ldr.w	r2, [ip], #4
 800970a:	f8d9 3000 	ldr.w	r3, [r9]
 800970e:	fa1f fb82 	uxth.w	fp, r2
 8009712:	b29b      	uxth	r3, r3
 8009714:	fb0a 330b 	mla	r3, sl, fp, r3
 8009718:	443b      	add	r3, r7
 800971a:	f8d9 7000 	ldr.w	r7, [r9]
 800971e:	0c12      	lsrs	r2, r2, #16
 8009720:	0c3f      	lsrs	r7, r7, #16
 8009722:	fb0a 7202 	mla	r2, sl, r2, r7
 8009726:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800972a:	b29b      	uxth	r3, r3
 800972c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009730:	4565      	cmp	r5, ip
 8009732:	f849 3b04 	str.w	r3, [r9], #4
 8009736:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800973a:	d8e4      	bhi.n	8009706 <__multiply+0xaa>
 800973c:	9b01      	ldr	r3, [sp, #4]
 800973e:	50e7      	str	r7, [r4, r3]
 8009740:	9b03      	ldr	r3, [sp, #12]
 8009742:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009746:	3104      	adds	r1, #4
 8009748:	f1b9 0f00 	cmp.w	r9, #0
 800974c:	d020      	beq.n	8009790 <__multiply+0x134>
 800974e:	6823      	ldr	r3, [r4, #0]
 8009750:	4647      	mov	r7, r8
 8009752:	46a4      	mov	ip, r4
 8009754:	f04f 0a00 	mov.w	sl, #0
 8009758:	f8b7 b000 	ldrh.w	fp, [r7]
 800975c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009760:	fb09 220b 	mla	r2, r9, fp, r2
 8009764:	4452      	add	r2, sl
 8009766:	b29b      	uxth	r3, r3
 8009768:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800976c:	f84c 3b04 	str.w	r3, [ip], #4
 8009770:	f857 3b04 	ldr.w	r3, [r7], #4
 8009774:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009778:	f8bc 3000 	ldrh.w	r3, [ip]
 800977c:	fb09 330a 	mla	r3, r9, sl, r3
 8009780:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009784:	42bd      	cmp	r5, r7
 8009786:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800978a:	d8e5      	bhi.n	8009758 <__multiply+0xfc>
 800978c:	9a01      	ldr	r2, [sp, #4]
 800978e:	50a3      	str	r3, [r4, r2]
 8009790:	3404      	adds	r4, #4
 8009792:	e79f      	b.n	80096d4 <__multiply+0x78>
 8009794:	3e01      	subs	r6, #1
 8009796:	e7a1      	b.n	80096dc <__multiply+0x80>
 8009798:	0800a4cc 	.word	0x0800a4cc
 800979c:	0800a4dd 	.word	0x0800a4dd

080097a0 <__pow5mult>:
 80097a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097a4:	4615      	mov	r5, r2
 80097a6:	f012 0203 	ands.w	r2, r2, #3
 80097aa:	4607      	mov	r7, r0
 80097ac:	460e      	mov	r6, r1
 80097ae:	d007      	beq.n	80097c0 <__pow5mult+0x20>
 80097b0:	4c25      	ldr	r4, [pc, #148]	@ (8009848 <__pow5mult+0xa8>)
 80097b2:	3a01      	subs	r2, #1
 80097b4:	2300      	movs	r3, #0
 80097b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097ba:	f7ff fea7 	bl	800950c <__multadd>
 80097be:	4606      	mov	r6, r0
 80097c0:	10ad      	asrs	r5, r5, #2
 80097c2:	d03d      	beq.n	8009840 <__pow5mult+0xa0>
 80097c4:	69fc      	ldr	r4, [r7, #28]
 80097c6:	b97c      	cbnz	r4, 80097e8 <__pow5mult+0x48>
 80097c8:	2010      	movs	r0, #16
 80097ca:	f7ff fd87 	bl	80092dc <malloc>
 80097ce:	4602      	mov	r2, r0
 80097d0:	61f8      	str	r0, [r7, #28]
 80097d2:	b928      	cbnz	r0, 80097e0 <__pow5mult+0x40>
 80097d4:	4b1d      	ldr	r3, [pc, #116]	@ (800984c <__pow5mult+0xac>)
 80097d6:	481e      	ldr	r0, [pc, #120]	@ (8009850 <__pow5mult+0xb0>)
 80097d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80097dc:	f000 fa6a 	bl	8009cb4 <__assert_func>
 80097e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097e4:	6004      	str	r4, [r0, #0]
 80097e6:	60c4      	str	r4, [r0, #12]
 80097e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80097ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097f0:	b94c      	cbnz	r4, 8009806 <__pow5mult+0x66>
 80097f2:	f240 2171 	movw	r1, #625	@ 0x271
 80097f6:	4638      	mov	r0, r7
 80097f8:	f7ff ff1a 	bl	8009630 <__i2b>
 80097fc:	2300      	movs	r3, #0
 80097fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009802:	4604      	mov	r4, r0
 8009804:	6003      	str	r3, [r0, #0]
 8009806:	f04f 0900 	mov.w	r9, #0
 800980a:	07eb      	lsls	r3, r5, #31
 800980c:	d50a      	bpl.n	8009824 <__pow5mult+0x84>
 800980e:	4631      	mov	r1, r6
 8009810:	4622      	mov	r2, r4
 8009812:	4638      	mov	r0, r7
 8009814:	f7ff ff22 	bl	800965c <__multiply>
 8009818:	4631      	mov	r1, r6
 800981a:	4680      	mov	r8, r0
 800981c:	4638      	mov	r0, r7
 800981e:	f7ff fe53 	bl	80094c8 <_Bfree>
 8009822:	4646      	mov	r6, r8
 8009824:	106d      	asrs	r5, r5, #1
 8009826:	d00b      	beq.n	8009840 <__pow5mult+0xa0>
 8009828:	6820      	ldr	r0, [r4, #0]
 800982a:	b938      	cbnz	r0, 800983c <__pow5mult+0x9c>
 800982c:	4622      	mov	r2, r4
 800982e:	4621      	mov	r1, r4
 8009830:	4638      	mov	r0, r7
 8009832:	f7ff ff13 	bl	800965c <__multiply>
 8009836:	6020      	str	r0, [r4, #0]
 8009838:	f8c0 9000 	str.w	r9, [r0]
 800983c:	4604      	mov	r4, r0
 800983e:	e7e4      	b.n	800980a <__pow5mult+0x6a>
 8009840:	4630      	mov	r0, r6
 8009842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009846:	bf00      	nop
 8009848:	0800a590 	.word	0x0800a590
 800984c:	0800a45d 	.word	0x0800a45d
 8009850:	0800a4dd 	.word	0x0800a4dd

08009854 <__lshift>:
 8009854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009858:	460c      	mov	r4, r1
 800985a:	6849      	ldr	r1, [r1, #4]
 800985c:	6923      	ldr	r3, [r4, #16]
 800985e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009862:	68a3      	ldr	r3, [r4, #8]
 8009864:	4607      	mov	r7, r0
 8009866:	4691      	mov	r9, r2
 8009868:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800986c:	f108 0601 	add.w	r6, r8, #1
 8009870:	42b3      	cmp	r3, r6
 8009872:	db0b      	blt.n	800988c <__lshift+0x38>
 8009874:	4638      	mov	r0, r7
 8009876:	f7ff fde7 	bl	8009448 <_Balloc>
 800987a:	4605      	mov	r5, r0
 800987c:	b948      	cbnz	r0, 8009892 <__lshift+0x3e>
 800987e:	4602      	mov	r2, r0
 8009880:	4b28      	ldr	r3, [pc, #160]	@ (8009924 <__lshift+0xd0>)
 8009882:	4829      	ldr	r0, [pc, #164]	@ (8009928 <__lshift+0xd4>)
 8009884:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009888:	f000 fa14 	bl	8009cb4 <__assert_func>
 800988c:	3101      	adds	r1, #1
 800988e:	005b      	lsls	r3, r3, #1
 8009890:	e7ee      	b.n	8009870 <__lshift+0x1c>
 8009892:	2300      	movs	r3, #0
 8009894:	f100 0114 	add.w	r1, r0, #20
 8009898:	f100 0210 	add.w	r2, r0, #16
 800989c:	4618      	mov	r0, r3
 800989e:	4553      	cmp	r3, sl
 80098a0:	db33      	blt.n	800990a <__lshift+0xb6>
 80098a2:	6920      	ldr	r0, [r4, #16]
 80098a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098a8:	f104 0314 	add.w	r3, r4, #20
 80098ac:	f019 091f 	ands.w	r9, r9, #31
 80098b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098b8:	d02b      	beq.n	8009912 <__lshift+0xbe>
 80098ba:	f1c9 0e20 	rsb	lr, r9, #32
 80098be:	468a      	mov	sl, r1
 80098c0:	2200      	movs	r2, #0
 80098c2:	6818      	ldr	r0, [r3, #0]
 80098c4:	fa00 f009 	lsl.w	r0, r0, r9
 80098c8:	4310      	orrs	r0, r2
 80098ca:	f84a 0b04 	str.w	r0, [sl], #4
 80098ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80098d2:	459c      	cmp	ip, r3
 80098d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80098d8:	d8f3      	bhi.n	80098c2 <__lshift+0x6e>
 80098da:	ebac 0304 	sub.w	r3, ip, r4
 80098de:	3b15      	subs	r3, #21
 80098e0:	f023 0303 	bic.w	r3, r3, #3
 80098e4:	3304      	adds	r3, #4
 80098e6:	f104 0015 	add.w	r0, r4, #21
 80098ea:	4560      	cmp	r0, ip
 80098ec:	bf88      	it	hi
 80098ee:	2304      	movhi	r3, #4
 80098f0:	50ca      	str	r2, [r1, r3]
 80098f2:	b10a      	cbz	r2, 80098f8 <__lshift+0xa4>
 80098f4:	f108 0602 	add.w	r6, r8, #2
 80098f8:	3e01      	subs	r6, #1
 80098fa:	4638      	mov	r0, r7
 80098fc:	612e      	str	r6, [r5, #16]
 80098fe:	4621      	mov	r1, r4
 8009900:	f7ff fde2 	bl	80094c8 <_Bfree>
 8009904:	4628      	mov	r0, r5
 8009906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800990a:	f842 0f04 	str.w	r0, [r2, #4]!
 800990e:	3301      	adds	r3, #1
 8009910:	e7c5      	b.n	800989e <__lshift+0x4a>
 8009912:	3904      	subs	r1, #4
 8009914:	f853 2b04 	ldr.w	r2, [r3], #4
 8009918:	f841 2f04 	str.w	r2, [r1, #4]!
 800991c:	459c      	cmp	ip, r3
 800991e:	d8f9      	bhi.n	8009914 <__lshift+0xc0>
 8009920:	e7ea      	b.n	80098f8 <__lshift+0xa4>
 8009922:	bf00      	nop
 8009924:	0800a4cc 	.word	0x0800a4cc
 8009928:	0800a4dd 	.word	0x0800a4dd

0800992c <__mcmp>:
 800992c:	690a      	ldr	r2, [r1, #16]
 800992e:	4603      	mov	r3, r0
 8009930:	6900      	ldr	r0, [r0, #16]
 8009932:	1a80      	subs	r0, r0, r2
 8009934:	b530      	push	{r4, r5, lr}
 8009936:	d10e      	bne.n	8009956 <__mcmp+0x2a>
 8009938:	3314      	adds	r3, #20
 800993a:	3114      	adds	r1, #20
 800993c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009940:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009944:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009948:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800994c:	4295      	cmp	r5, r2
 800994e:	d003      	beq.n	8009958 <__mcmp+0x2c>
 8009950:	d205      	bcs.n	800995e <__mcmp+0x32>
 8009952:	f04f 30ff 	mov.w	r0, #4294967295
 8009956:	bd30      	pop	{r4, r5, pc}
 8009958:	42a3      	cmp	r3, r4
 800995a:	d3f3      	bcc.n	8009944 <__mcmp+0x18>
 800995c:	e7fb      	b.n	8009956 <__mcmp+0x2a>
 800995e:	2001      	movs	r0, #1
 8009960:	e7f9      	b.n	8009956 <__mcmp+0x2a>
	...

08009964 <__mdiff>:
 8009964:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009968:	4689      	mov	r9, r1
 800996a:	4606      	mov	r6, r0
 800996c:	4611      	mov	r1, r2
 800996e:	4648      	mov	r0, r9
 8009970:	4614      	mov	r4, r2
 8009972:	f7ff ffdb 	bl	800992c <__mcmp>
 8009976:	1e05      	subs	r5, r0, #0
 8009978:	d112      	bne.n	80099a0 <__mdiff+0x3c>
 800997a:	4629      	mov	r1, r5
 800997c:	4630      	mov	r0, r6
 800997e:	f7ff fd63 	bl	8009448 <_Balloc>
 8009982:	4602      	mov	r2, r0
 8009984:	b928      	cbnz	r0, 8009992 <__mdiff+0x2e>
 8009986:	4b3f      	ldr	r3, [pc, #252]	@ (8009a84 <__mdiff+0x120>)
 8009988:	f240 2137 	movw	r1, #567	@ 0x237
 800998c:	483e      	ldr	r0, [pc, #248]	@ (8009a88 <__mdiff+0x124>)
 800998e:	f000 f991 	bl	8009cb4 <__assert_func>
 8009992:	2301      	movs	r3, #1
 8009994:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009998:	4610      	mov	r0, r2
 800999a:	b003      	add	sp, #12
 800999c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a0:	bfbc      	itt	lt
 80099a2:	464b      	movlt	r3, r9
 80099a4:	46a1      	movlt	r9, r4
 80099a6:	4630      	mov	r0, r6
 80099a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80099ac:	bfba      	itte	lt
 80099ae:	461c      	movlt	r4, r3
 80099b0:	2501      	movlt	r5, #1
 80099b2:	2500      	movge	r5, #0
 80099b4:	f7ff fd48 	bl	8009448 <_Balloc>
 80099b8:	4602      	mov	r2, r0
 80099ba:	b918      	cbnz	r0, 80099c4 <__mdiff+0x60>
 80099bc:	4b31      	ldr	r3, [pc, #196]	@ (8009a84 <__mdiff+0x120>)
 80099be:	f240 2145 	movw	r1, #581	@ 0x245
 80099c2:	e7e3      	b.n	800998c <__mdiff+0x28>
 80099c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099c8:	6926      	ldr	r6, [r4, #16]
 80099ca:	60c5      	str	r5, [r0, #12]
 80099cc:	f109 0310 	add.w	r3, r9, #16
 80099d0:	f109 0514 	add.w	r5, r9, #20
 80099d4:	f104 0e14 	add.w	lr, r4, #20
 80099d8:	f100 0b14 	add.w	fp, r0, #20
 80099dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80099e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80099e4:	9301      	str	r3, [sp, #4]
 80099e6:	46d9      	mov	r9, fp
 80099e8:	f04f 0c00 	mov.w	ip, #0
 80099ec:	9b01      	ldr	r3, [sp, #4]
 80099ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80099f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80099f6:	9301      	str	r3, [sp, #4]
 80099f8:	fa1f f38a 	uxth.w	r3, sl
 80099fc:	4619      	mov	r1, r3
 80099fe:	b283      	uxth	r3, r0
 8009a00:	1acb      	subs	r3, r1, r3
 8009a02:	0c00      	lsrs	r0, r0, #16
 8009a04:	4463      	add	r3, ip
 8009a06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a14:	4576      	cmp	r6, lr
 8009a16:	f849 3b04 	str.w	r3, [r9], #4
 8009a1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a1e:	d8e5      	bhi.n	80099ec <__mdiff+0x88>
 8009a20:	1b33      	subs	r3, r6, r4
 8009a22:	3b15      	subs	r3, #21
 8009a24:	f023 0303 	bic.w	r3, r3, #3
 8009a28:	3415      	adds	r4, #21
 8009a2a:	3304      	adds	r3, #4
 8009a2c:	42a6      	cmp	r6, r4
 8009a2e:	bf38      	it	cc
 8009a30:	2304      	movcc	r3, #4
 8009a32:	441d      	add	r5, r3
 8009a34:	445b      	add	r3, fp
 8009a36:	461e      	mov	r6, r3
 8009a38:	462c      	mov	r4, r5
 8009a3a:	4544      	cmp	r4, r8
 8009a3c:	d30e      	bcc.n	8009a5c <__mdiff+0xf8>
 8009a3e:	f108 0103 	add.w	r1, r8, #3
 8009a42:	1b49      	subs	r1, r1, r5
 8009a44:	f021 0103 	bic.w	r1, r1, #3
 8009a48:	3d03      	subs	r5, #3
 8009a4a:	45a8      	cmp	r8, r5
 8009a4c:	bf38      	it	cc
 8009a4e:	2100      	movcc	r1, #0
 8009a50:	440b      	add	r3, r1
 8009a52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a56:	b191      	cbz	r1, 8009a7e <__mdiff+0x11a>
 8009a58:	6117      	str	r7, [r2, #16]
 8009a5a:	e79d      	b.n	8009998 <__mdiff+0x34>
 8009a5c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009a60:	46e6      	mov	lr, ip
 8009a62:	0c08      	lsrs	r0, r1, #16
 8009a64:	fa1c fc81 	uxtah	ip, ip, r1
 8009a68:	4471      	add	r1, lr
 8009a6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a6e:	b289      	uxth	r1, r1
 8009a70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a74:	f846 1b04 	str.w	r1, [r6], #4
 8009a78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a7c:	e7dd      	b.n	8009a3a <__mdiff+0xd6>
 8009a7e:	3f01      	subs	r7, #1
 8009a80:	e7e7      	b.n	8009a52 <__mdiff+0xee>
 8009a82:	bf00      	nop
 8009a84:	0800a4cc 	.word	0x0800a4cc
 8009a88:	0800a4dd 	.word	0x0800a4dd

08009a8c <__d2b>:
 8009a8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a90:	460f      	mov	r7, r1
 8009a92:	2101      	movs	r1, #1
 8009a94:	ec59 8b10 	vmov	r8, r9, d0
 8009a98:	4616      	mov	r6, r2
 8009a9a:	f7ff fcd5 	bl	8009448 <_Balloc>
 8009a9e:	4604      	mov	r4, r0
 8009aa0:	b930      	cbnz	r0, 8009ab0 <__d2b+0x24>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	4b23      	ldr	r3, [pc, #140]	@ (8009b34 <__d2b+0xa8>)
 8009aa6:	4824      	ldr	r0, [pc, #144]	@ (8009b38 <__d2b+0xac>)
 8009aa8:	f240 310f 	movw	r1, #783	@ 0x30f
 8009aac:	f000 f902 	bl	8009cb4 <__assert_func>
 8009ab0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ab4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ab8:	b10d      	cbz	r5, 8009abe <__d2b+0x32>
 8009aba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009abe:	9301      	str	r3, [sp, #4]
 8009ac0:	f1b8 0300 	subs.w	r3, r8, #0
 8009ac4:	d023      	beq.n	8009b0e <__d2b+0x82>
 8009ac6:	4668      	mov	r0, sp
 8009ac8:	9300      	str	r3, [sp, #0]
 8009aca:	f7ff fd84 	bl	80095d6 <__lo0bits>
 8009ace:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009ad2:	b1d0      	cbz	r0, 8009b0a <__d2b+0x7e>
 8009ad4:	f1c0 0320 	rsb	r3, r0, #32
 8009ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8009adc:	430b      	orrs	r3, r1
 8009ade:	40c2      	lsrs	r2, r0
 8009ae0:	6163      	str	r3, [r4, #20]
 8009ae2:	9201      	str	r2, [sp, #4]
 8009ae4:	9b01      	ldr	r3, [sp, #4]
 8009ae6:	61a3      	str	r3, [r4, #24]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	bf0c      	ite	eq
 8009aec:	2201      	moveq	r2, #1
 8009aee:	2202      	movne	r2, #2
 8009af0:	6122      	str	r2, [r4, #16]
 8009af2:	b1a5      	cbz	r5, 8009b1e <__d2b+0x92>
 8009af4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009af8:	4405      	add	r5, r0
 8009afa:	603d      	str	r5, [r7, #0]
 8009afc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009b00:	6030      	str	r0, [r6, #0]
 8009b02:	4620      	mov	r0, r4
 8009b04:	b003      	add	sp, #12
 8009b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b0a:	6161      	str	r1, [r4, #20]
 8009b0c:	e7ea      	b.n	8009ae4 <__d2b+0x58>
 8009b0e:	a801      	add	r0, sp, #4
 8009b10:	f7ff fd61 	bl	80095d6 <__lo0bits>
 8009b14:	9b01      	ldr	r3, [sp, #4]
 8009b16:	6163      	str	r3, [r4, #20]
 8009b18:	3020      	adds	r0, #32
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	e7e8      	b.n	8009af0 <__d2b+0x64>
 8009b1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b26:	6038      	str	r0, [r7, #0]
 8009b28:	6918      	ldr	r0, [r3, #16]
 8009b2a:	f7ff fd35 	bl	8009598 <__hi0bits>
 8009b2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b32:	e7e5      	b.n	8009b00 <__d2b+0x74>
 8009b34:	0800a4cc 	.word	0x0800a4cc
 8009b38:	0800a4dd 	.word	0x0800a4dd

08009b3c <__sflush_r>:
 8009b3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b44:	0716      	lsls	r6, r2, #28
 8009b46:	4605      	mov	r5, r0
 8009b48:	460c      	mov	r4, r1
 8009b4a:	d454      	bmi.n	8009bf6 <__sflush_r+0xba>
 8009b4c:	684b      	ldr	r3, [r1, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	dc02      	bgt.n	8009b58 <__sflush_r+0x1c>
 8009b52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	dd48      	ble.n	8009bea <__sflush_r+0xae>
 8009b58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b5a:	2e00      	cmp	r6, #0
 8009b5c:	d045      	beq.n	8009bea <__sflush_r+0xae>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b64:	682f      	ldr	r7, [r5, #0]
 8009b66:	6a21      	ldr	r1, [r4, #32]
 8009b68:	602b      	str	r3, [r5, #0]
 8009b6a:	d030      	beq.n	8009bce <__sflush_r+0x92>
 8009b6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b6e:	89a3      	ldrh	r3, [r4, #12]
 8009b70:	0759      	lsls	r1, r3, #29
 8009b72:	d505      	bpl.n	8009b80 <__sflush_r+0x44>
 8009b74:	6863      	ldr	r3, [r4, #4]
 8009b76:	1ad2      	subs	r2, r2, r3
 8009b78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b7a:	b10b      	cbz	r3, 8009b80 <__sflush_r+0x44>
 8009b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b7e:	1ad2      	subs	r2, r2, r3
 8009b80:	2300      	movs	r3, #0
 8009b82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b84:	6a21      	ldr	r1, [r4, #32]
 8009b86:	4628      	mov	r0, r5
 8009b88:	47b0      	blx	r6
 8009b8a:	1c43      	adds	r3, r0, #1
 8009b8c:	89a3      	ldrh	r3, [r4, #12]
 8009b8e:	d106      	bne.n	8009b9e <__sflush_r+0x62>
 8009b90:	6829      	ldr	r1, [r5, #0]
 8009b92:	291d      	cmp	r1, #29
 8009b94:	d82b      	bhi.n	8009bee <__sflush_r+0xb2>
 8009b96:	4a2a      	ldr	r2, [pc, #168]	@ (8009c40 <__sflush_r+0x104>)
 8009b98:	40ca      	lsrs	r2, r1
 8009b9a:	07d6      	lsls	r6, r2, #31
 8009b9c:	d527      	bpl.n	8009bee <__sflush_r+0xb2>
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	6062      	str	r2, [r4, #4]
 8009ba2:	04d9      	lsls	r1, r3, #19
 8009ba4:	6922      	ldr	r2, [r4, #16]
 8009ba6:	6022      	str	r2, [r4, #0]
 8009ba8:	d504      	bpl.n	8009bb4 <__sflush_r+0x78>
 8009baa:	1c42      	adds	r2, r0, #1
 8009bac:	d101      	bne.n	8009bb2 <__sflush_r+0x76>
 8009bae:	682b      	ldr	r3, [r5, #0]
 8009bb0:	b903      	cbnz	r3, 8009bb4 <__sflush_r+0x78>
 8009bb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bb6:	602f      	str	r7, [r5, #0]
 8009bb8:	b1b9      	cbz	r1, 8009bea <__sflush_r+0xae>
 8009bba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bbe:	4299      	cmp	r1, r3
 8009bc0:	d002      	beq.n	8009bc8 <__sflush_r+0x8c>
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f7ff fb40 	bl	8009248 <_free_r>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bcc:	e00d      	b.n	8009bea <__sflush_r+0xae>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	47b0      	blx	r6
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	1c50      	adds	r0, r2, #1
 8009bd8:	d1c9      	bne.n	8009b6e <__sflush_r+0x32>
 8009bda:	682b      	ldr	r3, [r5, #0]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d0c6      	beq.n	8009b6e <__sflush_r+0x32>
 8009be0:	2b1d      	cmp	r3, #29
 8009be2:	d001      	beq.n	8009be8 <__sflush_r+0xac>
 8009be4:	2b16      	cmp	r3, #22
 8009be6:	d11e      	bne.n	8009c26 <__sflush_r+0xea>
 8009be8:	602f      	str	r7, [r5, #0]
 8009bea:	2000      	movs	r0, #0
 8009bec:	e022      	b.n	8009c34 <__sflush_r+0xf8>
 8009bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf2:	b21b      	sxth	r3, r3
 8009bf4:	e01b      	b.n	8009c2e <__sflush_r+0xf2>
 8009bf6:	690f      	ldr	r7, [r1, #16]
 8009bf8:	2f00      	cmp	r7, #0
 8009bfa:	d0f6      	beq.n	8009bea <__sflush_r+0xae>
 8009bfc:	0793      	lsls	r3, r2, #30
 8009bfe:	680e      	ldr	r6, [r1, #0]
 8009c00:	bf08      	it	eq
 8009c02:	694b      	ldreq	r3, [r1, #20]
 8009c04:	600f      	str	r7, [r1, #0]
 8009c06:	bf18      	it	ne
 8009c08:	2300      	movne	r3, #0
 8009c0a:	eba6 0807 	sub.w	r8, r6, r7
 8009c0e:	608b      	str	r3, [r1, #8]
 8009c10:	f1b8 0f00 	cmp.w	r8, #0
 8009c14:	dde9      	ble.n	8009bea <__sflush_r+0xae>
 8009c16:	6a21      	ldr	r1, [r4, #32]
 8009c18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009c1a:	4643      	mov	r3, r8
 8009c1c:	463a      	mov	r2, r7
 8009c1e:	4628      	mov	r0, r5
 8009c20:	47b0      	blx	r6
 8009c22:	2800      	cmp	r0, #0
 8009c24:	dc08      	bgt.n	8009c38 <__sflush_r+0xfc>
 8009c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c2e:	81a3      	strh	r3, [r4, #12]
 8009c30:	f04f 30ff 	mov.w	r0, #4294967295
 8009c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c38:	4407      	add	r7, r0
 8009c3a:	eba8 0800 	sub.w	r8, r8, r0
 8009c3e:	e7e7      	b.n	8009c10 <__sflush_r+0xd4>
 8009c40:	20400001 	.word	0x20400001

08009c44 <_fflush_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	690b      	ldr	r3, [r1, #16]
 8009c48:	4605      	mov	r5, r0
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	b913      	cbnz	r3, 8009c54 <_fflush_r+0x10>
 8009c4e:	2500      	movs	r5, #0
 8009c50:	4628      	mov	r0, r5
 8009c52:	bd38      	pop	{r3, r4, r5, pc}
 8009c54:	b118      	cbz	r0, 8009c5e <_fflush_r+0x1a>
 8009c56:	6a03      	ldr	r3, [r0, #32]
 8009c58:	b90b      	cbnz	r3, 8009c5e <_fflush_r+0x1a>
 8009c5a:	f7fe fb81 	bl	8008360 <__sinit>
 8009c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d0f3      	beq.n	8009c4e <_fflush_r+0xa>
 8009c66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c68:	07d0      	lsls	r0, r2, #31
 8009c6a:	d404      	bmi.n	8009c76 <_fflush_r+0x32>
 8009c6c:	0599      	lsls	r1, r3, #22
 8009c6e:	d402      	bmi.n	8009c76 <_fflush_r+0x32>
 8009c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c72:	f7fe fc7e 	bl	8008572 <__retarget_lock_acquire_recursive>
 8009c76:	4628      	mov	r0, r5
 8009c78:	4621      	mov	r1, r4
 8009c7a:	f7ff ff5f 	bl	8009b3c <__sflush_r>
 8009c7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c80:	07da      	lsls	r2, r3, #31
 8009c82:	4605      	mov	r5, r0
 8009c84:	d4e4      	bmi.n	8009c50 <_fflush_r+0xc>
 8009c86:	89a3      	ldrh	r3, [r4, #12]
 8009c88:	059b      	lsls	r3, r3, #22
 8009c8a:	d4e1      	bmi.n	8009c50 <_fflush_r+0xc>
 8009c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c8e:	f7fe fc71 	bl	8008574 <__retarget_lock_release_recursive>
 8009c92:	e7dd      	b.n	8009c50 <_fflush_r+0xc>

08009c94 <_sbrk_r>:
 8009c94:	b538      	push	{r3, r4, r5, lr}
 8009c96:	4d06      	ldr	r5, [pc, #24]	@ (8009cb0 <_sbrk_r+0x1c>)
 8009c98:	2300      	movs	r3, #0
 8009c9a:	4604      	mov	r4, r0
 8009c9c:	4608      	mov	r0, r1
 8009c9e:	602b      	str	r3, [r5, #0]
 8009ca0:	f7f8 f952 	bl	8001f48 <_sbrk>
 8009ca4:	1c43      	adds	r3, r0, #1
 8009ca6:	d102      	bne.n	8009cae <_sbrk_r+0x1a>
 8009ca8:	682b      	ldr	r3, [r5, #0]
 8009caa:	b103      	cbz	r3, 8009cae <_sbrk_r+0x1a>
 8009cac:	6023      	str	r3, [r4, #0]
 8009cae:	bd38      	pop	{r3, r4, r5, pc}
 8009cb0:	200013f8 	.word	0x200013f8

08009cb4 <__assert_func>:
 8009cb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cb6:	4614      	mov	r4, r2
 8009cb8:	461a      	mov	r2, r3
 8009cba:	4b09      	ldr	r3, [pc, #36]	@ (8009ce0 <__assert_func+0x2c>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4605      	mov	r5, r0
 8009cc0:	68d8      	ldr	r0, [r3, #12]
 8009cc2:	b14c      	cbz	r4, 8009cd8 <__assert_func+0x24>
 8009cc4:	4b07      	ldr	r3, [pc, #28]	@ (8009ce4 <__assert_func+0x30>)
 8009cc6:	9100      	str	r1, [sp, #0]
 8009cc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ccc:	4906      	ldr	r1, [pc, #24]	@ (8009ce8 <__assert_func+0x34>)
 8009cce:	462b      	mov	r3, r5
 8009cd0:	f000 f842 	bl	8009d58 <fiprintf>
 8009cd4:	f000 f852 	bl	8009d7c <abort>
 8009cd8:	4b04      	ldr	r3, [pc, #16]	@ (8009cec <__assert_func+0x38>)
 8009cda:	461c      	mov	r4, r3
 8009cdc:	e7f3      	b.n	8009cc6 <__assert_func+0x12>
 8009cde:	bf00      	nop
 8009ce0:	20000168 	.word	0x20000168
 8009ce4:	0800a540 	.word	0x0800a540
 8009ce8:	0800a54d 	.word	0x0800a54d
 8009cec:	0800a57b 	.word	0x0800a57b

08009cf0 <_calloc_r>:
 8009cf0:	b570      	push	{r4, r5, r6, lr}
 8009cf2:	fba1 5402 	umull	r5, r4, r1, r2
 8009cf6:	b934      	cbnz	r4, 8009d06 <_calloc_r+0x16>
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	f7ff fb19 	bl	8009330 <_malloc_r>
 8009cfe:	4606      	mov	r6, r0
 8009d00:	b928      	cbnz	r0, 8009d0e <_calloc_r+0x1e>
 8009d02:	4630      	mov	r0, r6
 8009d04:	bd70      	pop	{r4, r5, r6, pc}
 8009d06:	220c      	movs	r2, #12
 8009d08:	6002      	str	r2, [r0, #0]
 8009d0a:	2600      	movs	r6, #0
 8009d0c:	e7f9      	b.n	8009d02 <_calloc_r+0x12>
 8009d0e:	462a      	mov	r2, r5
 8009d10:	4621      	mov	r1, r4
 8009d12:	f7fe fb9e 	bl	8008452 <memset>
 8009d16:	e7f4      	b.n	8009d02 <_calloc_r+0x12>

08009d18 <__ascii_mbtowc>:
 8009d18:	b082      	sub	sp, #8
 8009d1a:	b901      	cbnz	r1, 8009d1e <__ascii_mbtowc+0x6>
 8009d1c:	a901      	add	r1, sp, #4
 8009d1e:	b142      	cbz	r2, 8009d32 <__ascii_mbtowc+0x1a>
 8009d20:	b14b      	cbz	r3, 8009d36 <__ascii_mbtowc+0x1e>
 8009d22:	7813      	ldrb	r3, [r2, #0]
 8009d24:	600b      	str	r3, [r1, #0]
 8009d26:	7812      	ldrb	r2, [r2, #0]
 8009d28:	1e10      	subs	r0, r2, #0
 8009d2a:	bf18      	it	ne
 8009d2c:	2001      	movne	r0, #1
 8009d2e:	b002      	add	sp, #8
 8009d30:	4770      	bx	lr
 8009d32:	4610      	mov	r0, r2
 8009d34:	e7fb      	b.n	8009d2e <__ascii_mbtowc+0x16>
 8009d36:	f06f 0001 	mvn.w	r0, #1
 8009d3a:	e7f8      	b.n	8009d2e <__ascii_mbtowc+0x16>

08009d3c <__ascii_wctomb>:
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	4608      	mov	r0, r1
 8009d40:	b141      	cbz	r1, 8009d54 <__ascii_wctomb+0x18>
 8009d42:	2aff      	cmp	r2, #255	@ 0xff
 8009d44:	d904      	bls.n	8009d50 <__ascii_wctomb+0x14>
 8009d46:	228a      	movs	r2, #138	@ 0x8a
 8009d48:	601a      	str	r2, [r3, #0]
 8009d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d4e:	4770      	bx	lr
 8009d50:	700a      	strb	r2, [r1, #0]
 8009d52:	2001      	movs	r0, #1
 8009d54:	4770      	bx	lr
	...

08009d58 <fiprintf>:
 8009d58:	b40e      	push	{r1, r2, r3}
 8009d5a:	b503      	push	{r0, r1, lr}
 8009d5c:	4601      	mov	r1, r0
 8009d5e:	ab03      	add	r3, sp, #12
 8009d60:	4805      	ldr	r0, [pc, #20]	@ (8009d78 <fiprintf+0x20>)
 8009d62:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d66:	6800      	ldr	r0, [r0, #0]
 8009d68:	9301      	str	r3, [sp, #4]
 8009d6a:	f000 f837 	bl	8009ddc <_vfiprintf_r>
 8009d6e:	b002      	add	sp, #8
 8009d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d74:	b003      	add	sp, #12
 8009d76:	4770      	bx	lr
 8009d78:	20000168 	.word	0x20000168

08009d7c <abort>:
 8009d7c:	b508      	push	{r3, lr}
 8009d7e:	2006      	movs	r0, #6
 8009d80:	f000 fa00 	bl	800a184 <raise>
 8009d84:	2001      	movs	r0, #1
 8009d86:	f7f8 f867 	bl	8001e58 <_exit>

08009d8a <__sfputc_r>:
 8009d8a:	6893      	ldr	r3, [r2, #8]
 8009d8c:	3b01      	subs	r3, #1
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	b410      	push	{r4}
 8009d92:	6093      	str	r3, [r2, #8]
 8009d94:	da08      	bge.n	8009da8 <__sfputc_r+0x1e>
 8009d96:	6994      	ldr	r4, [r2, #24]
 8009d98:	42a3      	cmp	r3, r4
 8009d9a:	db01      	blt.n	8009da0 <__sfputc_r+0x16>
 8009d9c:	290a      	cmp	r1, #10
 8009d9e:	d103      	bne.n	8009da8 <__sfputc_r+0x1e>
 8009da0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009da4:	f000 b932 	b.w	800a00c <__swbuf_r>
 8009da8:	6813      	ldr	r3, [r2, #0]
 8009daa:	1c58      	adds	r0, r3, #1
 8009dac:	6010      	str	r0, [r2, #0]
 8009dae:	7019      	strb	r1, [r3, #0]
 8009db0:	4608      	mov	r0, r1
 8009db2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <__sfputs_r>:
 8009db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dba:	4606      	mov	r6, r0
 8009dbc:	460f      	mov	r7, r1
 8009dbe:	4614      	mov	r4, r2
 8009dc0:	18d5      	adds	r5, r2, r3
 8009dc2:	42ac      	cmp	r4, r5
 8009dc4:	d101      	bne.n	8009dca <__sfputs_r+0x12>
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	e007      	b.n	8009dda <__sfputs_r+0x22>
 8009dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dce:	463a      	mov	r2, r7
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f7ff ffda 	bl	8009d8a <__sfputc_r>
 8009dd6:	1c43      	adds	r3, r0, #1
 8009dd8:	d1f3      	bne.n	8009dc2 <__sfputs_r+0xa>
 8009dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ddc <_vfiprintf_r>:
 8009ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de0:	460d      	mov	r5, r1
 8009de2:	b09d      	sub	sp, #116	@ 0x74
 8009de4:	4614      	mov	r4, r2
 8009de6:	4698      	mov	r8, r3
 8009de8:	4606      	mov	r6, r0
 8009dea:	b118      	cbz	r0, 8009df4 <_vfiprintf_r+0x18>
 8009dec:	6a03      	ldr	r3, [r0, #32]
 8009dee:	b90b      	cbnz	r3, 8009df4 <_vfiprintf_r+0x18>
 8009df0:	f7fe fab6 	bl	8008360 <__sinit>
 8009df4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009df6:	07d9      	lsls	r1, r3, #31
 8009df8:	d405      	bmi.n	8009e06 <_vfiprintf_r+0x2a>
 8009dfa:	89ab      	ldrh	r3, [r5, #12]
 8009dfc:	059a      	lsls	r2, r3, #22
 8009dfe:	d402      	bmi.n	8009e06 <_vfiprintf_r+0x2a>
 8009e00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e02:	f7fe fbb6 	bl	8008572 <__retarget_lock_acquire_recursive>
 8009e06:	89ab      	ldrh	r3, [r5, #12]
 8009e08:	071b      	lsls	r3, r3, #28
 8009e0a:	d501      	bpl.n	8009e10 <_vfiprintf_r+0x34>
 8009e0c:	692b      	ldr	r3, [r5, #16]
 8009e0e:	b99b      	cbnz	r3, 8009e38 <_vfiprintf_r+0x5c>
 8009e10:	4629      	mov	r1, r5
 8009e12:	4630      	mov	r0, r6
 8009e14:	f000 f938 	bl	800a088 <__swsetup_r>
 8009e18:	b170      	cbz	r0, 8009e38 <_vfiprintf_r+0x5c>
 8009e1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e1c:	07dc      	lsls	r4, r3, #31
 8009e1e:	d504      	bpl.n	8009e2a <_vfiprintf_r+0x4e>
 8009e20:	f04f 30ff 	mov.w	r0, #4294967295
 8009e24:	b01d      	add	sp, #116	@ 0x74
 8009e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2a:	89ab      	ldrh	r3, [r5, #12]
 8009e2c:	0598      	lsls	r0, r3, #22
 8009e2e:	d4f7      	bmi.n	8009e20 <_vfiprintf_r+0x44>
 8009e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e32:	f7fe fb9f 	bl	8008574 <__retarget_lock_release_recursive>
 8009e36:	e7f3      	b.n	8009e20 <_vfiprintf_r+0x44>
 8009e38:	2300      	movs	r3, #0
 8009e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e3c:	2320      	movs	r3, #32
 8009e3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e46:	2330      	movs	r3, #48	@ 0x30
 8009e48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ff8 <_vfiprintf_r+0x21c>
 8009e4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e50:	f04f 0901 	mov.w	r9, #1
 8009e54:	4623      	mov	r3, r4
 8009e56:	469a      	mov	sl, r3
 8009e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e5c:	b10a      	cbz	r2, 8009e62 <_vfiprintf_r+0x86>
 8009e5e:	2a25      	cmp	r2, #37	@ 0x25
 8009e60:	d1f9      	bne.n	8009e56 <_vfiprintf_r+0x7a>
 8009e62:	ebba 0b04 	subs.w	fp, sl, r4
 8009e66:	d00b      	beq.n	8009e80 <_vfiprintf_r+0xa4>
 8009e68:	465b      	mov	r3, fp
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	4629      	mov	r1, r5
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f7ff ffa2 	bl	8009db8 <__sfputs_r>
 8009e74:	3001      	adds	r0, #1
 8009e76:	f000 80a7 	beq.w	8009fc8 <_vfiprintf_r+0x1ec>
 8009e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e7c:	445a      	add	r2, fp
 8009e7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e80:	f89a 3000 	ldrb.w	r3, [sl]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	f000 809f 	beq.w	8009fc8 <_vfiprintf_r+0x1ec>
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e94:	f10a 0a01 	add.w	sl, sl, #1
 8009e98:	9304      	str	r3, [sp, #16]
 8009e9a:	9307      	str	r3, [sp, #28]
 8009e9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ea0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ea2:	4654      	mov	r4, sl
 8009ea4:	2205      	movs	r2, #5
 8009ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eaa:	4853      	ldr	r0, [pc, #332]	@ (8009ff8 <_vfiprintf_r+0x21c>)
 8009eac:	f7f6 f990 	bl	80001d0 <memchr>
 8009eb0:	9a04      	ldr	r2, [sp, #16]
 8009eb2:	b9d8      	cbnz	r0, 8009eec <_vfiprintf_r+0x110>
 8009eb4:	06d1      	lsls	r1, r2, #27
 8009eb6:	bf44      	itt	mi
 8009eb8:	2320      	movmi	r3, #32
 8009eba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ebe:	0713      	lsls	r3, r2, #28
 8009ec0:	bf44      	itt	mi
 8009ec2:	232b      	movmi	r3, #43	@ 0x2b
 8009ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ecc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ece:	d015      	beq.n	8009efc <_vfiprintf_r+0x120>
 8009ed0:	9a07      	ldr	r2, [sp, #28]
 8009ed2:	4654      	mov	r4, sl
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	f04f 0c0a 	mov.w	ip, #10
 8009eda:	4621      	mov	r1, r4
 8009edc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ee0:	3b30      	subs	r3, #48	@ 0x30
 8009ee2:	2b09      	cmp	r3, #9
 8009ee4:	d94b      	bls.n	8009f7e <_vfiprintf_r+0x1a2>
 8009ee6:	b1b0      	cbz	r0, 8009f16 <_vfiprintf_r+0x13a>
 8009ee8:	9207      	str	r2, [sp, #28]
 8009eea:	e014      	b.n	8009f16 <_vfiprintf_r+0x13a>
 8009eec:	eba0 0308 	sub.w	r3, r0, r8
 8009ef0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	9304      	str	r3, [sp, #16]
 8009ef8:	46a2      	mov	sl, r4
 8009efa:	e7d2      	b.n	8009ea2 <_vfiprintf_r+0xc6>
 8009efc:	9b03      	ldr	r3, [sp, #12]
 8009efe:	1d19      	adds	r1, r3, #4
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	9103      	str	r1, [sp, #12]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	bfbb      	ittet	lt
 8009f08:	425b      	neglt	r3, r3
 8009f0a:	f042 0202 	orrlt.w	r2, r2, #2
 8009f0e:	9307      	strge	r3, [sp, #28]
 8009f10:	9307      	strlt	r3, [sp, #28]
 8009f12:	bfb8      	it	lt
 8009f14:	9204      	strlt	r2, [sp, #16]
 8009f16:	7823      	ldrb	r3, [r4, #0]
 8009f18:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f1a:	d10a      	bne.n	8009f32 <_vfiprintf_r+0x156>
 8009f1c:	7863      	ldrb	r3, [r4, #1]
 8009f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f20:	d132      	bne.n	8009f88 <_vfiprintf_r+0x1ac>
 8009f22:	9b03      	ldr	r3, [sp, #12]
 8009f24:	1d1a      	adds	r2, r3, #4
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	9203      	str	r2, [sp, #12]
 8009f2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f2e:	3402      	adds	r4, #2
 8009f30:	9305      	str	r3, [sp, #20]
 8009f32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a008 <_vfiprintf_r+0x22c>
 8009f36:	7821      	ldrb	r1, [r4, #0]
 8009f38:	2203      	movs	r2, #3
 8009f3a:	4650      	mov	r0, sl
 8009f3c:	f7f6 f948 	bl	80001d0 <memchr>
 8009f40:	b138      	cbz	r0, 8009f52 <_vfiprintf_r+0x176>
 8009f42:	9b04      	ldr	r3, [sp, #16]
 8009f44:	eba0 000a 	sub.w	r0, r0, sl
 8009f48:	2240      	movs	r2, #64	@ 0x40
 8009f4a:	4082      	lsls	r2, r0
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	3401      	adds	r4, #1
 8009f50:	9304      	str	r3, [sp, #16]
 8009f52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f56:	4829      	ldr	r0, [pc, #164]	@ (8009ffc <_vfiprintf_r+0x220>)
 8009f58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f5c:	2206      	movs	r2, #6
 8009f5e:	f7f6 f937 	bl	80001d0 <memchr>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d03f      	beq.n	8009fe6 <_vfiprintf_r+0x20a>
 8009f66:	4b26      	ldr	r3, [pc, #152]	@ (800a000 <_vfiprintf_r+0x224>)
 8009f68:	bb1b      	cbnz	r3, 8009fb2 <_vfiprintf_r+0x1d6>
 8009f6a:	9b03      	ldr	r3, [sp, #12]
 8009f6c:	3307      	adds	r3, #7
 8009f6e:	f023 0307 	bic.w	r3, r3, #7
 8009f72:	3308      	adds	r3, #8
 8009f74:	9303      	str	r3, [sp, #12]
 8009f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f78:	443b      	add	r3, r7
 8009f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f7c:	e76a      	b.n	8009e54 <_vfiprintf_r+0x78>
 8009f7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f82:	460c      	mov	r4, r1
 8009f84:	2001      	movs	r0, #1
 8009f86:	e7a8      	b.n	8009eda <_vfiprintf_r+0xfe>
 8009f88:	2300      	movs	r3, #0
 8009f8a:	3401      	adds	r4, #1
 8009f8c:	9305      	str	r3, [sp, #20]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	f04f 0c0a 	mov.w	ip, #10
 8009f94:	4620      	mov	r0, r4
 8009f96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f9a:	3a30      	subs	r2, #48	@ 0x30
 8009f9c:	2a09      	cmp	r2, #9
 8009f9e:	d903      	bls.n	8009fa8 <_vfiprintf_r+0x1cc>
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d0c6      	beq.n	8009f32 <_vfiprintf_r+0x156>
 8009fa4:	9105      	str	r1, [sp, #20]
 8009fa6:	e7c4      	b.n	8009f32 <_vfiprintf_r+0x156>
 8009fa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fac:	4604      	mov	r4, r0
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e7f0      	b.n	8009f94 <_vfiprintf_r+0x1b8>
 8009fb2:	ab03      	add	r3, sp, #12
 8009fb4:	9300      	str	r3, [sp, #0]
 8009fb6:	462a      	mov	r2, r5
 8009fb8:	4b12      	ldr	r3, [pc, #72]	@ (800a004 <_vfiprintf_r+0x228>)
 8009fba:	a904      	add	r1, sp, #16
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f7fd fd8d 	bl	8007adc <_printf_float>
 8009fc2:	4607      	mov	r7, r0
 8009fc4:	1c78      	adds	r0, r7, #1
 8009fc6:	d1d6      	bne.n	8009f76 <_vfiprintf_r+0x19a>
 8009fc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fca:	07d9      	lsls	r1, r3, #31
 8009fcc:	d405      	bmi.n	8009fda <_vfiprintf_r+0x1fe>
 8009fce:	89ab      	ldrh	r3, [r5, #12]
 8009fd0:	059a      	lsls	r2, r3, #22
 8009fd2:	d402      	bmi.n	8009fda <_vfiprintf_r+0x1fe>
 8009fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fd6:	f7fe facd 	bl	8008574 <__retarget_lock_release_recursive>
 8009fda:	89ab      	ldrh	r3, [r5, #12]
 8009fdc:	065b      	lsls	r3, r3, #25
 8009fde:	f53f af1f 	bmi.w	8009e20 <_vfiprintf_r+0x44>
 8009fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fe4:	e71e      	b.n	8009e24 <_vfiprintf_r+0x48>
 8009fe6:	ab03      	add	r3, sp, #12
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	462a      	mov	r2, r5
 8009fec:	4b05      	ldr	r3, [pc, #20]	@ (800a004 <_vfiprintf_r+0x228>)
 8009fee:	a904      	add	r1, sp, #16
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f7fe f80b 	bl	800800c <_printf_i>
 8009ff6:	e7e4      	b.n	8009fc2 <_vfiprintf_r+0x1e6>
 8009ff8:	0800a57c 	.word	0x0800a57c
 8009ffc:	0800a586 	.word	0x0800a586
 800a000:	08007add 	.word	0x08007add
 800a004:	08009db9 	.word	0x08009db9
 800a008:	0800a582 	.word	0x0800a582

0800a00c <__swbuf_r>:
 800a00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00e:	460e      	mov	r6, r1
 800a010:	4614      	mov	r4, r2
 800a012:	4605      	mov	r5, r0
 800a014:	b118      	cbz	r0, 800a01e <__swbuf_r+0x12>
 800a016:	6a03      	ldr	r3, [r0, #32]
 800a018:	b90b      	cbnz	r3, 800a01e <__swbuf_r+0x12>
 800a01a:	f7fe f9a1 	bl	8008360 <__sinit>
 800a01e:	69a3      	ldr	r3, [r4, #24]
 800a020:	60a3      	str	r3, [r4, #8]
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	071a      	lsls	r2, r3, #28
 800a026:	d501      	bpl.n	800a02c <__swbuf_r+0x20>
 800a028:	6923      	ldr	r3, [r4, #16]
 800a02a:	b943      	cbnz	r3, 800a03e <__swbuf_r+0x32>
 800a02c:	4621      	mov	r1, r4
 800a02e:	4628      	mov	r0, r5
 800a030:	f000 f82a 	bl	800a088 <__swsetup_r>
 800a034:	b118      	cbz	r0, 800a03e <__swbuf_r+0x32>
 800a036:	f04f 37ff 	mov.w	r7, #4294967295
 800a03a:	4638      	mov	r0, r7
 800a03c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a03e:	6823      	ldr	r3, [r4, #0]
 800a040:	6922      	ldr	r2, [r4, #16]
 800a042:	1a98      	subs	r0, r3, r2
 800a044:	6963      	ldr	r3, [r4, #20]
 800a046:	b2f6      	uxtb	r6, r6
 800a048:	4283      	cmp	r3, r0
 800a04a:	4637      	mov	r7, r6
 800a04c:	dc05      	bgt.n	800a05a <__swbuf_r+0x4e>
 800a04e:	4621      	mov	r1, r4
 800a050:	4628      	mov	r0, r5
 800a052:	f7ff fdf7 	bl	8009c44 <_fflush_r>
 800a056:	2800      	cmp	r0, #0
 800a058:	d1ed      	bne.n	800a036 <__swbuf_r+0x2a>
 800a05a:	68a3      	ldr	r3, [r4, #8]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	60a3      	str	r3, [r4, #8]
 800a060:	6823      	ldr	r3, [r4, #0]
 800a062:	1c5a      	adds	r2, r3, #1
 800a064:	6022      	str	r2, [r4, #0]
 800a066:	701e      	strb	r6, [r3, #0]
 800a068:	6962      	ldr	r2, [r4, #20]
 800a06a:	1c43      	adds	r3, r0, #1
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d004      	beq.n	800a07a <__swbuf_r+0x6e>
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	07db      	lsls	r3, r3, #31
 800a074:	d5e1      	bpl.n	800a03a <__swbuf_r+0x2e>
 800a076:	2e0a      	cmp	r6, #10
 800a078:	d1df      	bne.n	800a03a <__swbuf_r+0x2e>
 800a07a:	4621      	mov	r1, r4
 800a07c:	4628      	mov	r0, r5
 800a07e:	f7ff fde1 	bl	8009c44 <_fflush_r>
 800a082:	2800      	cmp	r0, #0
 800a084:	d0d9      	beq.n	800a03a <__swbuf_r+0x2e>
 800a086:	e7d6      	b.n	800a036 <__swbuf_r+0x2a>

0800a088 <__swsetup_r>:
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4b29      	ldr	r3, [pc, #164]	@ (800a130 <__swsetup_r+0xa8>)
 800a08c:	4605      	mov	r5, r0
 800a08e:	6818      	ldr	r0, [r3, #0]
 800a090:	460c      	mov	r4, r1
 800a092:	b118      	cbz	r0, 800a09c <__swsetup_r+0x14>
 800a094:	6a03      	ldr	r3, [r0, #32]
 800a096:	b90b      	cbnz	r3, 800a09c <__swsetup_r+0x14>
 800a098:	f7fe f962 	bl	8008360 <__sinit>
 800a09c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a0:	0719      	lsls	r1, r3, #28
 800a0a2:	d422      	bmi.n	800a0ea <__swsetup_r+0x62>
 800a0a4:	06da      	lsls	r2, r3, #27
 800a0a6:	d407      	bmi.n	800a0b8 <__swsetup_r+0x30>
 800a0a8:	2209      	movs	r2, #9
 800a0aa:	602a      	str	r2, [r5, #0]
 800a0ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0b0:	81a3      	strh	r3, [r4, #12]
 800a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b6:	e033      	b.n	800a120 <__swsetup_r+0x98>
 800a0b8:	0758      	lsls	r0, r3, #29
 800a0ba:	d512      	bpl.n	800a0e2 <__swsetup_r+0x5a>
 800a0bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0be:	b141      	cbz	r1, 800a0d2 <__swsetup_r+0x4a>
 800a0c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0c4:	4299      	cmp	r1, r3
 800a0c6:	d002      	beq.n	800a0ce <__swsetup_r+0x46>
 800a0c8:	4628      	mov	r0, r5
 800a0ca:	f7ff f8bd 	bl	8009248 <_free_r>
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a0d8:	81a3      	strh	r3, [r4, #12]
 800a0da:	2300      	movs	r3, #0
 800a0dc:	6063      	str	r3, [r4, #4]
 800a0de:	6923      	ldr	r3, [r4, #16]
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	89a3      	ldrh	r3, [r4, #12]
 800a0e4:	f043 0308 	orr.w	r3, r3, #8
 800a0e8:	81a3      	strh	r3, [r4, #12]
 800a0ea:	6923      	ldr	r3, [r4, #16]
 800a0ec:	b94b      	cbnz	r3, 800a102 <__swsetup_r+0x7a>
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a0f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0f8:	d003      	beq.n	800a102 <__swsetup_r+0x7a>
 800a0fa:	4621      	mov	r1, r4
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	f000 f883 	bl	800a208 <__smakebuf_r>
 800a102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a106:	f013 0201 	ands.w	r2, r3, #1
 800a10a:	d00a      	beq.n	800a122 <__swsetup_r+0x9a>
 800a10c:	2200      	movs	r2, #0
 800a10e:	60a2      	str	r2, [r4, #8]
 800a110:	6962      	ldr	r2, [r4, #20]
 800a112:	4252      	negs	r2, r2
 800a114:	61a2      	str	r2, [r4, #24]
 800a116:	6922      	ldr	r2, [r4, #16]
 800a118:	b942      	cbnz	r2, 800a12c <__swsetup_r+0xa4>
 800a11a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a11e:	d1c5      	bne.n	800a0ac <__swsetup_r+0x24>
 800a120:	bd38      	pop	{r3, r4, r5, pc}
 800a122:	0799      	lsls	r1, r3, #30
 800a124:	bf58      	it	pl
 800a126:	6962      	ldrpl	r2, [r4, #20]
 800a128:	60a2      	str	r2, [r4, #8]
 800a12a:	e7f4      	b.n	800a116 <__swsetup_r+0x8e>
 800a12c:	2000      	movs	r0, #0
 800a12e:	e7f7      	b.n	800a120 <__swsetup_r+0x98>
 800a130:	20000168 	.word	0x20000168

0800a134 <_raise_r>:
 800a134:	291f      	cmp	r1, #31
 800a136:	b538      	push	{r3, r4, r5, lr}
 800a138:	4605      	mov	r5, r0
 800a13a:	460c      	mov	r4, r1
 800a13c:	d904      	bls.n	800a148 <_raise_r+0x14>
 800a13e:	2316      	movs	r3, #22
 800a140:	6003      	str	r3, [r0, #0]
 800a142:	f04f 30ff 	mov.w	r0, #4294967295
 800a146:	bd38      	pop	{r3, r4, r5, pc}
 800a148:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a14a:	b112      	cbz	r2, 800a152 <_raise_r+0x1e>
 800a14c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a150:	b94b      	cbnz	r3, 800a166 <_raise_r+0x32>
 800a152:	4628      	mov	r0, r5
 800a154:	f000 f830 	bl	800a1b8 <_getpid_r>
 800a158:	4622      	mov	r2, r4
 800a15a:	4601      	mov	r1, r0
 800a15c:	4628      	mov	r0, r5
 800a15e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a162:	f000 b817 	b.w	800a194 <_kill_r>
 800a166:	2b01      	cmp	r3, #1
 800a168:	d00a      	beq.n	800a180 <_raise_r+0x4c>
 800a16a:	1c59      	adds	r1, r3, #1
 800a16c:	d103      	bne.n	800a176 <_raise_r+0x42>
 800a16e:	2316      	movs	r3, #22
 800a170:	6003      	str	r3, [r0, #0]
 800a172:	2001      	movs	r0, #1
 800a174:	e7e7      	b.n	800a146 <_raise_r+0x12>
 800a176:	2100      	movs	r1, #0
 800a178:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a17c:	4620      	mov	r0, r4
 800a17e:	4798      	blx	r3
 800a180:	2000      	movs	r0, #0
 800a182:	e7e0      	b.n	800a146 <_raise_r+0x12>

0800a184 <raise>:
 800a184:	4b02      	ldr	r3, [pc, #8]	@ (800a190 <raise+0xc>)
 800a186:	4601      	mov	r1, r0
 800a188:	6818      	ldr	r0, [r3, #0]
 800a18a:	f7ff bfd3 	b.w	800a134 <_raise_r>
 800a18e:	bf00      	nop
 800a190:	20000168 	.word	0x20000168

0800a194 <_kill_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	4d07      	ldr	r5, [pc, #28]	@ (800a1b4 <_kill_r+0x20>)
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	4608      	mov	r0, r1
 800a19e:	4611      	mov	r1, r2
 800a1a0:	602b      	str	r3, [r5, #0]
 800a1a2:	f7f7 fe49 	bl	8001e38 <_kill>
 800a1a6:	1c43      	adds	r3, r0, #1
 800a1a8:	d102      	bne.n	800a1b0 <_kill_r+0x1c>
 800a1aa:	682b      	ldr	r3, [r5, #0]
 800a1ac:	b103      	cbz	r3, 800a1b0 <_kill_r+0x1c>
 800a1ae:	6023      	str	r3, [r4, #0]
 800a1b0:	bd38      	pop	{r3, r4, r5, pc}
 800a1b2:	bf00      	nop
 800a1b4:	200013f8 	.word	0x200013f8

0800a1b8 <_getpid_r>:
 800a1b8:	f7f7 be36 	b.w	8001e28 <_getpid>

0800a1bc <__swhatbuf_r>:
 800a1bc:	b570      	push	{r4, r5, r6, lr}
 800a1be:	460c      	mov	r4, r1
 800a1c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	b096      	sub	sp, #88	@ 0x58
 800a1c8:	4615      	mov	r5, r2
 800a1ca:	461e      	mov	r6, r3
 800a1cc:	da0d      	bge.n	800a1ea <__swhatbuf_r+0x2e>
 800a1ce:	89a3      	ldrh	r3, [r4, #12]
 800a1d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a1d4:	f04f 0100 	mov.w	r1, #0
 800a1d8:	bf14      	ite	ne
 800a1da:	2340      	movne	r3, #64	@ 0x40
 800a1dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	6031      	str	r1, [r6, #0]
 800a1e4:	602b      	str	r3, [r5, #0]
 800a1e6:	b016      	add	sp, #88	@ 0x58
 800a1e8:	bd70      	pop	{r4, r5, r6, pc}
 800a1ea:	466a      	mov	r2, sp
 800a1ec:	f000 f848 	bl	800a280 <_fstat_r>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	dbec      	blt.n	800a1ce <__swhatbuf_r+0x12>
 800a1f4:	9901      	ldr	r1, [sp, #4]
 800a1f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1fe:	4259      	negs	r1, r3
 800a200:	4159      	adcs	r1, r3
 800a202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a206:	e7eb      	b.n	800a1e0 <__swhatbuf_r+0x24>

0800a208 <__smakebuf_r>:
 800a208:	898b      	ldrh	r3, [r1, #12]
 800a20a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a20c:	079d      	lsls	r5, r3, #30
 800a20e:	4606      	mov	r6, r0
 800a210:	460c      	mov	r4, r1
 800a212:	d507      	bpl.n	800a224 <__smakebuf_r+0x1c>
 800a214:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a218:	6023      	str	r3, [r4, #0]
 800a21a:	6123      	str	r3, [r4, #16]
 800a21c:	2301      	movs	r3, #1
 800a21e:	6163      	str	r3, [r4, #20]
 800a220:	b003      	add	sp, #12
 800a222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a224:	ab01      	add	r3, sp, #4
 800a226:	466a      	mov	r2, sp
 800a228:	f7ff ffc8 	bl	800a1bc <__swhatbuf_r>
 800a22c:	9f00      	ldr	r7, [sp, #0]
 800a22e:	4605      	mov	r5, r0
 800a230:	4639      	mov	r1, r7
 800a232:	4630      	mov	r0, r6
 800a234:	f7ff f87c 	bl	8009330 <_malloc_r>
 800a238:	b948      	cbnz	r0, 800a24e <__smakebuf_r+0x46>
 800a23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23e:	059a      	lsls	r2, r3, #22
 800a240:	d4ee      	bmi.n	800a220 <__smakebuf_r+0x18>
 800a242:	f023 0303 	bic.w	r3, r3, #3
 800a246:	f043 0302 	orr.w	r3, r3, #2
 800a24a:	81a3      	strh	r3, [r4, #12]
 800a24c:	e7e2      	b.n	800a214 <__smakebuf_r+0xc>
 800a24e:	89a3      	ldrh	r3, [r4, #12]
 800a250:	6020      	str	r0, [r4, #0]
 800a252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a256:	81a3      	strh	r3, [r4, #12]
 800a258:	9b01      	ldr	r3, [sp, #4]
 800a25a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a25e:	b15b      	cbz	r3, 800a278 <__smakebuf_r+0x70>
 800a260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a264:	4630      	mov	r0, r6
 800a266:	f000 f81d 	bl	800a2a4 <_isatty_r>
 800a26a:	b128      	cbz	r0, 800a278 <__smakebuf_r+0x70>
 800a26c:	89a3      	ldrh	r3, [r4, #12]
 800a26e:	f023 0303 	bic.w	r3, r3, #3
 800a272:	f043 0301 	orr.w	r3, r3, #1
 800a276:	81a3      	strh	r3, [r4, #12]
 800a278:	89a3      	ldrh	r3, [r4, #12]
 800a27a:	431d      	orrs	r5, r3
 800a27c:	81a5      	strh	r5, [r4, #12]
 800a27e:	e7cf      	b.n	800a220 <__smakebuf_r+0x18>

0800a280 <_fstat_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4d07      	ldr	r5, [pc, #28]	@ (800a2a0 <_fstat_r+0x20>)
 800a284:	2300      	movs	r3, #0
 800a286:	4604      	mov	r4, r0
 800a288:	4608      	mov	r0, r1
 800a28a:	4611      	mov	r1, r2
 800a28c:	602b      	str	r3, [r5, #0]
 800a28e:	f7f7 fe33 	bl	8001ef8 <_fstat>
 800a292:	1c43      	adds	r3, r0, #1
 800a294:	d102      	bne.n	800a29c <_fstat_r+0x1c>
 800a296:	682b      	ldr	r3, [r5, #0]
 800a298:	b103      	cbz	r3, 800a29c <_fstat_r+0x1c>
 800a29a:	6023      	str	r3, [r4, #0]
 800a29c:	bd38      	pop	{r3, r4, r5, pc}
 800a29e:	bf00      	nop
 800a2a0:	200013f8 	.word	0x200013f8

0800a2a4 <_isatty_r>:
 800a2a4:	b538      	push	{r3, r4, r5, lr}
 800a2a6:	4d06      	ldr	r5, [pc, #24]	@ (800a2c0 <_isatty_r+0x1c>)
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	4608      	mov	r0, r1
 800a2ae:	602b      	str	r3, [r5, #0]
 800a2b0:	f7f7 fe32 	bl	8001f18 <_isatty>
 800a2b4:	1c43      	adds	r3, r0, #1
 800a2b6:	d102      	bne.n	800a2be <_isatty_r+0x1a>
 800a2b8:	682b      	ldr	r3, [r5, #0]
 800a2ba:	b103      	cbz	r3, 800a2be <_isatty_r+0x1a>
 800a2bc:	6023      	str	r3, [r4, #0]
 800a2be:	bd38      	pop	{r3, r4, r5, pc}
 800a2c0:	200013f8 	.word	0x200013f8

0800a2c4 <_init>:
 800a2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2c6:	bf00      	nop
 800a2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ca:	bc08      	pop	{r3}
 800a2cc:	469e      	mov	lr, r3
 800a2ce:	4770      	bx	lr

0800a2d0 <_fini>:
 800a2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d2:	bf00      	nop
 800a2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d6:	bc08      	pop	{r3}
 800a2d8:	469e      	mov	lr, r3
 800a2da:	4770      	bx	lr
