# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do DATA_BUFFERING_SYSTEM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Mar 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DATA_BUFFERING_SYSTEM
# -- Compiling architecture behaviour of DATA_BUFFERING_SYSTEM
# End time: 15:10:09 on Mar 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:09 on Mar 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FIFO_BLOCK
# -- Compiling architecture behaviour of FIFO_BLOCK
# End time: 15:10:10 on Mar 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.data_buffering_system
# vsim -gui -l msim_transcript work.data_buffering_system 
# Start time: 15:10:44 on Mar 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.data_buffering_system(behaviour)
# Loading work.fifo_block(behaviour)
do {C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
add wave  \
sim:/data_buffering_system/ready_to_fill
add wave  \
sim:/data_buffering_system/FIFO1/fifo_size
add wave  \
sim:/data_buffering_system/FIFO2/fifo_size
add wave  \
sim:/data_buffering_system/FIFO3/fifo_size
add wave  \
sim:/data_buffering_system/fill_done
add wave  \
sim:/data_buffering_system/ready_to_empty
add wave  \
sim:/data_buffering_system/DOUT
add wave  \
sim:/data_buffering_system/empty_done
run -all
# End time: 15:26:27 on Mar 24,2021, Elapsed time: 0:15:43
# Errors: 0, Warnings: 0
