Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan 11 11:29:15 2024
| Host         : smaz-brn running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -file ./report/impl_timing_report.txt
| Design       : w_icons_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    372         
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (859)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2110)
---------------------------
 There are 372 register/latch pins with no clock driven by root clock pin: i_common_clkdiv_by_n_top/clkdiv_n_reg/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[1]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[2]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[3]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[4]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[5]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[6]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_n_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_n_reg/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_p_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (859)
--------------------------------------------------
 There are 859 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.047        0.000                      0                 3664        0.119        0.000                      0                 3664       15.500        0.000                       0                  1284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_ref_pin  {0.000 16.000}       32.000          31.250          
clk_spi_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ref_pin        28.234        0.000                      0                   16        0.245        0.000                      0                   16       15.500        0.000                       0                    18  
clk_spi_pin        45.394        0.000                      0                 2549        0.119        0.000                      0                 2549       49.500        0.000                       0                  1266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ref_pin        clk_ref_pin             26.047        0.000                      0                   15        1.885        0.000                      0                   15  
**async_default**  clk_spi_pin        clk_spi_pin             92.450        0.000                      0                 1084        0.813        0.000                      0                 1084  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_pin
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack       28.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.234ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/set_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 2.209ns (62.978%)  route 1.299ns (37.022%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.197 f  i_common_clkdiv_by_n_top/next_count0_carry__0/O[3]
                         net (fo=3, routed)           0.818     8.015    i_common_clkdiv_by_n_top/next_count0_carry__0_n_4
    SLICE_X53Y104        LUT4 (Prop_lut4_I0_O)        0.306     8.321 r  i_common_clkdiv_by_n_top/set_clk0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.321    i_common_clkdiv_by_n_top/set_clk0_carry_i_2__0_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.719 r  i_common_clkdiv_by_n_top/set_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.719    i_common_clkdiv_by_n_top/set_clk0
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X53Y104        FDCE (Setup_fdce_C_D)       -0.198    36.953    i_common_clkdiv_by_n_top/set_clk_reg
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                 28.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/Q
                         net (fo=1, routed)           0.170     1.783    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.820     1.985    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X33Y124        FDCE (Hold_fdce_C_D)         0.066     1.537    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_pin
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { CLK_REF_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  CLK_REF_I_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_pin
  To Clock:  clk_spi_pin

Setup :            0  Failing Endpoints,  Worst Slack       45.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.016ns  (logic 0.583ns (14.516%)  route 3.433ns (85.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 106.136 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          2.363    60.849    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.500   106.136    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]/C
                         clock pessimism              0.667   106.803    
                         clock uncertainty           -0.035   106.768    
    SLICE_X46Y106        FDRE (Setup_fdre_C_R)       -0.524   106.244    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]
  -------------------------------------------------------------------
                         required time                        106.244    
                         arrival time                         -60.849    
  -------------------------------------------------------------------
                         slack                                 45.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/D
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin fall@50.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        0.257ns  (logic 0.191ns (74.233%)  route 0.066ns (25.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 53.096 - 50.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 52.399 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.551    52.399    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X39Y125        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDPE (Prop_fdpe_C_Q)         0.146    52.545 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[3]/Q
                         net (fo=2, routed)           0.066    52.611    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg_n_0_[3]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.045    52.656 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d[36]_i_1/O
                         net (fo=1, routed)           0.000    52.656    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d2_out[36]
    SLICE_X38Y125        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.820    53.096    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/C  (IS_INVERTED)
                         clock pessimism             -0.685    52.412    
    SLICE_X38Y125        FDCE (Hold_fdce_C_D)         0.125    52.537    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]
  -------------------------------------------------------------------
                         required time                        -52.537    
                         arrival time                          52.656    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SPI_CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  SPI_CLK_I_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ref_pin
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.047ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.647%)  route 4.868ns (89.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.417    10.655    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[3]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.361    36.702    i_common_clkdiv_by_n_top/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/clkdiv_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_spi_pin
  To Clock:  clk_spi_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.450ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.890    13.958    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X42Y105        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X42Y105        FDCE (Recov_fdce_C_CLR)     -0.361   106.409    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                 92.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X34Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X34Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X34Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.376    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.813    





