#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1684900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16abb40 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x16d3aa0 .functor NOT 1, L_0x16d55d0, C4<0>, C4<0>, C4<0>;
o0x7f9d07964dc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x16d5380 .functor XOR 4, L_0x16d5250, o0x7f9d07964dc8, C4<0000>, C4<0000>;
L_0x16d5490 .functor XOR 4, L_0x16d5380, L_0x16d53f0, C4<0000>, C4<0000>;
v0x16d2d20_0 .net *"_ivl_10", 3 0, L_0x16d53f0;  1 drivers
v0x16d2e20_0 .net *"_ivl_12", 3 0, L_0x16d5490;  1 drivers
v0x16d2f00_0 .net *"_ivl_2", 3 0, L_0x16d51b0;  1 drivers
v0x16d2fc0_0 .net *"_ivl_4", 3 0, L_0x16d5250;  1 drivers
; Elide local net with no drivers, v0x16d30a0_0 name=_ivl_6
v0x16d31d0_0 .net *"_ivl_8", 3 0, L_0x16d5380;  1 drivers
v0x16d32b0_0 .net "c", 0 0, v0x16cecf0_0;  1 drivers
v0x16d3350_0 .var "clk", 0 0;
v0x16d33f0_0 .net "d", 0 0, v0x16cee30_0;  1 drivers
o0x7f9d07964c48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x16d3520_0 .net "mux_in_dut", 3 0, o0x7f9d07964c48;  0 drivers
v0x16d35c0_0 .net "mux_in_ref", 3 0, L_0x16d3cd0;  1 drivers
v0x16d3660_0 .var/2u "stats1", 159 0;
v0x16d3720_0 .var/2u "strobe", 0 0;
v0x16d37e0_0 .net "tb_match", 0 0, L_0x16d55d0;  1 drivers
v0x16d38a0_0 .net "tb_mismatch", 0 0, L_0x16d3aa0;  1 drivers
v0x16d3960_0 .net "wavedrom_enable", 0 0, v0x16ceed0_0;  1 drivers
v0x16d3a00_0 .net "wavedrom_title", 511 0, v0x16cef70_0;  1 drivers
L_0x16d51b0 .concat [ 4 0 0 0], L_0x16d3cd0;
L_0x16d5250 .concat [ 4 0 0 0], L_0x16d3cd0;
L_0x16d53f0 .concat [ 4 0 0 0], L_0x16d3cd0;
L_0x16d55d0 .cmp/eeq 4, L_0x16d51b0, L_0x16d5490;
S_0x16ab440 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x16abb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x16d3b40 .functor OR 1, v0x16cecf0_0, v0x16cee30_0, C4<0>, C4<0>;
L_0x16d3c10 .functor NOT 1, v0x16cee30_0, C4<0>, C4<0>, C4<0>;
L_0x16d3e90 .functor AND 1, v0x16cecf0_0, v0x16cee30_0, C4<1>, C4<1>;
v0x168b9c0_0 .net *"_ivl_10", 0 0, L_0x16d3c10;  1 drivers
v0x168bcd0_0 .net *"_ivl_15", 0 0, L_0x16d3e90;  1 drivers
v0x168c010_0 .net *"_ivl_2", 0 0, L_0x16d3b40;  1 drivers
L_0x7f9d0791b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x168c350_0 .net/2s *"_ivl_6", 0 0, L_0x7f9d0791b018;  1 drivers
v0x16ab930_0 .net "c", 0 0, v0x16cecf0_0;  alias, 1 drivers
v0x16ab230_0 .net "d", 0 0, v0x16cee30_0;  alias, 1 drivers
v0x1698d30_0 .net "mux_in", 3 0, L_0x16d3cd0;  alias, 1 drivers
L_0x16d3cd0 .concat8 [ 1 1 1 1], L_0x16d3b40, L_0x7f9d0791b018, L_0x16d3c10, L_0x16d3e90;
S_0x16ce500 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x16abb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x16cecf0_0 .var "c", 0 0;
v0x16ced90_0 .net "clk", 0 0, v0x16d3350_0;  1 drivers
v0x16cee30_0 .var "d", 0 0;
v0x16ceed0_0 .var "wavedrom_enable", 0 0;
v0x16cef70_0 .var "wavedrom_title", 511 0;
E_0x16974d0/0 .event negedge, v0x16ced90_0;
E_0x16974d0/1 .event posedge, v0x16ced90_0;
E_0x16974d0 .event/or E_0x16974d0/0, E_0x16974d0/1;
E_0x1697740 .event negedge, v0x16ced90_0;
E_0x1697990 .event posedge, v0x16ced90_0;
S_0x16ce7f0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x16ce500;
 .timescale -12 -12;
v0x16ce9f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16ceaf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x16ce500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16cf120 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x16abb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
v0x16d22d0_0 .net "c", 0 0, v0x16cecf0_0;  alias, 1 drivers
v0x16d2370_0 .net "d", 0 0, v0x16cee30_0;  alias, 1 drivers
v0x16d2430_0 .net "mux_in", 3 0, o0x7f9d07964c48;  alias, 0 drivers
v0x16d2500_0 .net "not_c", 0 0, L_0x16d4170;  1 drivers
v0x16d25a0_0 .net "not_d", 0 0, L_0x16d4220;  1 drivers
v0x16d2640_0 .net "w1", 0 0, L_0x16d42d0;  1 drivers
v0x16d2730_0 .net "w2", 0 0, L_0x16d4380;  1 drivers
v0x16d2820_0 .net "x", 0 0, L_0x16d4430;  1 drivers
v0x16d2910_0 .net "y", 0 0, L_0x16d44e0;  1 drivers
v0x16d29b0_0 .net "z", 0 0, L_0x16d4590;  1 drivers
L_0x16d5080 .part o0x7f9d07964c48, 0, 2;
S_0x16cf300 .scope module, "and1" "andGate2" 4 23, 4 73 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x16d42d0 .functor AND 1, v0x16cecf0_0, L_0x16d4220, C4<1>, C4<1>;
v0x16cf520_0 .net "in1", 0 0, v0x16cecf0_0;  alias, 1 drivers
v0x16cf630_0 .net "in2", 0 0, L_0x16d4220;  alias, 1 drivers
v0x16cf6f0_0 .net "out", 0 0, L_0x16d42d0;  alias, 1 drivers
S_0x16cf810 .scope module, "and2" "andGate2" 4 30, 4 73 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x16d4380 .functor AND 1, L_0x16d4170, L_0x16d42d0, C4<1>, C4<1>;
v0x16cf9f0_0 .net "in1", 0 0, L_0x16d4170;  alias, 1 drivers
v0x16cfad0_0 .net "in2", 0 0, L_0x16d42d0;  alias, 1 drivers
v0x16cfb90_0 .net "out", 0 0, L_0x16d4380;  alias, 1 drivers
S_0x16cfca0 .scope module, "and3" "andGate2" 4 51, 4 73 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x16d4590 .functor AND 1, L_0x16d4430, L_0x16d44e0, C4<1>, C4<1>;
v0x16cfeb0_0 .net "in1", 0 0, L_0x16d4430;  alias, 1 drivers
v0x16cff70_0 .net "in2", 0 0, L_0x16d44e0;  alias, 1 drivers
v0x16d0030_0 .net "out", 0 0, L_0x16d4590;  alias, 1 drivers
S_0x16d0180 .scope module, "mux" "mux4to1" 4 58, 4 87 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 1 "out";
v0x16d0360_0 .net *"_ivl_1", 0 0, L_0x16d4760;  1 drivers
L_0x7f9d0791b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16d0440_0 .net *"_ivl_11", 0 0, L_0x7f9d0791b0a8;  1 drivers
v0x16d0520_0 .net *"_ivl_12", 1 0, L_0x16d4b60;  1 drivers
v0x16d0610_0 .net *"_ivl_15", 0 0, L_0x16d4c30;  1 drivers
v0x16d06f0_0 .net *"_ivl_16", 1 0, L_0x16d4d10;  1 drivers
v0x16d0820_0 .net *"_ivl_18", 1 0, L_0x16d4db0;  1 drivers
v0x16d0900_0 .net *"_ivl_3", 0 0, L_0x16d4800;  1 drivers
v0x16d09e0_0 .net *"_ivl_4", 1 0, L_0x16d48a0;  1 drivers
L_0x7f9d0791b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16d0ac0_0 .net *"_ivl_7", 0 0, L_0x7f9d0791b060;  1 drivers
v0x16d0ba0_0 .net *"_ivl_8", 1 0, L_0x16d49d0;  1 drivers
L_0x7f9d0791b0f0 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x16d0c80_0 .net "a", 1 0, L_0x7f9d0791b0f0;  1 drivers
L_0x7f9d0791b138 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x16d0d60_0 .net "b", 1 0, L_0x7f9d0791b138;  1 drivers
v0x16d0e40_0 .net "c", 0 0, L_0x16d4590;  alias, 1 drivers
v0x16d0ee0_0 .net "d", 0 0, L_0x16d4380;  alias, 1 drivers
v0x16d0fb0_0 .net "out", 0 0, L_0x16d4f90;  1 drivers
v0x16d1050_0 .net "s", 1 0, L_0x16d5080;  1 drivers
L_0x16d4760 .part L_0x16d5080, 1, 1;
L_0x16d4800 .part L_0x16d5080, 0, 1;
L_0x16d48a0 .concat [ 1 1 0 0], L_0x16d4380, L_0x7f9d0791b060;
L_0x16d49d0 .concat [ 1 1 0 0], L_0x16d4590, L_0x7f9d0791b0a8;
L_0x16d4b60 .functor MUXZ 2, L_0x16d49d0, L_0x16d48a0, L_0x16d4800, C4<>;
L_0x16d4c30 .part L_0x16d5080, 0, 1;
L_0x16d4d10 .functor MUXZ 2, L_0x7f9d0791b0f0, L_0x7f9d0791b138, L_0x16d4c30, C4<>;
L_0x16d4db0 .functor MUXZ 2, L_0x16d4d10, L_0x16d4b60, L_0x16d4760, C4<>;
L_0x16d4f90 .part L_0x16d4db0, 0, 1;
S_0x16d11d0 .scope module, "ng1" "notGate" 4 11, 4 67 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x16d4170 .functor NOT 1, v0x16cecf0_0, C4<0>, C4<0>, C4<0>;
v0x16d1420_0 .net "in", 0 0, v0x16cecf0_0;  alias, 1 drivers
v0x16d14e0_0 .net "out", 0 0, L_0x16d4170;  alias, 1 drivers
S_0x16d15c0 .scope module, "ng2" "notGate" 4 17, 4 67 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x16d4220 .functor NOT 1, v0x16cee30_0, C4<0>, C4<0>, C4<0>;
v0x16d17f0_0 .net "in", 0 0, v0x16cee30_0;  alias, 1 drivers
v0x16d1900_0 .net "out", 0 0, L_0x16d4220;  alias, 1 drivers
S_0x16d19e0 .scope module, "or1" "orGate2" 4 37, 4 80 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x16d4430 .functor OR 1, L_0x16d4170, v0x16cee30_0, C4<0>, C4<0>;
v0x16d1bc0_0 .net "in1", 0 0, L_0x16d4170;  alias, 1 drivers
v0x16d1cd0_0 .net "in2", 0 0, v0x16cee30_0;  alias, 1 drivers
v0x16d1d90_0 .net "out", 0 0, L_0x16d4430;  alias, 1 drivers
S_0x16d1e80 .scope module, "or2" "orGate2" 4 44, 4 80 0, S_0x16cf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x16d44e0 .functor OR 1, v0x16cecf0_0, L_0x16d4220, C4<0>, C4<0>;
v0x16d2060_0 .net "in1", 0 0, v0x16cecf0_0;  alias, 1 drivers
v0x16d2120_0 .net "in2", 0 0, L_0x16d4220;  alias, 1 drivers
v0x16d21e0_0 .net "out", 0 0, L_0x16d44e0;  alias, 1 drivers
S_0x16d2b20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x16abb40;
 .timescale -12 -12;
E_0x167f9f0 .event anyedge, v0x16d3720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16d3720_0;
    %nor/r;
    %assign/vec4 v0x16d3720_0, 0;
    %wait E_0x167f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16ce500;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x16cee30_0, 0;
    %assign/vec4 v0x16cecf0_0, 0;
    %wait E_0x1697740;
    %wait E_0x1697990;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x16cee30_0, 0;
    %assign/vec4 v0x16cecf0_0, 0;
    %wait E_0x1697990;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x16cee30_0, 0;
    %assign/vec4 v0x16cecf0_0, 0;
    %wait E_0x1697990;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x16cee30_0, 0;
    %assign/vec4 v0x16cecf0_0, 0;
    %wait E_0x1697990;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x16cee30_0, 0;
    %assign/vec4 v0x16cecf0_0, 0;
    %wait E_0x1697740;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16ceaf0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16974d0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x16cee30_0, 0;
    %assign/vec4 v0x16cecf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16abb40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16d3350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16d3720_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16abb40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x16d3350_0;
    %inv;
    %store/vec4 v0x16d3350_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16abb40;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16ced90_0, v0x16d38a0_0, v0x16d32b0_0, v0x16d33f0_0, v0x16d35c0_0, v0x16d3520_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16abb40;
T_7 ;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16abb40;
T_8 ;
    %wait E_0x16974d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16d3660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16d3660_0, 4, 32;
    %load/vec4 v0x16d37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16d3660_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16d3660_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16d3660_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16d35c0_0;
    %load/vec4 v0x16d35c0_0;
    %load/vec4 v0x16d3520_0;
    %xor;
    %load/vec4 v0x16d35c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16d3660_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x16d3660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16d3660_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2014_q3/iter0/response3/top_module.sv";
