

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readweights'
================================================================
* Date:           Thu Apr 11 18:18:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       default (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readweights  |        9|        9|         2|          1|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:14]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weightsT = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 6 'alloca' 'weightsT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weightsT_1 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 7 'alloca' 'weightsT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weightsT_2 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 8 'alloca' 'weightsT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weightsT_3 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 9 'alloca' 'weightsT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weightsT_4 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 10 'alloca' 'weightsT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT_5 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 11 'alloca' 'weightsT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_6 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 12 'alloca' 'weightsT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_7 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 13 'alloca' 'weightsT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_8 = alloca i32 1" [conv2D0.cpp:10]   --->   Operation 14 'alloca' 'weightsT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln14 = store i4 0, i4 %i_1" [conv2D0.cpp:14]   --->   Operation 16 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [conv2D0.cpp:14]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%icmp_ln14 = icmp_eq  i4 %i, i4 9" [conv2D0.cpp:14]   --->   Operation 19 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln14 = add i4 %i, i4 1" [conv2D0.cpp:14]   --->   Operation 20 'add' 'add_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc12.split, void %loop_k1.preheader.exitStub" [conv2D0.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %i" [conv2D0.cpp:14]   --->   Operation 22 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln14" [conv2D0.cpp:15]   --->   Operation 23 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%weightsT_9 = load i4 %weights_addr" [conv2D0.cpp:15]   --->   Operation 24 'load' 'weightsT_9' <Predicate = (!icmp_ln14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (1.88ns)   --->   "%switch_ln15 = switch i4 %i, void %arrayidx11.case.8, i4 0, void %for.inc12.split.arrayidx11.exit_crit_edge1, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %for.inc12.split.arrayidx11.exit_crit_edge" [conv2D0.cpp:15]   --->   Operation 25 'switch' 'switch_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.88>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln14 = store i4 %add_ln14, i4 %i_1" [conv2D0.cpp:14]   --->   Operation 26 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc12" [conv2D0.cpp:14]   --->   Operation 27 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weightsT_load = load i8 %weightsT"   --->   Operation 50 'load' 'weightsT_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weightsT_1_load = load i8 %weightsT_1"   --->   Operation 51 'load' 'weightsT_1_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%weightsT_2_load = load i8 %weightsT_2"   --->   Operation 52 'load' 'weightsT_2_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weightsT_3_load = load i8 %weightsT_3"   --->   Operation 53 'load' 'weightsT_3_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weightsT_4_load = load i8 %weightsT_4"   --->   Operation 54 'load' 'weightsT_4_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%weightsT_5_load = load i8 %weightsT_5"   --->   Operation 55 'load' 'weightsT_5_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weightsT_6_load = load i8 %weightsT_6"   --->   Operation 56 'load' 'weightsT_6_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weightsT_7_load = load i8 %weightsT_7"   --->   Operation 57 'load' 'weightsT_7_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weightsT_8_load = load i8 %weightsT_8"   --->   Operation 58 'load' 'weightsT_8_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_8_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_6_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_4_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_2_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:10]   --->   Operation 28 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [conv2D0.cpp:10]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:14]   --->   Operation 30 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%weightsT_9 = load i4 %weights_addr" [conv2D0.cpp:15]   --->   Operation 31 'load' 'weightsT_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_7" [conv2D0.cpp:10]   --->   Operation 32 'store' 'store_ln10' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 33 'br' 'br_ln15' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_6" [conv2D0.cpp:10]   --->   Operation 34 'store' 'store_ln10' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 35 'br' 'br_ln15' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_5" [conv2D0.cpp:10]   --->   Operation 36 'store' 'store_ln10' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 37 'br' 'br_ln15' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_4" [conv2D0.cpp:10]   --->   Operation 38 'store' 'store_ln10' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 39 'br' 'br_ln15' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_3" [conv2D0.cpp:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 41 'br' 'br_ln15' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_2" [conv2D0.cpp:10]   --->   Operation 42 'store' 'store_ln10' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 43 'br' 'br_ln15' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_1" [conv2D0.cpp:10]   --->   Operation 44 'store' 'store_ln10' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 45 'br' 'br_ln15' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT" [conv2D0.cpp:10]   --->   Operation 46 'store' 'store_ln10' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln10 = store i8 %weightsT_9, i8 %weightsT_8" [conv2D0.cpp:10]   --->   Operation 48 'store' 'store_ln10' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx11.exit" [conv2D0.cpp:15]   --->   Operation 49 'br' 'br_ln15' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln14', conv2D0.cpp:14) of constant 0 on local variable 'i', conv2D0.cpp:14 [22]  (1.588 ns)
	'load' operation 4 bit ('i', conv2D0.cpp:14) on local variable 'i', conv2D0.cpp:14 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln14', conv2D0.cpp:14) [26]  (1.735 ns)
	'store' operation 0 bit ('store_ln14', conv2D0.cpp:14) of variable 'add_ln14', conv2D0.cpp:14 on local variable 'i', conv2D0.cpp:14 [65]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT', conv2D0.cpp:15) on array 'weights' [35]  (2.322 ns)
	'store' operation 0 bit ('store_ln10', conv2D0.cpp:10) of variable 'weightsT', conv2D0.cpp:15 on local variable 'weightsT', conv2D0.cpp:10 [38]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
