$date
	Mon Dec 12 22:09:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shiftReg4bit_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " PL [3:0] $end
$var reg 2 # S [1:0] $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$scope module SR $end
$var wire 4 & PL [3:0] $end
$var wire 2 ' S [1:0] $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var reg 4 ( Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b1 '
b1001 &
0%
0$
b1 #
b1001 "
bx !
$end
#5
b1100 !
b1100 (
1$
#10
0$
b10 #
b10 '
#15
b11 !
b11 (
1$
#20
0$
b11 #
b11 '
#25
b1001 !
b1001 (
1$
#30
0$
b0 #
b0 '
#35
1$
#40
0$
1%
#45
b0 !
b0 (
1$
#50
0$
#55
1$
#60
0$
