

================================================================
== Vivado HLS Report for 'k2c_matmul'
================================================================
* Date:           Mon Apr 22 22:21:25 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.186|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|        12|          6|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      5|       -|       -|
|Expression       |        -|      -|       0|    1317|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     53|    1416|     917|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     203|
|Register         |        -|      -|    2018|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     58|    3434|    2437|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      7|       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U6   |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U7   |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_128nfYi_U10  |WebModel_mul_128nfYi  |        0|     16|  361|  195|
    |WebModel_mul_64nseOg_U9   |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U8   |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     53| 1416|  917|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |WebModel_mac_mulag8j_U11  |WebModel_mac_mulag8j  | i0 * i1 + i2 |
    |WebModel_mac_mulag8j_U12  |WebModel_mac_mulag8j  | i0 * i1 + i2 |
    |WebModel_mac_mulahbi_U13  |WebModel_mac_mulahbi  | i0 * i1 + i2 |
    |WebModel_mul_mul_ibs_U14  |WebModel_mul_mul_ibs  |    i0 * i1   |
    |WebModel_mul_mul_ibs_U15  |WebModel_mul_mul_ibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |a10_fu_213_p2                   |     +    |      0|  0|   22|          15|           1|
    |i_4_fu_342_p2                   |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next3_fu_382_p2  |     +    |      0|  0|  199|           1|         192|
    |indvar_flatten_op_fu_331_p2     |     +    |      0|  0|  135|           1|         128|
    |j_1_fu_410_p2                   |     +    |      0|  0|   71|           1|          64|
    |k_s_fu_283_p2                   |     +    |      0|  0|   71|           1|          64|
    |sum2_fu_400_p2                  |     +    |      0|  0|   23|          16|          16|
    |sum3_fu_373_p2                  |     +    |      0|  0|   23|          16|          16|
    |exitcond3_fu_208_p2             |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten3_fu_265_p2     |   icmp   |      0|  0|   93|         192|         192|
    |exitcond_flatten_fu_270_p2      |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_293_p2              |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_mid_fu_252_p2          |   icmp   |      0|  0|   29|          64|           1|
    |tmp_7_fu_313_p2                 |    or    |      0|  0|    2|           1|           1|
    |exitcond_mid3_fu_298_p3         |  select  |      0|  0|    2|           1|           1|
    |grp_fu_428_p0                   |  select  |      0|  0|   16|           1|          16|
    |i_mid2_fu_351_p3                |  select  |      0|  0|   64|           1|          64|
    |i_mid_fu_275_p3                 |  select  |      0|  0|   64|           1|           1|
    |indvar_flatten_next_fu_415_p3   |  select  |      0|  0|  128|           1|           1|
    |j_mid2_fu_319_p3                |  select  |      0|  0|   64|           1|           1|
    |k_mid2_fu_305_p3                |  select  |      0|  0|   64|           1|          64|
    |outrowidx_mid2_fu_394_p3        |  select  |      0|  0|   16|           1|          16|
    |outrowidx_mid_fu_388_p3         |  select  |      0|  0|   16|           1|           1|
    |sum_cast_mid219_v_fu_357_p3     |  select  |      0|  0|   16|           1|          16|
    |sum_cast_mid2_v_fu_362_p3       |  select  |      0|  0|   16|           1|          16|
    |ap_enable_pp0                   |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|    2|           2|           1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      0|  0| 1317|         579|        1195|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |C_address0                                |  15|          3|   15|         45|
    |C_d0                                      |  15|          3|   32|         96|
    |a_reg_120                                 |   9|          2|   15|         30|
    |ap_NS_fsm                                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                   |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_169_p4                |   9|          2|   64|        128|
    |ap_phi_mux_indvar_flatten3_phi_fu_135_p4  |   9|          2|  192|        384|
    |ap_phi_mux_indvar_flatten_phi_fu_158_p4   |   9|          2|  128|        256|
    |ap_phi_mux_j_phi_fu_180_p4                |   9|          2|   64|        128|
    |ap_phi_mux_k_phi_fu_147_p4                |   9|          2|   64|        128|
    |i_reg_165                                 |   9|          2|   64|        128|
    |indvar_flatten3_reg_131                   |   9|          2|  192|        384|
    |indvar_flatten_reg_154                    |   9|          2|  128|        256|
    |j_reg_176                                 |   9|          2|   64|        128|
    |k_reg_143                                 |   9|          2|   64|        128|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 203|         45| 1088|       2236|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |B_load_3_reg_649                         |   32|   0|   32|          0|
    |B_load_reg_654                           |   32|   0|   32|          0|
    |C_addr_3_reg_664                         |   15|   0|   15|          0|
    |a_reg_120                                |   15|   0|   15|          0|
    |ap_CS_fsm                                |   13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |bound5_reg_531                           |  192|   0|  192|          0|
    |bound_reg_502                            |  128|   0|  128|          0|
    |exitcond_flatten3_reg_556                |    1|   0|    1|          0|
    |exitcond_flatten3_reg_556_pp0_iter1_reg  |    1|   0|    1|          0|
    |exitcond_flatten_reg_560                 |    1|   0|    1|          0|
    |exitcond_mid3_reg_580                    |    1|   0|    1|          0|
    |exitcond_mid_reg_536                     |    1|   0|    1|          0|
    |i_mid2_reg_624                           |   64|   0|   64|          0|
    |i_mid_reg_568                            |   64|   0|   64|          0|
    |i_reg_165                                |   64|   0|   64|          0|
    |indvar_flatten3_reg_131                  |  192|   0|  192|          0|
    |indvar_flatten_next3_reg_644             |  192|   0|  192|          0|
    |indvar_flatten_next_reg_674              |  128|   0|  128|          0|
    |indvar_flatten_op_reg_603                |  128|   0|  128|          0|
    |indvar_flatten_reg_154                   |  128|   0|  128|          0|
    |j_1_reg_669                              |   64|   0|   64|          0|
    |j_mid2_reg_592                           |   64|   0|   64|          0|
    |j_reg_176                                |   64|   0|   64|          0|
    |k_cast_mid2_reg_608                      |   16|   0|   16|          0|
    |k_mid2_reg_587                           |   64|   0|   64|          0|
    |k_reg_143                                |   64|   0|   64|          0|
    |outrowidx_mid1_reg_659                   |   16|   0|   16|          0|
    |outrowidx_reg_639                        |   16|   0|   16|          0|
    |sum_reg_551                              |   16|   0|   16|          0|
    |tmp1_mid2_reg_613                        |   16|   0|   16|          0|
    |tmp_30_reg_524                           |   16|   0|   16|          0|
    |tmp_31_reg_508                           |   16|   0|   16|          0|
    |tmp_32_reg_487                           |   16|   0|   16|          0|
    |tmp_33_reg_541                           |   16|   0|   16|          0|
    |tmp_34_reg_546                           |   16|   0|   16|          0|
    |tmp_35_reg_574                           |   16|   0|   16|          0|
    |tmp_36_reg_618                           |   16|   0|   16|          0|
    |tmp_37_reg_597                           |   16|   0|   16|          0|
    |tmp_3_reg_679                            |   32|   0|   32|          0|
    |tmp_reg_474                              |   64|   0|   64|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 2018|   0| 2018|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|C_address0  | out |   15|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|A_address0  | out |   15|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|A_address1  | out |   15|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_q1        |  in |   32|  ap_memory |       A      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|outcols     |  in |   64|   ap_none  |    outcols   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

