// Seed: 2505633610
module module_0 (
    inout supply1 id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input wand id_8,
    input wor id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    output uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    output wire id_16,
    output tri0 id_17,
    output tri0 id_18,
    output wor id_19,
    output tri0 module_0,
    input uwire id_21,
    output tri0 id_22,
    input wand id_23,
    input tri id_24
);
  always @(posedge (1)) begin : id_26
    id_10 = 1'b0;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    output tri id_13,
    input tri1 id_14,
    output supply0 id_15,
    output wand id_16,
    input uwire id_17,
    output tri1 id_18,
    input wor id_19,
    input wor id_20,
    input supply0 id_21,
    input wor id_22,
    inout wor id_23,
    output wire id_24,
    input tri0 id_25,
    input wand id_26,
    output wor id_27,
    output tri0 id_28,
    output tri0 id_29
);
  wire id_31;
  module_0(
      id_23,
      id_24,
      id_5,
      id_11,
      id_10,
      id_22,
      id_8,
      id_28,
      id_23,
      id_22,
      id_8,
      id_21,
      id_21,
      id_27,
      id_25,
      id_20,
      id_23,
      id_8,
      id_29,
      id_15,
      id_11,
      id_14,
      id_27,
      id_14,
      id_26
  );
endmodule
