{"vcs1":{"timestamp_begin":1680368030.659987510, "rt":1.33, "ut":0.25, "st":0.16}}
{"vcselab":{"timestamp_begin":1680368032.020591405, "rt":0.58, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1680368032.627756354, "rt":0.25, "ut":0.06, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680368030.339847188}
{"VCS_COMP_START_TIME": 1680368030.339847188}
{"VCS_COMP_END_TIME": 1680368035.905892766}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340152}}
{"stitch_vcselab": {"peak_mem": 239016}}
