

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc3'
================================================================
* Date:           Tue Jun  1 15:08:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.166 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       29|   314094|  0.295 us|  3.193 ms|   29|  314094|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- right_height_loop  |       28|   314093|  29 ~ 1307|          -|          -|  1 ~ 480|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 7 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 8 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 9 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 10 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %height"   --->   Operation 11 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln34, void %.split196, i32 0, void %newFuncRoot" [background_loop.cpp:34]   --->   Operation 13 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %y, i32 1" [background_loop.cpp:34]   --->   Operation 14 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %y, i32 %height_read"   --->   Operation 15 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln34 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %y, i32 %height" [background_loop.cpp:34]   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln878, void %.split196, void %.preheader.exitStub" [background_loop.cpp:34]   --->   Operation 17 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 19 [2/2] (6.91ns)   --->   "%call_ln34 = call void @dataflow_in_loop_right_height_loop, i32 %width_read, i32 %y, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i64 %ddr_update_read, i32 %update" [background_loop.cpp:34]   --->   Operation 19 'call' 'call_ln34' <Predicate = (!icmp_ln878)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 480" [background_loop.cpp:37]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [background_loop.cpp:37]   --->   Operation 21 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln34 = call void @dataflow_in_loop_right_height_loop, i32 %width_read, i32 %y, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i64 %ddr_update_read, i32 %update" [background_loop.cpp:34]   --->   Operation 22 'call' 'call_ln34' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br void %.preheader1" [background_loop.cpp:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y', background_loop.cpp:34) with incoming values : ('add_ln34', background_loop.cpp:34) [17]  (1.59 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('y', background_loop.cpp:34) with incoming values : ('add_ln34', background_loop.cpp:34) [17]  (0 ns)
	'add' operation ('add_ln34', background_loop.cpp:34) [18]  (2.55 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ln34', background_loop.cpp:34) to 'dataflow_in_loop_right_height_loop' [25]  (6.91 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
