
*** Running vivado
    with args -log ALUControl.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ALUControl.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ALUControl.tcl -notrace
Command: synth_design -top ALUControl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 273.996 ; gain = 66.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALUControl' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux16B2to1' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Mux16B2to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux16B2to1' (1#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Mux16B2to1.v:23]
INFO: [Synth 8-638] synthesizing module 'Neg16B' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/Neg16B.v:22]
INFO: [Synth 8-256] done synthesizing module 'Neg16B' (2#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/Neg16B.v:22]
INFO: [Synth 8-638] synthesizing module 'RCAdder16B' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/RCAdder16B.v:22]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/FullAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (3#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/FullAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'RCAdder16B' (4#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/RCAdder16B.v:22]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter16B' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/BarrelShifter16B.v:23]
INFO: [Synth 8-638] synthesizing module 'Reverser16B' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Reverser16B.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (5#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Reverser16B' (6#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Reverser16B.v:23]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter16B' (7#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/BarrelShifter16B.v:23]
INFO: [Synth 8-638] synthesizing module 'BitCounter16B' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/BitCounter16B.v:22]
INFO: [Synth 8-638] synthesizing module 'HalfAdder' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/HalfAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'HalfAdder' (8#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/HalfAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'BitCounter16B' (9#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/BitCounter16B.v:22]
INFO: [Synth 8-638] synthesizing module 'Mux16B8to1' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Mux16B8to1.v:22]
INFO: [Synth 8-256] done synthesizing module 'Mux16B8to1' (10#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Mux16B8to1.v:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Debouncer.v:23]
	Parameter LIMIT bound to: 3000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (12#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Debouncer.v:23]
INFO: [Synth 8-638] synthesizing module 'SevSeg' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/SevenSeg.v:23]
INFO: [Synth 8-256] done synthesizing module 'SevSeg' (13#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/SevenSeg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (14#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/ALUControl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 311.332 ; gain = 104.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 311.332 ; gain = 104.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Development/FPGA/SyzygyB100/src/constr/Basys3_Master.xdc]
Finished Parsing XDC File [G:/Development/FPGA/SyzygyB100/src/constr/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Development/FPGA/SyzygyB100/src/constr/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALUControl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALUControl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 599.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 106   
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 119   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALUControl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module Mux16B2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Neg16B 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module HalfAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SevSeg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dbL/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbC/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbR/state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 599.832 ; gain = 392.797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (regOp_reg[15]) is unused and will be removed from module ALUControl.
WARNING: [Synth 8-3332] Sequential element (regOp_reg[14]) is unused and will be removed from module ALUControl.
WARNING: [Synth 8-3332] Sequential element (regOp_reg[13]) is unused and will be removed from module ALUControl.
WARNING: [Synth 8-3332] Sequential element (regOp_reg[12]) is unused and will be removed from module ALUControl.
WARNING: [Synth 8-3332] Sequential element (regOp_reg[11]) is unused and will be removed from module ALUControl.
WARNING: [Synth 8-3332] Sequential element (regOp_reg[0]) is unused and will be removed from module ALUControl.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 599.832 ; gain = 392.797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 599.832 ; gain = 392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 638.879 ; gain = 431.844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    89|
|4     |LUT2   |    25|
|5     |LUT3   |    21|
|6     |LUT4   |    44|
|7     |LUT5   |    68|
|8     |LUT6   |   110|
|9     |FDRE   |   141|
|10    |IBUF   |    20|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   569|
|2     |  dbC    |Debouncer   |    67|
|3     |  dbL    |Debouncer_0 |    68|
|4     |  dbR    |Debouncer_1 |    65|
|5     |  ss     |SevSeg      |   276|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 638.879 ; gain = 143.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 638.879 ; gain = 431.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 638.879 ; gain = 431.844
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 638.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 23 18:21:22 2017...
