v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 230 -440 230 -420 {
lab=VDD}
N 230 -290 230 -270 {
lab=VSS}
N 140 -380 160 -380 {
lab=Vref}
N 140 -330 160 -330 {
lab=Vdiv}
N 300 -330 320 -330 {
lab=PD}
N 60 -380 120 -380 {
lab=Vref}
N 120 -380 140 -380 {
lab=Vref}
N 320 -380 410 -380 {
lab=PU}
N 320 -330 410 -330 {
lab=PD}
N 600 -380 750 -380 {
lab=PU}
N 600 -330 750 -330 {
lab=PD}
N 140 -330 140 -200 {
lab=Vdiv}
N 140 -100 140 -70 {
lab=Vdiv}
N 150 -70 440 -70 {
lab=Vdiv}
N 140 -200 140 -100 {
lab=Vdiv}
N 140 -70 150 -70 {
lab=Vdiv}
N 300 -380 320 -380 {
lab=PU}
N 410 -380 600 -380 {
lab=PU}
N 410 -330 600 -330 {
lab=PD}
N 340 -610 340 -590 {
lab=GND}
N 130 -710 130 -700 {
lab=GND}
N 340 -720 360 -720 {
lab=Vref}
N 160 -920 160 -910 {
lab=VSS}
N 160 -1000 160 -980 {
lab=VDD}
N 240 -1000 240 -980 {
lab=VSS}
N 240 -920 240 -900 {
lab=GND}
N 440 -70 610 -70 {
lab=Vdiv}
N 940 -110 1590 -110 {
lab=VCO_op}
N 120 -480 120 -470 {
lab=VSS}
N 120 -560 120 -540 {
lab=RST_DIV}
N 1590 -360 1590 -340 {
lab=VCO_op}
N 1100 -340 1110 -340 {
lab=vcntl}
N 340 -720 340 -670 {
lab=Vref}
N 910 -110 930 -110 {
lab=VCO_op}
N 930 -110 940 -110 {
lab=VCO_op}
N 130 -780 130 -770 {
lab=VDD_VCO}
N 130 -780 150 -780 {
lab=VDD_VCO}
N 860 -440 860 -420 {
lab=VDD_VCO}
N 860 -260 860 -240 {
lab=VSS}
N 750 -380 750 -360 {
lab=PU}
N 750 -360 750 -350 {
lab=PU}
N 750 -350 770 -350 {
lab=PU}
N 750 -330 770 -330 {
lab=PD}
N 1010 -210 1010 -190 {
lab=VSS}
N 830 -440 830 -420 {
lab=IPD+}
N 830 -260 830 -240 {
lab=IPD_}
N 940 -340 1100 -340 {
lab=vcntl}
N 500 -730 500 -710 {
lab=VSS}
N 570 -730 570 -710 {
lab=IPD+}
N 500 -810 500 -790 {
lab=IPD_}
N 570 -810 570 -790 {
lab=VDD}
N 40 -380 70 -380 {
lab=Vref}
N 1030 -340 1030 -320 {
lab=vcntl}
N 980 -320 1000 -320 {
lab=VDD}
N 1590 -380 1590 -360 {
lab=VCO_op}
N 1570 -380 1590 -380 {
lab=VCO_op}
N 1570 -400 1600 -400 {
lab=VCO_op_bar}
N 610 -90 610 -70 {
lab=Vdiv}
N 600 -110 610 -110 {
lab=VDD}
N 590 -110 600 -110 {
lab=VDD}
N 590 -130 610 -130 {
lab=VSS}
N 910 -130 940 -130 {
lab=RST_DIV}
N 1230 -400 1270 -400 {
lab=EN}
N 1240 -420 1270 -420 {
lab=VDD_VCO}
N 1250 -380 1270 -380 {
lab=vcntl}
N 1250 -360 1250 -350 {
lab=VSS}
N 1250 -360 1270 -360 {
lab=VSS}
N 1200 -400 1230 -400 {
lab=EN}
N 350 -910 350 -900 {
lab=VSS}
N 350 -990 350 -970 {
lab=EN}
N 1110 -380 1250 -380 {
lab=vcntl}
N 1110 -380 1110 -340 {
lab=vcntl}
N 1590 -340 1590 -110 {
lab=VCO_op}
C {devices/lab_pin.sym} 230 -440 2 0 {name=p9 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 230 -270 2 0 {name=p10 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 310 -70 3 0 {name=p28 sig_type=std_logic lab=Vdiv
}
C {devices/lab_pin.sym} 1590 -360 2 0 {name=p36 sig_type=std_logic lab=VCO_op
}
C {devices/vsource.sym} 340 -640 0 0 {name=VCNTL value="pulse(3.3 0 0 100p 100p 250n 500n)"}
C {devices/gnd.sym} 340 -590 0 0 {name=l2 lab=GND}
C {devices/gnd.sym} 130 -700 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} 130 -740 0 0 {name=V2 value=" PWL( 0 0 100n 0 100.001n 3.3)"}
C {devices/code_shown.sym} 1600 -1020 0 1 {name=NGSPICE1 only_toplevel=true
value="
**.include "pex_PFD_layout.spice"

**.inlcude "pex_CP_mag.spice"
**.include "pex_LF_mag.spice"
**.include "pex_VCO_mag.spice"
**.include "pex_CLK_div_110_mag.spice"
.control
save all
tran 1n 50u 
plot v(VCO_op) v(VCO_op_bar)+4

**write pll_4.raw
.endc
"}
C {devices/vsource.sym} 160 -950 0 0 {name=V1 value=3.3}
C {devices/vsource.sym} 240 -950 0 0 {name=V3 value=0}
C {devices/lab_wire.sym} 240 -1000 0 0 {name=p1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 160 -910 0 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 160 -1000 0 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 240 -900 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} 1600 -400 2 0 {name=p5 sig_type=std_logic lab=VCO_op_bar
}
C {devices/lab_pin.sym} 150 -780 2 0 {name=p11 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 350 -720 2 0 {name=p12 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 120 -470 0 0 {name=p13 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 120 -510 0 0 {name=V5 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/lab_pin.sym} 1030 -340 1 0 {name=p14 sig_type=std_logic lab=vcntl
}
C {devices/lab_pin.sym} 570 -380 1 0 {name=p18 sig_type=std_logic lab=PU}
C {devices/lab_pin.sym} 570 -330 1 0 {name=p19 sig_type=std_logic lab=PD}
C {devices/lab_pin.sym} 120 -550 2 0 {name=p38 sig_type=std_logic lab=RST_DIV}
C {devices/lab_wire.sym} 860 -240 2 0 {name=p8 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1010 -190 2 0 {name=p15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 830 -430 0 0 {name=p16 sig_type=std_logic lab=IPD+}
C {devices/lab_wire.sym} 830 -240 0 0 {name=p49 sig_type=std_logic lab=IPD_}
C {devices/isource.sym} 500 -760 0 0 {name=I0 value=20u}
C {devices/isource.sym} 570 -760 0 0 {name=I1 value=20u}
C {devices/lab_wire.sym} 500 -810 0 0 {name=p50 sig_type=std_logic lab=IPD_}
C {devices/lab_wire.sym} 570 -710 2 0 {name=p51 sig_type=std_logic lab=IPD+}
C {devices/lab_wire.sym} 500 -710 2 0 {name=p52 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 570 -810 2 0 {name=p53 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 50 -380 0 0 {name=p54 sig_type=std_logic lab=Vref
}
C {devices/code_shown.sym} 660 -710 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_pin.sym} 990 -320 0 0 {name=p24 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 590 -130 0 0 {name=p6 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 590 -110 0 0 {name=p7 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 930 -130 2 0 {name=p17 sig_type=std_logic lab=RST_DIV}
C {LF.sym} 870 -160 0 0 {name=x7}
C {CLK_div_100.sym} 760 -110 0 1 {name=x2}
C {CP.sym} 280 -140 0 0 {name=x4}
C {PFD.sym} -60 -170 0 0 {name=x3}
C {devices/lab_wire.sym} 1250 -350 3 0 {name=p20 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1240 -420 1 0 {name=p21 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 1200 -400 0 0 {name=p2 sig_type=std_logic lab=EN}
C {devices/vsource.sym} 350 -940 0 0 {name=V4 value=3.3}
C {devices/lab_wire.sym} 350 -900 0 0 {name=p22 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 350 -990 0 0 {name=p23 sig_type=std_logic lab=EN}
C {devices/lab_pin.sym} 860 -440 1 0 {name=p29 sig_type=std_logic lab=VDD_VCO}
C {pex_VCO_mag.sym} 1420 -390 0 0 {name=x1}
