 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 30 21:11:53 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/u_rx/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U0_UART/u_rx/u_data_sampling/sampled_reg_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART/u_rx/u_RX_FSM/data_valid_reg/Q (SDFFRQX2M)      0.34       0.34 r
  U0_UART/u_rx/u_RX_FSM/data_valid (RX_FSM_test_1)        0.00       0.34 r
  U0_UART/u_rx/u_data_sampling/test_si (data_sampling_test_1)
                                                          0.00       0.34 r
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/SI (SDFFSX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (SDFFSX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


1
