  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=matrix_mult.cpp' from C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/matrix_mult.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=matrix_tb.cpp' from C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/matrix_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=matrix_mult' from C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xa7a15tcpg236-2I' from C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7a15t-cpg236-2I'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 1.889 seconds; current allocated memory: 143.746 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix_mult.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (matrix_mult.cpp:14:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file matrix_mult.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 146.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/jackh/Downloads/Matrix_Lab4/Dataflow/Dataflow/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.051 seconds; current allocated memory: 148.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 148.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 153.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 155.547 MB.
ERROR: [HLS 200-994] Cannot read value of  'ABij' from previous iterations in dataflow prod  (matrix_mult.cpp:13)  of function 'matrix_mult'.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.938 seconds; peak allocated memory: 158.949 MB.
