// Seed: 1746823933
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4 = 1;
  wire id_5;
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  function id_16;
    input id_17;
    input id_18;
    input integer id_19;
  endfunction
  wire id_20;
  assign id_9 = 1;
  assign id_9 = 1;
  xor (id_6, id_7, id_8, id_18, id_2, id_19, id_17, id_12, id_5, id_3, id_11, id_14, id_20, id_16);
  module_0(
      id_4, id_20, id_18
  );
  always @(posedge id_16) begin
    return id_11[1];
  end
endmodule
