
_programs/TestUart/out/TestUart.elf:     file format elf32-littlearm
_programs/TestUart/out/TestUart.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00051d

Program Header:
0x70000001 off    0x00013d98 vaddr 0x1a003d98 paddr 0x1a003d98 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000250 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00003da0 memsz 0x00003da0 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a003da0 align 2**16
         filesz 0x00000218 memsz 0x00000218 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003d94  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000218  10000000  1a003da0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020218  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020218  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020218  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020218  2**2
                  CONTENTS
  6 .bss          00000038  10000218  10000218  00000218  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020218  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020218  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020218  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020218  2**2
                  CONTENTS
 11 .init_array   00000004  1a003d94  1a003d94  00013d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a003d98  1a003d98  00013d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020218  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020218  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020218  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020218  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020218  2**2
                  CONTENTS
 18 .noinit       00000000  10000250  10000250  00020218  2**2
                  CONTENTS
 19 .debug_info   00019e89  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00003ab9  00000000  00000000  0003a0a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00006d05  00000000  00000000  0003db5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000958  00000000  00000000  0004485f  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000930  00000000  00000000  000451b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000c08f  00000000  00000000  00045ae7  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0000bec0  00000000  00000000  00051b76  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00027691  00000000  00000000  0005da36  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  000850c7  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  00085146  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002160  00000000  00000000  00085180  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000218 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a003d94 l    d  .init_array	00000000 .init_array
1a003d98 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000250 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 TestUart.c
00000000 l    df *ABS*	00000000 system.c
10000218 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 board.c
1a000670 l     F .text	00000044 Board_LED_Init
1a0006b4 l     F .text	00000040 Board_TEC_Init
1a0006f4 l     F .text	00000040 Board_GPIO_Init
1a000734 l     F .text	00000030 Board_ADC_Init
1a000764 l     F .text	00000038 Board_SPI_Init
1a00079c l     F .text	00000024 Board_I2C_Init
1a003924 l     O .text	00000008 GpioButtons
1a00392c l     O .text	0000000c GpioLeds
1a003938 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a003950 l     O .text	00000004 InitClkStates
1a003954 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a00098c l     F .text	0000002c Chip_UART_GetIndex
1a0039c8 l     O .text	00000008 UART_BClock
1a0039d0 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000b34 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000b48 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000bfc l     F .text	000000a4 pll_calc_divs
1a000ca0 l     F .text	0000010c pll_get_frac
1a000dac l     F .text	0000004c Chip_Clock_FindBaseClock
1a001020 l     F .text	00000022 Chip_Clock_GetDivRate
1000021c l     O .bss	00000008 audio_usb_pll_freq
1a0039e4 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a003a50 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0012f8 l     F .text	00000014 Chip_SSP_GetClockIndex
1a00130c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
10000224 l     O .bss	00000004 i.11780
1a003a98 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
10000228 l     O .bss	00000004 callBackFuncParams
10000230 l     O .bss	00000008 tickCounter
10000238 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001704 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1000023c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 scanf.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a002254 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a002638 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 nano-vfscanf.c
00000000 l    df *ABS*	00000000 nano-vfscanf_i.c
00000000 l    df *ABS*	00000000 refill.c
1a003168 l     F .text	00000012 lflush
00000000 l    df *ABS*	00000000 sccl.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strtol.c
1a00337e l     F .text	000000f6 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 strtoul.c
1a003498 l     F .text	000000f4 _strtoul_l.isra.0
00000000 l    df *ABS*	00000000 ungetc.c
00000000 l    df *ABS*	00000000 locale.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
1000004c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 
1a003d98 l       .init_array	00000000 __init_array_end
1a003d94 l       .bss_RAM5	00000000 __preinit_array_end
1a003d94 l       .init_array	00000000 __init_array_start
1a003d94 l       .bss_RAM5	00000000 __preinit_array_start
1a00385a g     F .text	00000010 _malloc_usable_size_r
1a002eb8 g     F .text	000000c6 _scanf_chars
1a000e44 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0005bc g     F .text	00000012 _isatty_r
1a0014f4 g     F .text	000000c8 receiveBytesUntilReceiveStringOrTimeout
1a001e58 g     F .text	000000b8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a001430 g     F .text	00000014 uartRxRead
1a0005ce g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0014d4 g     F .text	0000001e uartReadByte
1a001e28 g     F .text	00000030 printf
1a000856 g     F .text	00000008 __stdio_init
1a001a74 g     F .text	00000042 delayRead
1a003352 g     F .text	00000024 __sseek
1a0022d4 g     F .text	00000060 __sinit
1a001f50 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0022a8 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a000bee g     F .text	0000000c Chip_ADC_SetResolution
1a0037f2 g     F .text	00000002 __malloc_unlock
1a0016d0 g     F .text	00000034 SysTick_Handler
1a000a0c g     F .text	00000040 Chip_UART_SetBaud
1a000518  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0007f8 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a003710 g     F .text	0000001c __locale_ctype_ptr
1a000178  w    F .text	00000002 NMI_Handler
1a003da0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a0005b2 g     F .text	0000000a _fstat_r
53ff7372 g       *ABS*	00000000 __valid_user_code_checksum
1a002f80 g     F .text	000001e8 _scanf_i
1a003da0 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a002e68 g     F .text	00000050 _vfiscanf_r
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0010c2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a001e00 g     F .text	00000016 memcpy
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a00229c g     F .text	0000000c _cleanup_r
1a001ab8 g     F .text	00000000 .hidden __aeabi_uldivmod
10000250 g       .noinit	00000000 _noinit
1a001f10 g     F .text	00000010 puts
1a0015bc g     F .text	00000040 receiveBytesUntilReceiveStringOrTimeoutBlocking
1a001616 g     F .text	00000018 uartWriteString
10000248 g     O .bss	00000004 SystemCoreClock
1a002e68 g     F .text	00000050 _vfscanf_r
1a001f20 g     F .text	00000030 iscanf
1a0009b8 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a001140 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a000898 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001ae8 g     F .text	000002cc .hidden __udivmoddi4
1a000650 g     F .text	00000020 _sbrk_r
1a003920 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0005d8 g     F .text	0000004e _read_r
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a002230 g     F .text	00000024 fflush
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a001400 g     F .text	00000018 uartRxReady
1a003d98 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a003c28 g     O .text	00000004 _global_impure_ptr
1a0037f4 g     F .text	0000004c _realloc_r
1a001db8 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000814 g     F .text	00000030 Board_Init
1a0005a6  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000250 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a00051c g     F .text	00000088 Reset_Handler
1a001654 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a000954 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000df8 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a003bc8 g     O .text	00000020 __sf_fake_stderr
1a000930 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a000fb4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a003ae0 g     O .text	000000e6 gpioPinsInit
1a0015fc g     F .text	0000001a uartWriteByte
1a001324 g     F .text	00000012 Chip_SSP_SetClockRate
1a001976 g     F .text	00000016 gpioToggle
1a002666 g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a003750 g     F .text	00000000 memchr
1a0024e8 g     F .text	0000009c _free_r
1a00109c g     F .text	00000026 Chip_Clock_GetBaseClock
10000218 g       .bss	00000000 _bss
1a000bbc g     F .text	00000032 Chip_ADC_SetSampleRate
1a001a54 g     F .text	00000020 delayInit
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a001336 g     F .text	0000003e Chip_SSP_SetBitRate
1a0012f4 g     F .text	00000002 Chip_GPIO_Init
1a00394c g     O .text	00000004 OscRateIn
1a001458 g     F .text	0000007c uartInit
10000250 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a00358c g     F .text	00000024 _strtoul_r
1a000178 g       .text	00000000 __bss_section_table_end
1a0005a8 g     F .text	0000000a _close_r
1a001738 g     F .text	00000194 gpioInit
1a001ff4 g     F .text	000000dc __swsetup_r
1a001db4  w    F .text	00000002 .hidden __aeabi_ldiv0
1a002334 g     F .text	00000078 __sfp
1a0032f8 g     F .text	00000022 __sread
1a00198c g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0037f0 g     F .text	00000002 __malloc_lock
1a0007e4 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0021dc g     F .text	00000054 _fflush_r
1a003be8 g     O .text	00000020 __sf_fake_stdin
1a000e60 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001e16 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000218 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a003376 g     F .text	00000008 __sclose
1a003474 g     F .text	00000024 _strtol_r
1a002584 g     F .text	000000b4 _malloc_r
1a003840 g     F .text	0000001a __ascii_wctomb
1a001418 g     F .text	00000018 uartTxReady
1a0035b0 g     F .text	00000074 __submore
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0010d0 g     F .text	0000003c Chip_Clock_EnableOpts
1a00084e g     F .text	00000008 __stdio_getchar
1a0023ac g     F .text	00000038 _fwalk
1a000e7c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000f34 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0013ac g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a001a1c g     F .text	00000038 delay
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0018cc g     F .text	00000056 gpioWrite
1a0005a4  w    F .text	00000002 _fini
1a001e28 g     F .text	00000030 iprintf
1a002bc8 g     F .text	000002a0 __svfiscanf_r
1a000b7c g     F .text	00000040 Chip_ADC_Init
1000024c g     O .bss	00000004 g_pUsbApi
1a000860 g     F .text	00000038 Board_SetupMuxing
1a000a4c g     F .text	000000e8 Chip_UART_SetBaudFDR
1a001630 g     F .text	0000000c tickRead
1a000626 g     F .text	00000028 _write_r
10000040 g     O .data	00000008 tickRateMS
1a001f20 g     F .text	00000030 scanf
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0028b8 g     F .text	000000ea _printf_common
10000048 g     O .data	00000004 _impure_ptr
1a0020d0 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a001444 g     F .text	00000014 uartTxWrite
1a00317c g     F .text	00000118 __srefill_r
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
1a00372c g     F .text	00000024 __ascii_mbtowc
10000000 g       .data	00000000 _data
10000250 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001374 g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a002420 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a0007c0 g     F .text	00000024 Board_Debug_Init
1a000844 g     F .text	0000000a __stdio_putchar
10000218 g       .data	00000000 _edata
1a000910 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a0011a0 g     F .text	00000154 Chip_SetupCoreClock
1a00331a g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a00268c g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a0023e4 g     F .text	0000003c _fwalk_reent
1a00118c g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a003c08 g     O .text	00000020 __sf_fake_stdout
1a003294 g     F .text	00000064 __sccl
1a003c91 g     O .text	00000101 _ctype_
1a001db4  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a002468 g     F .text	00000080 __smakebuf_r
1a0029a4 g     F .text	00000224 _printf_i
1a003708 g     F .text	00000006 __locale_ctype_ptr_l
1a00110c g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10000244 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a001922 g     F .text	00000054 gpioRead
1a0019a8 g     F .text	00000074 boardInit
10000240 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a00268c g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002bc8 g     F .text	000002a0 __svfscanf_r
1a003624 g     F .text	000000e4 _ungetc_r
1a00163c g     F .text	00000018 tickPowerSet
100000ac g     O .data	0000016c __global_locale
1a001044 g     F .text	00000058 Chip_Clock_SetBaseClock
1a0013e4 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000904 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 1d 05 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 72 73 ff 53     }...........rs.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	d1 16 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	8d 19 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a003da0 	.word	0x1a003da0
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000218 	.word	0x00000218
1a000120:	1a003da0 	.word	0x1a003da0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a003da0 	.word	0x1a003da0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a003da0 	.word	0x1a003da0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a003da0 	.word	0x1a003da0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000218 	.word	0x10000218
1a000154:	00000038 	.word	0x00000038
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
void clearbuffer(char* buffer, uint32_t longitud); // Funcion Clear buffer

/*=====[Main function, program entry point after power on or reset]==========*/

int main( void )
{
1a000300:	b530      	push	{r4, r5, lr}
1a000302:	b09b      	sub	sp, #108	; 0x6c
	 // ----- Variables -----------------------------------
	state_t state = Base;						//Estado inicial de la maquina.

	// ----- Variables -----------------------------------
	char opcion[] = "0";						//Opcion del Menu principal
1a000304:	2330      	movs	r3, #48	; 0x30
1a000306:	f8ad 3064 	strh.w	r3, [sp, #100]	; 0x64
	uint8_t longitudC = sizeof(auxC);
	uint8_t cantmedicion = 0;					//contador de mediciones correctar recibidas.


	 // ----- Setup -----------------------------------
	boardInit();
1a00030a:	f001 fb4d 	bl	1a0019a8 <boardInit>


	//-- configuracion UART
	uartConfig( UART_USB, 115200 ); // Inicializar UART_USB a 115200 baudios
1a00030e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000312:	2003      	movs	r0, #3
1a000314:	f001 f8a0 	bl	1a001458 <uartInit>
	uartConfig( UART_232, 115200 ); // Inicializar UART_232 a 115200 baudios
1a000318:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00031c:	2005      	movs	r0, #5
1a00031e:	f001 f89b 	bl	1a001458 <uartInit>
	state_t state = Base;						//Estado inicial de la maquina.
1a000322:	2500      	movs	r5, #0


	// ----- Repeat for ever -------------------------
	while( true ) {

		switch  (state) {
1a000324:	2d05      	cmp	r5, #5
1a000326:	d822      	bhi.n	1a00036e <main+0x6e>
1a000328:	e8df f005 	tbb	[pc, r5]
1a00032c:	8f073521 	.word	0x8f073521
1a000330:	7c78      	.short	0x7c78
			break;

		case Opciones:				// Opciones de trabajo

			if (opcion[0] == '1'){
				opcion[0]= '0'; 		//clear opcion
1a000332:	2330      	movs	r3, #48	; 0x30
1a000334:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
				state = Conectar;
1a000338:	2502      	movs	r5, #2
			opcion[0]= '0'; 			//clear opcion
			break;

		case Conectar:								// Conectar SONDA

			printf("ENCENDER SONDA... \r\n");
1a00033a:	486d      	ldr	r0, [pc, #436]	; (1a0004f0 <main+0x1f0>)
1a00033c:	f001 fde8 	bl	1a001f10 <puts>

			delay(100);
1a000340:	2064      	movs	r0, #100	; 0x64
1a000342:	2100      	movs	r1, #0
1a000344:	f001 fb6a 	bl	1a001a1c <delay>

			uartTxWrite(UART_232, 'r');				// Comando encender sonda "r" -SONDA ON-
1a000348:	2172      	movs	r1, #114	; 0x72
1a00034a:	2005      	movs	r0, #5
1a00034c:	f001 f87a 	bl	1a001444 <uartTxWrite>
			uartTxWrite(UART_232, '\r');
1a000350:	210d      	movs	r1, #13
1a000352:	2005      	movs	r0, #5
1a000354:	f001 f876 	bl	1a001444 <uartTxWrite>
			uartTxWrite(UART_232, '\n');
1a000358:	210a      	movs	r1, #10
1a00035a:	2005      	movs	r0, #5
1a00035c:	f001 f872 	bl	1a001444 <uartTxWrite>

			date [0] = 0;							//clear respuesta de sonda
1a000360:	2300      	movs	r3, #0
1a000362:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30


			while (uartRxReady(UART_232)) { 		//Hay datos no leidos?
1a000366:	e031      	b.n	1a0003cc <main+0xcc>
				opcion[0]= '0'; 		//clear opcion
1a000368:	2330      	movs	r3, #48	; 0x30
1a00036a:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
			printf("MENU PRINCIPAL\r\n");
1a00036e:	4861      	ldr	r0, [pc, #388]	; (1a0004f4 <main+0x1f4>)
1a000370:	f001 fdce 	bl	1a001f10 <puts>
			printf("(1) Medir Campo\r\n");
1a000374:	4860      	ldr	r0, [pc, #384]	; (1a0004f8 <main+0x1f8>)
1a000376:	f001 fdcb 	bl	1a001f10 <puts>
			printf("(2) ---\r\n");
1a00037a:	4860      	ldr	r0, [pc, #384]	; (1a0004fc <main+0x1fc>)
1a00037c:	f001 fdc8 	bl	1a001f10 <puts>
			printf("(3) --- \r\n");
1a000380:	485f      	ldr	r0, [pc, #380]	; (1a000500 <main+0x200>)
1a000382:	f001 fdc5 	bl	1a001f10 <puts>
			scanf("%s",opcion);
1a000386:	a919      	add	r1, sp, #100	; 0x64
1a000388:	485e      	ldr	r0, [pc, #376]	; (1a000504 <main+0x204>)
1a00038a:	f001 fdc9 	bl	1a001f20 <iscanf>
			printf("El valor ingresado: %s\r\n", opcion);
1a00038e:	a919      	add	r1, sp, #100	; 0x64
1a000390:	485d      	ldr	r0, [pc, #372]	; (1a000508 <main+0x208>)
1a000392:	f001 fd49 	bl	1a001e28 <iprintf>
			if (opcion[0] == '1'){
1a000396:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
1a00039a:	2b31      	cmp	r3, #49	; 0x31
1a00039c:	d0c9      	beq.n	1a000332 <main+0x32>
			if (opcion[0] == '2'){
1a00039e:	2b32      	cmp	r3, #50	; 0x32
1a0003a0:	d0e2      	beq.n	1a000368 <main+0x68>
			if (opcion[0] == '3'){
1a0003a2:	2b33      	cmp	r3, #51	; 0x33
1a0003a4:	d003      	beq.n	1a0003ae <main+0xae>
			opcion[0]= '0'; 			//clear opcion
1a0003a6:	2330      	movs	r3, #48	; 0x30
1a0003a8:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
1a0003ac:	e7df      	b.n	1a00036e <main+0x6e>
				opcion[0]= '0'; 		//clear opcion
1a0003ae:	2330      	movs	r3, #48	; 0x30
1a0003b0:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
1a0003b4:	e7db      	b.n	1a00036e <main+0x6e>
				for (uint8_t i = 0; i < 50; i++){
					date[i]= uartRxRead(UART_232);  //leo la respuesta de sonda
1a0003b6:	2005      	movs	r0, #5
1a0003b8:	f001 f83a 	bl	1a001430 <uartRxRead>
1a0003bc:	ab1a      	add	r3, sp, #104	; 0x68
1a0003be:	4423      	add	r3, r4
1a0003c0:	f803 0c38 	strb.w	r0, [r3, #-56]
				for (uint8_t i = 0; i < 50; i++){
1a0003c4:	3401      	adds	r4, #1
1a0003c6:	b2e4      	uxtb	r4, r4
1a0003c8:	2c31      	cmp	r4, #49	; 0x31
1a0003ca:	d9f4      	bls.n	1a0003b6 <main+0xb6>
			while (uartRxReady(UART_232)) { 		//Hay datos no leidos?
1a0003cc:	2005      	movs	r0, #5
1a0003ce:	f001 f817 	bl	1a001400 <uartRxReady>
1a0003d2:	b108      	cbz	r0, 1a0003d8 <main+0xd8>
				for (uint8_t i = 0; i < 50; i++){
1a0003d4:	2400      	movs	r4, #0
1a0003d6:	e7f7      	b.n	1a0003c8 <main+0xc8>
					}
				}

			if ((date[0] == ':') && (date[1] == 'r')){  // Se verifica la respuesta de la sonda ":r" -SONDA OK-
1a0003d8:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
1a0003dc:	2b3a      	cmp	r3, #58	; 0x3a
1a0003de:	d1a1      	bne.n	1a000324 <main+0x24>
1a0003e0:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
1a0003e4:	2b72      	cmp	r3, #114	; 0x72
1a0003e6:	d19d      	bne.n	1a000324 <main+0x24>
				printf("ESTADO DE SONDA: ON\r\n");
1a0003e8:	4848      	ldr	r0, [pc, #288]	; (1a00050c <main+0x20c>)
1a0003ea:	f001 fd91 	bl	1a001f10 <puts>
				for (uint8_t i = 0; date[i] != '\0'; i++) {
1a0003ee:	2400      	movs	r4, #0
1a0003f0:	e004      	b.n	1a0003fc <main+0xfc>
					uartTxWrite(UART_USB, date[i]);
1a0003f2:	2003      	movs	r0, #3
1a0003f4:	f001 f826 	bl	1a001444 <uartTxWrite>
				for (uint8_t i = 0; date[i] != '\0'; i++) {
1a0003f8:	3401      	adds	r4, #1
1a0003fa:	b2e4      	uxtb	r4, r4
1a0003fc:	ab1a      	add	r3, sp, #104	; 0x68
1a0003fe:	4423      	add	r3, r4
1a000400:	f813 1c38 	ldrb.w	r1, [r3, #-56]
1a000404:	2900      	cmp	r1, #0
1a000406:	d1f4      	bne.n	1a0003f2 <main+0xf2>
					}
				delay(1000); // Debo esperar al menos unos segundos hasta que se inicie la sonda
1a000408:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a00040c:	2100      	movs	r1, #0
1a00040e:	f001 fb05 	bl	1a001a1c <delay>
1a000412:	e01a      	b.n	1a00044a <main+0x14a>
				gpioToggle(LED1);
				state = Procesar;
				break;
				}
				else{												//Error por timeout o sin patron final
					gpioToggle(LED2);
1a000414:	202c      	movs	r0, #44	; 0x2c
1a000416:	f001 faae 	bl	1a001976 <gpioToggle>
1a00041a:	e003      	b.n	1a000424 <main+0x124>



		case Procesar:

			if(buffer[0]== ':' && buffer[1]== 'D'){				//Verificacion de recepcion ":D"
1a00041c:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000420:	2b3a      	cmp	r3, #58	; 0x3a
1a000422:	d045      	beq.n	1a0004b0 <main+0x1b0>
					}
			//state = Base;
			break;

		case Error:
			gpioToggle(LEDB);
1a000424:	202a      	movs	r0, #42	; 0x2a
1a000426:	f001 faa6 	bl	1a001976 <gpioToggle>
			delay(100);
1a00042a:	2064      	movs	r0, #100	; 0x64
1a00042c:	2100      	movs	r1, #0
1a00042e:	f001 faf5 	bl	1a001a1c <delay>
			uartWriteString( UART_USB, buffer );
1a000432:	a906      	add	r1, sp, #24
1a000434:	2003      	movs	r0, #3
1a000436:	f001 f8ee 	bl	1a001616 <uartWriteString>
			uartTxWrite(UART_USB,'\r');
1a00043a:	210d      	movs	r1, #13
1a00043c:	2003      	movs	r0, #3
1a00043e:	f001 f801 	bl	1a001444 <uartTxWrite>
			uartTxWrite(UART_USB,'\n');
1a000442:	210a      	movs	r1, #10
1a000444:	2003      	movs	r0, #3
1a000446:	f000 fffd 	bl	1a001444 <uartTxWrite>
			printf("MEDIR CAMPO... \r\n");
1a00044a:	4831      	ldr	r0, [pc, #196]	; (1a000510 <main+0x210>)
1a00044c:	f001 fd60 	bl	1a001f10 <puts>
			char patron[] = "N";						//Patron fin del string.
1a000450:	234e      	movs	r3, #78	; 0x4e
1a000452:	f8ad 3010 	strh.w	r3, [sp, #16]
			char buffer[] = ":Dxx.xxyy.yyzz.zzcc.ccN";  //Buffer recepcion de caracteres. 23caracteres + '/0' = longitud 24
1a000456:	ac06      	add	r4, sp, #24
1a000458:	4d2e      	ldr	r5, [pc, #184]	; (1a000514 <main+0x214>)
1a00045a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00045c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00045e:	e895 0003 	ldmia.w	r5, {r0, r1}
1a000462:	e884 0003 	stmia.w	r4, {r0, r1}
			uint32_t longitud = sizeof(buffer);
1a000466:	2318      	movs	r3, #24
1a000468:	9305      	str	r3, [sp, #20]
			uartTxWrite(UART_232, 'D');         //Comando D5 -> Medir Campo
1a00046a:	2144      	movs	r1, #68	; 0x44
1a00046c:	2005      	movs	r0, #5
1a00046e:	f000 ffe9 	bl	1a001444 <uartTxWrite>
			uartTxWrite(UART_232, '5');
1a000472:	2135      	movs	r1, #53	; 0x35
1a000474:	2005      	movs	r0, #5
1a000476:	f000 ffe5 	bl	1a001444 <uartTxWrite>
			uartTxWrite(UART_232, '\r');
1a00047a:	210d      	movs	r1, #13
1a00047c:	2005      	movs	r0, #5
1a00047e:	f000 ffe1 	bl	1a001444 <uartTxWrite>
			uartTxWrite(UART_232, '\n');
1a000482:	210a      	movs	r1, #10
1a000484:	2005      	movs	r0, #5
1a000486:	f000 ffdd 	bl	1a001444 <uartTxWrite>
			if (receiveBytesUntilReceiveStringOrTimeoutBlocking(UART_232,patron,patronSize,receiveBuffer,receiveBufferSize,timeout)){
1a00048a:	f241 3288 	movw	r2, #5000	; 0x1388
1a00048e:	2300      	movs	r3, #0
1a000490:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a000494:	ab05      	add	r3, sp, #20
1a000496:	9300      	str	r3, [sp, #0]
1a000498:	ab06      	add	r3, sp, #24
1a00049a:	2202      	movs	r2, #2
1a00049c:	a904      	add	r1, sp, #16
1a00049e:	2005      	movs	r0, #5
1a0004a0:	f001 f88c 	bl	1a0015bc <receiveBytesUntilReceiveStringOrTimeoutBlocking>
1a0004a4:	2800      	cmp	r0, #0
1a0004a6:	d0b5      	beq.n	1a000414 <main+0x114>
				gpioToggle(LED1);
1a0004a8:	202b      	movs	r0, #43	; 0x2b
1a0004aa:	f001 fa64 	bl	1a001976 <gpioToggle>
1a0004ae:	e7b5      	b.n	1a00041c <main+0x11c>
			if(buffer[0]== ':' && buffer[1]== 'D'){				//Verificacion de recepcion ":D"
1a0004b0:	f89d 3019 	ldrb.w	r3, [sp, #25]
1a0004b4:	2b44      	cmp	r3, #68	; 0x44
1a0004b6:	d1b5      	bne.n	1a000424 <main+0x124>
				gpioToggle(LED3);
1a0004b8:	202d      	movs	r0, #45	; 0x2d
1a0004ba:	f001 fa5c 	bl	1a001976 <gpioToggle>
				for(uint32_t i=17 ; i<(longitud-1) ; i++ ){
1a0004be:	2411      	movs	r4, #17
1a0004c0:	9b05      	ldr	r3, [sp, #20]
1a0004c2:	3b01      	subs	r3, #1
1a0004c4:	42a3      	cmp	r3, r4
1a0004c6:	d910      	bls.n	1a0004ea <main+0x1ea>
					auxC[i-17]=buffer[i];
1a0004c8:	ab1a      	add	r3, sp, #104	; 0x68
1a0004ca:	4423      	add	r3, r4
					uartTxWrite(UART_USB,auxC[i-17]);
1a0004cc:	f813 1c50 	ldrb.w	r1, [r3, #-80]
1a0004d0:	2003      	movs	r0, #3
1a0004d2:	f000 ffb7 	bl	1a001444 <uartTxWrite>
					uartTxWrite(UART_USB,'\r');
1a0004d6:	210d      	movs	r1, #13
1a0004d8:	2003      	movs	r0, #3
1a0004da:	f000 ffb3 	bl	1a001444 <uartTxWrite>
					uartTxWrite(UART_USB,'\n');
1a0004de:	210a      	movs	r1, #10
1a0004e0:	2003      	movs	r0, #3
1a0004e2:	f000 ffaf 	bl	1a001444 <uartTxWrite>
				for(uint32_t i=17 ; i<(longitud-1) ; i++ ){
1a0004e6:	3401      	adds	r4, #1
1a0004e8:	e7ea      	b.n	1a0004c0 <main+0x1c0>
				state = Medir;
1a0004ea:	2503      	movs	r5, #3
		switch  (state) {
1a0004ec:	e71a      	b.n	1a000324 <main+0x24>
1a0004ee:	bf00      	nop
1a0004f0:	1a0038c8 	.word	0x1a0038c8
1a0004f4:	1a00386c 	.word	0x1a00386c
1a0004f8:	1a00387c 	.word	0x1a00387c
1a0004fc:	1a003890 	.word	0x1a003890
1a000500:	1a00389c 	.word	0x1a00389c
1a000504:	1a0038a8 	.word	0x1a0038a8
1a000508:	1a0038ac 	.word	0x1a0038ac
1a00050c:	1a0038dc 	.word	0x1a0038dc
1a000510:	1a0038f4 	.word	0x1a0038f4
1a000514:	1a003908 	.word	0x1a003908

1a000518 <initialise_monitor_handles>:
}
1a000518:	4770      	bx	lr
1a00051a:	Address 0x000000001a00051a is out of bounds.


1a00051c <Reset_Handler>:
void Reset_Handler(void) {
1a00051c:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00051e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000520:	4b19      	ldr	r3, [pc, #100]	; (1a000588 <Reset_Handler+0x6c>)
1a000522:	4a1a      	ldr	r2, [pc, #104]	; (1a00058c <Reset_Handler+0x70>)
1a000524:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000526:	3304      	adds	r3, #4
1a000528:	4a19      	ldr	r2, [pc, #100]	; (1a000590 <Reset_Handler+0x74>)
1a00052a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00052c:	2300      	movs	r3, #0
1a00052e:	e005      	b.n	1a00053c <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000530:	4a18      	ldr	r2, [pc, #96]	; (1a000594 <Reset_Handler+0x78>)
1a000532:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000536:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00053a:	3301      	adds	r3, #1
1a00053c:	2b07      	cmp	r3, #7
1a00053e:	d9f7      	bls.n	1a000530 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000540:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000542:	4b15      	ldr	r3, [pc, #84]	; (1a000598 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000544:	e007      	b.n	1a000556 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000546:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00054a:	689a      	ldr	r2, [r3, #8]
1a00054c:	6859      	ldr	r1, [r3, #4]
1a00054e:	6818      	ldr	r0, [r3, #0]
1a000550:	f7ff fe1b 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000554:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000556:	4a11      	ldr	r2, [pc, #68]	; (1a00059c <Reset_Handler+0x80>)
1a000558:	4293      	cmp	r3, r2
1a00055a:	d3f4      	bcc.n	1a000546 <Reset_Handler+0x2a>
1a00055c:	e006      	b.n	1a00056c <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00055e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000560:	6859      	ldr	r1, [r3, #4]
1a000562:	f854 0b08 	ldr.w	r0, [r4], #8
1a000566:	f7ff fe1f 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00056a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a00056c:	4a0c      	ldr	r2, [pc, #48]	; (1a0005a0 <Reset_Handler+0x84>)
1a00056e:	4293      	cmp	r3, r2
1a000570:	d3f5      	bcc.n	1a00055e <Reset_Handler+0x42>
    SystemInit();
1a000572:	f000 ff1b 	bl	1a0013ac <SystemInit>
    __libc_init_array();
1a000576:	f001 fc1f 	bl	1a001db8 <__libc_init_array>
    initialise_monitor_handles();
1a00057a:	f7ff ffcd 	bl	1a000518 <initialise_monitor_handles>
    main();
1a00057e:	f7ff febf 	bl	1a000300 <main>
        __asm__ volatile("wfi");
1a000582:	bf30      	wfi
1a000584:	e7fd      	b.n	1a000582 <Reset_Handler+0x66>
1a000586:	bf00      	nop
1a000588:	40053100 	.word	0x40053100
1a00058c:	10df1000 	.word	0x10df1000
1a000590:	01dff7ff 	.word	0x01dff7ff
1a000594:	e000e280 	.word	0xe000e280
1a000598:	1a000114 	.word	0x1a000114
1a00059c:	1a000150 	.word	0x1a000150
1a0005a0:	1a000178 	.word	0x1a000178

1a0005a4 <_fini>:
void _fini(void) {}
1a0005a4:	4770      	bx	lr

1a0005a6 <_init>:
void _init(void) {}
1a0005a6:	4770      	bx	lr

1a0005a8 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a0005a8:	2309      	movs	r3, #9
1a0005aa:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0005ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005b0:	4770      	bx	lr

1a0005b2 <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a0005b2:	2358      	movs	r3, #88	; 0x58
1a0005b4:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0005b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005ba:	4770      	bx	lr

1a0005bc <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a0005bc:	2902      	cmp	r1, #2
1a0005be:	d801      	bhi.n	1a0005c4 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a0005c0:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a0005c2:	4770      	bx	lr
       SET_ERR(EBADF);
1a0005c4:	2309      	movs	r3, #9
1a0005c6:	6003      	str	r3, [r0, #0]
       return -1;
1a0005c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005cc:	4770      	bx	lr

1a0005ce <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a0005ce:	2358      	movs	r3, #88	; 0x58
1a0005d0:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0005d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005d6:	4770      	bx	lr

1a0005d8 <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a0005d8:	2902      	cmp	r1, #2
1a0005da:	d81f      	bhi.n	1a00061c <_read_r+0x44>
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a0005dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0005e0:	461d      	mov	r5, r3
1a0005e2:	4617      	mov	r7, r2
1a0005e4:	4606      	mov	r6, r0
  size_t i = 0;
1a0005e6:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a0005e8:	42ac      	cmp	r4, r5
1a0005ea:	d211      	bcs.n	1a000610 <_read_r+0x38>
         int c = __stdio_getchar();
1a0005ec:	f000 f92f 	bl	1a00084e <__stdio_getchar>
         if( c != -1 ){
1a0005f0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0005f4:	d0f8      	beq.n	1a0005e8 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0005f6:	f104 0801 	add.w	r8, r4, #1
1a0005fa:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0005fc:	280d      	cmp	r0, #13
1a0005fe:	d003      	beq.n	1a000608 <_read_r+0x30>
1a000600:	280a      	cmp	r0, #10
1a000602:	d001      	beq.n	1a000608 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000604:	4644      	mov	r4, r8
1a000606:	e7ef      	b.n	1a0005e8 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000608:	f000 f921 	bl	1a00084e <__stdio_getchar>
               return i;
1a00060c:	4640      	mov	r0, r8
1a00060e:	e003      	b.n	1a000618 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000610:	2313      	movs	r3, #19
1a000612:	6033      	str	r3, [r6, #0]
      return -1;
1a000614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a00061c:	2313      	movs	r3, #19
1a00061e:	6003      	str	r3, [r0, #0]
      return -1;
1a000620:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000624:	4770      	bx	lr

1a000626 <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000626:	2902      	cmp	r1, #2
1a000628:	d80c      	bhi.n	1a000644 <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a00062a:	b570      	push	{r4, r5, r6, lr}
1a00062c:	461d      	mov	r5, r3
1a00062e:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000630:	2400      	movs	r4, #0
1a000632:	e003      	b.n	1a00063c <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a000634:	5d30      	ldrb	r0, [r6, r4]
1a000636:	f000 f905 	bl	1a000844 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a00063a:	3401      	adds	r4, #1
1a00063c:	42ac      	cmp	r4, r5
1a00063e:	d3f9      	bcc.n	1a000634 <_write_r+0xe>
       return n;
1a000640:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000642:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000644:	2313      	movs	r3, #19
1a000646:	6003      	str	r3, [r0, #0]
       return -1;
1a000648:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a00064c:	4770      	bx	lr
1a00064e:	Address 0x000000001a00064e is out of bounds.


1a000650 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000650:	4b05      	ldr	r3, [pc, #20]	; (1a000668 <_sbrk_r+0x18>)
1a000652:	681b      	ldr	r3, [r3, #0]
1a000654:	b123      	cbz	r3, 1a000660 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000656:	4b04      	ldr	r3, [pc, #16]	; (1a000668 <_sbrk_r+0x18>)
1a000658:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a00065a:	4401      	add	r1, r0
1a00065c:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a00065e:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000660:	4b01      	ldr	r3, [pc, #4]	; (1a000668 <_sbrk_r+0x18>)
1a000662:	4a02      	ldr	r2, [pc, #8]	; (1a00066c <_sbrk_r+0x1c>)
1a000664:	601a      	str	r2, [r3, #0]
1a000666:	e7f6      	b.n	1a000656 <_sbrk_r+0x6>
1a000668:	10000218 	.word	0x10000218
1a00066c:	10000250 	.word	0x10000250

1a000670 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000670:	2200      	movs	r2, #0
1a000672:	2a05      	cmp	r2, #5
1a000674:	d819      	bhi.n	1a0006aa <Board_LED_Init+0x3a>
{
1a000676:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000678:	490c      	ldr	r1, [pc, #48]	; (1a0006ac <Board_LED_Init+0x3c>)
1a00067a:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00067e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000682:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000684:	4b0a      	ldr	r3, [pc, #40]	; (1a0006b0 <Board_LED_Init+0x40>)
1a000686:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00068a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00068e:	2001      	movs	r0, #1
1a000690:	40a0      	lsls	r0, r4
1a000692:	4301      	orrs	r1, r0
1a000694:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000698:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a00069c:	2100      	movs	r1, #0
1a00069e:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0006a0:	3201      	adds	r2, #1
1a0006a2:	2a05      	cmp	r2, #5
1a0006a4:	d9e8      	bls.n	1a000678 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0006a6:	bc70      	pop	{r4, r5, r6}
1a0006a8:	4770      	bx	lr
1a0006aa:	4770      	bx	lr
1a0006ac:	1a00392c 	.word	0x1a00392c
1a0006b0:	400f4000 	.word	0x400f4000

1a0006b4 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0006b4:	2300      	movs	r3, #0
1a0006b6:	2b03      	cmp	r3, #3
1a0006b8:	d816      	bhi.n	1a0006e8 <Board_TEC_Init+0x34>
{
1a0006ba:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0006bc:	490b      	ldr	r1, [pc, #44]	; (1a0006ec <Board_TEC_Init+0x38>)
1a0006be:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0006c2:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0006c6:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0006c8:	4c09      	ldr	r4, [pc, #36]	; (1a0006f0 <Board_TEC_Init+0x3c>)
1a0006ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0006ce:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0006d2:	2001      	movs	r0, #1
1a0006d4:	40a8      	lsls	r0, r5
1a0006d6:	ea21 0100 	bic.w	r1, r1, r0
1a0006da:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0006de:	3301      	adds	r3, #1
1a0006e0:	2b03      	cmp	r3, #3
1a0006e2:	d9eb      	bls.n	1a0006bc <Board_TEC_Init+0x8>
   }
}
1a0006e4:	bc30      	pop	{r4, r5}
1a0006e6:	4770      	bx	lr
1a0006e8:	4770      	bx	lr
1a0006ea:	bf00      	nop
1a0006ec:	1a003924 	.word	0x1a003924
1a0006f0:	400f4000 	.word	0x400f4000

1a0006f4 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0006f4:	2300      	movs	r3, #0
1a0006f6:	2b08      	cmp	r3, #8
1a0006f8:	d816      	bhi.n	1a000728 <Board_GPIO_Init+0x34>
{
1a0006fa:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0006fc:	490b      	ldr	r1, [pc, #44]	; (1a00072c <Board_GPIO_Init+0x38>)
1a0006fe:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000702:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000706:	784d      	ldrb	r5, [r1, #1]
1a000708:	4c09      	ldr	r4, [pc, #36]	; (1a000730 <Board_GPIO_Init+0x3c>)
1a00070a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00070e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000712:	2001      	movs	r0, #1
1a000714:	40a8      	lsls	r0, r5
1a000716:	ea21 0100 	bic.w	r1, r1, r0
1a00071a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00071e:	3301      	adds	r3, #1
1a000720:	2b08      	cmp	r3, #8
1a000722:	d9eb      	bls.n	1a0006fc <Board_GPIO_Init+0x8>
   }
}
1a000724:	bc30      	pop	{r4, r5}
1a000726:	4770      	bx	lr
1a000728:	4770      	bx	lr
1a00072a:	bf00      	nop
1a00072c:	1a003938 	.word	0x1a003938
1a000730:	400f4000 	.word	0x400f4000

1a000734 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000734:	b510      	push	{r4, lr}
1a000736:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000738:	4c08      	ldr	r4, [pc, #32]	; (1a00075c <Board_ADC_Init+0x28>)
1a00073a:	4669      	mov	r1, sp
1a00073c:	4620      	mov	r0, r4
1a00073e:	f000 fa1d 	bl	1a000b7c <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000742:	4a07      	ldr	r2, [pc, #28]	; (1a000760 <Board_ADC_Init+0x2c>)
1a000744:	4669      	mov	r1, sp
1a000746:	4620      	mov	r0, r4
1a000748:	f000 fa38 	bl	1a000bbc <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a00074c:	2200      	movs	r2, #0
1a00074e:	4669      	mov	r1, sp
1a000750:	4620      	mov	r0, r4
1a000752:	f000 fa4c 	bl	1a000bee <Chip_ADC_SetResolution>
}
1a000756:	b002      	add	sp, #8
1a000758:	bd10      	pop	{r4, pc}
1a00075a:	bf00      	nop
1a00075c:	400e3000 	.word	0x400e3000
1a000760:	00061a80 	.word	0x00061a80

1a000764 <Board_SPI_Init>:
{
1a000764:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a000766:	4c0b      	ldr	r4, [pc, #44]	; (1a000794 <Board_SPI_Init+0x30>)
1a000768:	4620      	mov	r0, r4
1a00076a:	f000 fe03 	bl	1a001374 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00076e:	6863      	ldr	r3, [r4, #4]
1a000770:	f023 0304 	bic.w	r3, r3, #4
1a000774:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000776:	6823      	ldr	r3, [r4, #0]
1a000778:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a00077c:	f043 0307 	orr.w	r3, r3, #7
1a000780:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000782:	4905      	ldr	r1, [pc, #20]	; (1a000798 <Board_SPI_Init+0x34>)
1a000784:	4620      	mov	r0, r4
1a000786:	f000 fdd6 	bl	1a001336 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00078a:	6863      	ldr	r3, [r4, #4]
1a00078c:	f043 0302 	orr.w	r3, r3, #2
1a000790:	6063      	str	r3, [r4, #4]
}
1a000792:	bd10      	pop	{r4, pc}
1a000794:	400c5000 	.word	0x400c5000
1a000798:	000186a0 	.word	0x000186a0

1a00079c <Board_I2C_Init>:
{
1a00079c:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a00079e:	2000      	movs	r0, #0
1a0007a0:	f000 f8c6 	bl	1a000930 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0007a4:	4b04      	ldr	r3, [pc, #16]	; (1a0007b8 <Board_I2C_Init+0x1c>)
1a0007a6:	f640 0208 	movw	r2, #2056	; 0x808
1a0007aa:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0007ae:	4903      	ldr	r1, [pc, #12]	; (1a0007bc <Board_I2C_Init+0x20>)
1a0007b0:	2000      	movs	r0, #0
1a0007b2:	f000 f8cf 	bl	1a000954 <Chip_I2C_SetClockRate>
}
1a0007b6:	bd08      	pop	{r3, pc}
1a0007b8:	40086000 	.word	0x40086000
1a0007bc:	000f4240 	.word	0x000f4240

1a0007c0 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0007c0:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a0007c2:	4c07      	ldr	r4, [pc, #28]	; (1a0007e0 <Board_Debug_Init+0x20>)
1a0007c4:	4620      	mov	r0, r4
1a0007c6:	f000 f8f7 	bl	1a0009b8 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0007ca:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0007ce:	4620      	mov	r0, r4
1a0007d0:	f000 f93c 	bl	1a000a4c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0007d4:	2303      	movs	r3, #3
1a0007d6:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0007d8:	2301      	movs	r3, #1
1a0007da:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a0007dc:	bd10      	pop	{r4, pc}
1a0007de:	bf00      	nop
1a0007e0:	400c1000 	.word	0x400c1000

1a0007e4 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0007e4:	4b03      	ldr	r3, [pc, #12]	; (1a0007f4 <Board_UARTPutChar+0x10>)
1a0007e6:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0007e8:	f013 0f20 	tst.w	r3, #32
1a0007ec:	d0fa      	beq.n	1a0007e4 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0007ee:	4b01      	ldr	r3, [pc, #4]	; (1a0007f4 <Board_UARTPutChar+0x10>)
1a0007f0:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a0007f2:	4770      	bx	lr
1a0007f4:	400c1000 	.word	0x400c1000

1a0007f8 <Board_UARTGetChar>:
	return pUART->LSR;
1a0007f8:	4b05      	ldr	r3, [pc, #20]	; (1a000810 <Board_UARTGetChar+0x18>)
1a0007fa:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0007fc:	f013 0f01 	tst.w	r3, #1
1a000800:	d003      	beq.n	1a00080a <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);         //uint8_t
1a000802:	4b03      	ldr	r3, [pc, #12]	; (1a000810 <Board_UARTGetChar+0x18>)
1a000804:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a000806:	b2c0      	uxtb	r0, r0
1a000808:	4770      	bx	lr
   }
   return EOF;
1a00080a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a00080e:	4770      	bx	lr
1a000810:	400c1000 	.word	0x400c1000

1a000814 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000814:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000816:	f7ff ffd3 	bl	1a0007c0 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00081a:	4809      	ldr	r0, [pc, #36]	; (1a000840 <Board_Init+0x2c>)
1a00081c:	f000 fd6a 	bl	1a0012f4 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000820:	f7ff ff68 	bl	1a0006f4 <Board_GPIO_Init>
   Board_ADC_Init();
1a000824:	f7ff ff86 	bl	1a000734 <Board_ADC_Init>
   Board_SPI_Init();
1a000828:	f7ff ff9c 	bl	1a000764 <Board_SPI_Init>
   Board_I2C_Init();
1a00082c:	f7ff ffb6 	bl	1a00079c <Board_I2C_Init>

   Board_LED_Init();
1a000830:	f7ff ff1e 	bl	1a000670 <Board_LED_Init>
   Board_TEC_Init();
1a000834:	f7ff ff3e 	bl	1a0006b4 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000838:	f000 fca8 	bl	1a00118c <SystemCoreClockUpdate>
}
1a00083c:	bd08      	pop	{r3, pc}
1a00083e:	bf00      	nop
1a000840:	400f4000 	.word	0x400f4000

1a000844 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a000844:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a000846:	b2c0      	uxtb	r0, r0
1a000848:	f7ff ffcc 	bl	1a0007e4 <Board_UARTPutChar>
}
1a00084c:	bd08      	pop	{r3, pc}

1a00084e <__stdio_getchar>:

int __stdio_getchar()
{
1a00084e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a000850:	f7ff ffd2 	bl	1a0007f8 <Board_UARTGetChar>
}
1a000854:	bd08      	pop	{r3, pc}

1a000856 <__stdio_init>:

void __stdio_init()
{
1a000856:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a000858:	f7ff ffb2 	bl	1a0007c0 <Board_Debug_Init>
1a00085c:	bd08      	pop	{r3, pc}
1a00085e:	Address 0x000000001a00085e is out of bounds.


1a000860 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000860:	2300      	movs	r3, #0
1a000862:	2b1c      	cmp	r3, #28
1a000864:	d812      	bhi.n	1a00088c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000866:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000868:	4a09      	ldr	r2, [pc, #36]	; (1a000890 <Board_SetupMuxing+0x30>)
1a00086a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00086e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000872:	784a      	ldrb	r2, [r1, #1]
1a000874:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000876:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00087a:	4906      	ldr	r1, [pc, #24]	; (1a000894 <Board_SetupMuxing+0x34>)
1a00087c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000880:	3301      	adds	r3, #1
1a000882:	2b1c      	cmp	r3, #28
1a000884:	d9f0      	bls.n	1a000868 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000886:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00088a:	4770      	bx	lr
1a00088c:	4770      	bx	lr
1a00088e:	bf00      	nop
1a000890:	1a003954 	.word	0x1a003954
1a000894:	40086000 	.word	0x40086000

1a000898 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000898:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00089a:	4a17      	ldr	r2, [pc, #92]	; (1a0008f8 <Board_SetupClocking+0x60>)
1a00089c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0008a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0008a4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0008a8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0008ac:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0008b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0008b4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0008b8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0008bc:	2201      	movs	r2, #1
1a0008be:	490f      	ldr	r1, [pc, #60]	; (1a0008fc <Board_SetupClocking+0x64>)
1a0008c0:	2006      	movs	r0, #6
1a0008c2:	f000 fc6d 	bl	1a0011a0 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0008c6:	2400      	movs	r4, #0
1a0008c8:	b14c      	cbz	r4, 1a0008de <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0008ca:	4b0b      	ldr	r3, [pc, #44]	; (1a0008f8 <Board_SetupClocking+0x60>)
1a0008cc:	685a      	ldr	r2, [r3, #4]
1a0008ce:	f022 020c 	bic.w	r2, r2, #12
1a0008d2:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0008d4:	685a      	ldr	r2, [r3, #4]
1a0008d6:	f042 0203 	orr.w	r2, r2, #3
1a0008da:	605a      	str	r2, [r3, #4]
}
1a0008dc:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a0008de:	4808      	ldr	r0, [pc, #32]	; (1a000900 <Board_SetupClocking+0x68>)
1a0008e0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0008e4:	2301      	movs	r3, #1
1a0008e6:	788a      	ldrb	r2, [r1, #2]
1a0008e8:	7849      	ldrb	r1, [r1, #1]
1a0008ea:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0008ee:	f000 fba9 	bl	1a001044 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0008f2:	3401      	adds	r4, #1
1a0008f4:	e7e8      	b.n	1a0008c8 <Board_SetupClocking+0x30>
1a0008f6:	bf00      	nop
1a0008f8:	40043000 	.word	0x40043000
1a0008fc:	0c28cb00 	.word	0x0c28cb00
1a000900:	1a003950 	.word	0x1a003950

1a000904 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000904:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000906:	f7ff ffab 	bl	1a000860 <Board_SetupMuxing>
    Board_SetupClocking();
1a00090a:	f7ff ffc5 	bl	1a000898 <Board_SetupClocking>
}
1a00090e:	bd08      	pop	{r3, pc}

1a000910 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000910:	2901      	cmp	r1, #1
1a000912:	d000      	beq.n	1a000916 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a000914:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a000916:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00091a:	0082      	lsls	r2, r0, #2
1a00091c:	4b03      	ldr	r3, [pc, #12]	; (1a00092c <Chip_I2C_EventHandler+0x1c>)
1a00091e:	4413      	add	r3, r2
1a000920:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a000922:	7d13      	ldrb	r3, [r2, #20]
1a000924:	b2db      	uxtb	r3, r3
1a000926:	2b04      	cmp	r3, #4
1a000928:	d0fb      	beq.n	1a000922 <Chip_I2C_EventHandler+0x12>
1a00092a:	e7f3      	b.n	1a000914 <Chip_I2C_EventHandler+0x4>
1a00092c:	10000000 	.word	0x10000000

1a000930 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000930:	b570      	push	{r4, r5, r6, lr}
1a000932:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000934:	4e06      	ldr	r6, [pc, #24]	; (1a000950 <Chip_I2C_Init+0x20>)
1a000936:	00c4      	lsls	r4, r0, #3
1a000938:	1a22      	subs	r2, r4, r0
1a00093a:	0093      	lsls	r3, r2, #2
1a00093c:	4433      	add	r3, r6
1a00093e:	8898      	ldrh	r0, [r3, #4]
1a000940:	f000 fbe4 	bl	1a00110c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000944:	1b64      	subs	r4, r4, r5
1a000946:	00a3      	lsls	r3, r4, #2
1a000948:	58f3      	ldr	r3, [r6, r3]
1a00094a:	226c      	movs	r2, #108	; 0x6c
1a00094c:	619a      	str	r2, [r3, #24]
}
1a00094e:	bd70      	pop	{r4, r5, r6, pc}
1a000950:	10000000 	.word	0x10000000

1a000954 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000958:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00095a:	4e0b      	ldr	r6, [pc, #44]	; (1a000988 <Chip_I2C_SetClockRate+0x34>)
1a00095c:	00c5      	lsls	r5, r0, #3
1a00095e:	1a2b      	subs	r3, r5, r0
1a000960:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000964:	eb06 0308 	add.w	r3, r6, r8
1a000968:	8898      	ldrh	r0, [r3, #4]
1a00096a:	f000 fbe9 	bl	1a001140 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00096e:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000972:	f856 3008 	ldr.w	r3, [r6, r8]
1a000976:	0842      	lsrs	r2, r0, #1
1a000978:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00097a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00097e:	691a      	ldr	r2, [r3, #16]
1a000980:	1a80      	subs	r0, r0, r2
1a000982:	6158      	str	r0, [r3, #20]
}
1a000984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000988:	10000000 	.word	0x10000000

1a00098c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a00098c:	4b09      	ldr	r3, [pc, #36]	; (1a0009b4 <Chip_UART_GetIndex+0x28>)
1a00098e:	4298      	cmp	r0, r3
1a000990:	d009      	beq.n	1a0009a6 <Chip_UART_GetIndex+0x1a>
1a000992:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000996:	4298      	cmp	r0, r3
1a000998:	d007      	beq.n	1a0009aa <Chip_UART_GetIndex+0x1e>
1a00099a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00099e:	4298      	cmp	r0, r3
1a0009a0:	d005      	beq.n	1a0009ae <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0009a2:	2000      	movs	r0, #0
1a0009a4:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0009a6:	2002      	movs	r0, #2
1a0009a8:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0009aa:	2003      	movs	r0, #3
1a0009ac:	4770      	bx	lr
			return 1;
1a0009ae:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0009b0:	4770      	bx	lr
1a0009b2:	bf00      	nop
1a0009b4:	400c1000 	.word	0x400c1000

1a0009b8 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0009b8:	b530      	push	{r4, r5, lr}
1a0009ba:	b083      	sub	sp, #12
1a0009bc:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0009be:	f7ff ffe5 	bl	1a00098c <Chip_UART_GetIndex>
1a0009c2:	2301      	movs	r3, #1
1a0009c4:	461a      	mov	r2, r3
1a0009c6:	4619      	mov	r1, r3
1a0009c8:	4d0e      	ldr	r5, [pc, #56]	; (1a000a04 <Chip_UART_Init+0x4c>)
1a0009ca:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0009ce:	f000 fb7f 	bl	1a0010d0 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0009d2:	2307      	movs	r3, #7
1a0009d4:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0009d6:	2300      	movs	r3, #0
1a0009d8:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0009da:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0009dc:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0009de:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0009e0:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0009e2:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0009e4:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0009e6:	4b08      	ldr	r3, [pc, #32]	; (1a000a08 <Chip_UART_Init+0x50>)
1a0009e8:	429c      	cmp	r4, r3
1a0009ea:	d006      	beq.n	1a0009fa <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0009ec:	2303      	movs	r3, #3
1a0009ee:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0009f0:	2310      	movs	r3, #16
1a0009f2:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0009f4:	9b01      	ldr	r3, [sp, #4]
}
1a0009f6:	b003      	add	sp, #12
1a0009f8:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0009fa:	2300      	movs	r3, #0
1a0009fc:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0009fe:	69a3      	ldr	r3, [r4, #24]
1a000a00:	9301      	str	r3, [sp, #4]
1a000a02:	e7f3      	b.n	1a0009ec <Chip_UART_Init+0x34>
1a000a04:	1a0039d0 	.word	0x1a0039d0
1a000a08:	40082000 	.word	0x40082000

1a000a0c <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a000a0c:	b538      	push	{r3, r4, r5, lr}
1a000a0e:	4605      	mov	r5, r0
1a000a10:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000a12:	f7ff ffbb 	bl	1a00098c <Chip_UART_GetIndex>
1a000a16:	4b0c      	ldr	r3, [pc, #48]	; (1a000a48 <Chip_UART_SetBaud+0x3c>)
1a000a18:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000a1c:	f000 fb90 	bl	1a001140 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a000a20:	0123      	lsls	r3, r4, #4
1a000a22:	fbb0 f3f3 	udiv	r3, r0, r3
1a000a26:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000a28:	68ea      	ldr	r2, [r5, #12]
1a000a2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a000a2e:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a000a30:	6029      	str	r1, [r5, #0]
1a000a32:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a000a36:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000a38:	68ea      	ldr	r2, [r5, #12]
1a000a3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a000a3e:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a000a40:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a000a44:	0900      	lsrs	r0, r0, #4
1a000a46:	bd38      	pop	{r3, r4, r5, pc}
1a000a48:	1a0039c8 	.word	0x1a0039c8

1a000a4c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a000a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000a50:	b083      	sub	sp, #12
1a000a52:	4683      	mov	fp, r0
1a000a54:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000a56:	f7ff ff99 	bl	1a00098c <Chip_UART_GetIndex>
1a000a5a:	4b35      	ldr	r3, [pc, #212]	; (1a000b30 <Chip_UART_SetBaudFDR+0xe4>)
1a000a5c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000a60:	f000 fb6e 	bl	1a001140 <Chip_Clock_GetRate>
1a000a64:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a000a66:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a000a6a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a000a6c:	2300      	movs	r3, #0
1a000a6e:	9301      	str	r3, [sp, #4]
1a000a70:	46a2      	mov	sl, r4
1a000a72:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a000a74:	e02a      	b.n	1a000acc <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a000a76:	4242      	negs	r2, r0
				div ++;
1a000a78:	1c4b      	adds	r3, r1, #1
1a000a7a:	e017      	b.n	1a000aac <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a000a7c:	b30a      	cbz	r2, 1a000ac2 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a000a7e:	4617      	mov	r7, r2
			sd = d;
1a000a80:	9501      	str	r5, [sp, #4]
			sm = m;
1a000a82:	46a2      	mov	sl, r4
			sdiv = div;
1a000a84:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a000a86:	3501      	adds	r5, #1
1a000a88:	42ac      	cmp	r4, r5
1a000a8a:	d91e      	bls.n	1a000aca <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000a8c:	0933      	lsrs	r3, r6, #4
1a000a8e:	0730      	lsls	r0, r6, #28
1a000a90:	fba4 0100 	umull	r0, r1, r4, r0
1a000a94:	fb04 1103 	mla	r1, r4, r3, r1
1a000a98:	1962      	adds	r2, r4, r5
1a000a9a:	fb08 f202 	mul.w	r2, r8, r2
1a000a9e:	2300      	movs	r3, #0
1a000aa0:	f001 f80a 	bl	1a001ab8 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a000aa4:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a000aa6:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a000aa8:	2800      	cmp	r0, #0
1a000aaa:	dbe4      	blt.n	1a000a76 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000aac:	4297      	cmp	r7, r2
1a000aae:	d3ea      	bcc.n	1a000a86 <Chip_UART_SetBaudFDR+0x3a>
1a000ab0:	2b00      	cmp	r3, #0
1a000ab2:	d0e8      	beq.n	1a000a86 <Chip_UART_SetBaudFDR+0x3a>
1a000ab4:	0c19      	lsrs	r1, r3, #16
1a000ab6:	d1e6      	bne.n	1a000a86 <Chip_UART_SetBaudFDR+0x3a>
1a000ab8:	2b02      	cmp	r3, #2
1a000aba:	d8df      	bhi.n	1a000a7c <Chip_UART_SetBaudFDR+0x30>
1a000abc:	2d00      	cmp	r5, #0
1a000abe:	d0dd      	beq.n	1a000a7c <Chip_UART_SetBaudFDR+0x30>
1a000ac0:	e7e1      	b.n	1a000a86 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a000ac2:	4617      	mov	r7, r2
			sd = d;
1a000ac4:	9501      	str	r5, [sp, #4]
			sm = m;
1a000ac6:	46a2      	mov	sl, r4
			sdiv = div;
1a000ac8:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a000aca:	3401      	adds	r4, #1
1a000acc:	b11f      	cbz	r7, 1a000ad6 <Chip_UART_SetBaudFDR+0x8a>
1a000ace:	2c0f      	cmp	r4, #15
1a000ad0:	d801      	bhi.n	1a000ad6 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a000ad2:	2500      	movs	r5, #0
1a000ad4:	e7d8      	b.n	1a000a88 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a000ad6:	f1b9 0f00 	cmp.w	r9, #0
1a000ada:	d024      	beq.n	1a000b26 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000adc:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000ae4:	f8cb 300c 	str.w	r3, [fp, #12]
1a000ae8:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a000aec:	f8cb 3000 	str.w	r3, [fp]
1a000af0:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a000af4:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000af8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000afc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000b00:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a000b04:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a000b08:	b2db      	uxtb	r3, r3
1a000b0a:	9901      	ldr	r1, [sp, #4]
1a000b0c:	f001 020f 	and.w	r2, r1, #15
1a000b10:	4313      	orrs	r3, r2
1a000b12:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a000b16:	0933      	lsrs	r3, r6, #4
1a000b18:	fb0a f303 	mul.w	r3, sl, r3
1a000b1c:	448a      	add	sl, r1
1a000b1e:	fb09 f90a 	mul.w	r9, r9, sl
1a000b22:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a000b26:	4648      	mov	r0, r9
1a000b28:	b003      	add	sp, #12
1a000b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a000b2e:	bf00      	nop
1a000b30:	1a0039c8 	.word	0x1a0039c8

1a000b34 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000b34:	4b03      	ldr	r3, [pc, #12]	; (1a000b44 <Chip_ADC_GetClockIndex+0x10>)
1a000b36:	4298      	cmp	r0, r3
1a000b38:	d001      	beq.n	1a000b3e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000b3a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000b3c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000b3e:	2004      	movs	r0, #4
1a000b40:	4770      	bx	lr
1a000b42:	bf00      	nop
1a000b44:	400e4000 	.word	0x400e4000

1a000b48 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000b48:	b570      	push	{r4, r5, r6, lr}
1a000b4a:	460d      	mov	r5, r1
1a000b4c:	4614      	mov	r4, r2
1a000b4e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000b50:	f7ff fff0 	bl	1a000b34 <Chip_ADC_GetClockIndex>
1a000b54:	f000 faf4 	bl	1a001140 <Chip_Clock_GetRate>
	if (burstMode) {
1a000b58:	b965      	cbnz	r5, 1a000b74 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a000b5a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000b5e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000b62:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000b66:	0064      	lsls	r4, r4, #1
1a000b68:	fbb0 f0f4 	udiv	r0, r0, r4
1a000b6c:	b2c0      	uxtb	r0, r0
1a000b6e:	3801      	subs	r0, #1
	return div;
}
1a000b70:	b2c0      	uxtb	r0, r0
1a000b72:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a000b74:	fb04 f406 	mul.w	r4, r4, r6
1a000b78:	e7f3      	b.n	1a000b62 <getClkDiv+0x1a>
1a000b7a:	Address 0x000000001a000b7a is out of bounds.


1a000b7c <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000b7c:	b538      	push	{r3, r4, r5, lr}
1a000b7e:	4605      	mov	r5, r0
1a000b80:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000b82:	f7ff ffd7 	bl	1a000b34 <Chip_ADC_GetClockIndex>
1a000b86:	2301      	movs	r3, #1
1a000b88:	461a      	mov	r2, r3
1a000b8a:	4619      	mov	r1, r3
1a000b8c:	f000 faa0 	bl	1a0010d0 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000b90:	2100      	movs	r1, #0
1a000b92:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000b94:	4a08      	ldr	r2, [pc, #32]	; (1a000bb8 <Chip_ADC_Init+0x3c>)
1a000b96:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000b98:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000b9a:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000b9c:	230b      	movs	r3, #11
1a000b9e:	4628      	mov	r0, r5
1a000ba0:	f7ff ffd2 	bl	1a000b48 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000ba4:	0200      	lsls	r0, r0, #8
1a000ba6:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000baa:	7920      	ldrb	r0, [r4, #4]
1a000bac:	0440      	lsls	r0, r0, #17
1a000bae:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000bb2:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000bb4:	6028      	str	r0, [r5, #0]
}
1a000bb6:	bd38      	pop	{r3, r4, r5, pc}
1a000bb8:	00061a80 	.word	0x00061a80

1a000bbc <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000bbc:	b570      	push	{r4, r5, r6, lr}
1a000bbe:	4605      	mov	r5, r0
1a000bc0:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000bc2:	6804      	ldr	r4, [r0, #0]
1a000bc4:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000bc8:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000bcc:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000bce:	790b      	ldrb	r3, [r1, #4]
1a000bd0:	f1c3 030b 	rsb	r3, r3, #11
1a000bd4:	b2db      	uxtb	r3, r3
1a000bd6:	7949      	ldrb	r1, [r1, #5]
1a000bd8:	f7ff ffb6 	bl	1a000b48 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000bdc:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000be0:	7930      	ldrb	r0, [r6, #4]
1a000be2:	0440      	lsls	r0, r0, #17
1a000be4:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000be8:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a000bea:	6028      	str	r0, [r5, #0]
}
1a000bec:	bd70      	pop	{r4, r5, r6, pc}

1a000bee <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000bee:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000bf0:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000bf2:	680a      	ldr	r2, [r1, #0]
1a000bf4:	f7ff ffe2 	bl	1a000bbc <Chip_ADC_SetSampleRate>
}
1a000bf8:	bd08      	pop	{r3, pc}
1a000bfa:	Address 0x000000001a000bfa is out of bounds.


1a000bfc <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000bfc:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000bfe:	680b      	ldr	r3, [r1, #0]
1a000c00:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000c04:	d002      	beq.n	1a000c0c <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000c06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000c0a:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000c0c:	4607      	mov	r7, r0
1a000c0e:	2501      	movs	r5, #1
1a000c10:	e03b      	b.n	1a000c8a <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000c12:	694b      	ldr	r3, [r1, #20]
1a000c14:	fb03 f302 	mul.w	r3, r3, r2
1a000c18:	fbb3 f3f5 	udiv	r3, r3, r5
1a000c1c:	e014      	b.n	1a000c48 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000c1e:	461c      	mov	r4, r3
1a000c20:	e020      	b.n	1a000c64 <pll_calc_divs+0x68>
		return -val;
1a000c22:	f1cc 0c00 	rsb	ip, ip, #0
1a000c26:	e020      	b.n	1a000c6a <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a000c28:	3201      	adds	r2, #1
1a000c2a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000c2e:	dc26      	bgt.n	1a000c7e <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a000c30:	680c      	ldr	r4, [r1, #0]
1a000c32:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000c36:	d0ec      	beq.n	1a000c12 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000c38:	1c73      	adds	r3, r6, #1
1a000c3a:	fa02 fc03 	lsl.w	ip, r2, r3
1a000c3e:	694b      	ldr	r3, [r1, #20]
1a000c40:	fb03 f30c 	mul.w	r3, r3, ip
1a000c44:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000c48:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a000c98 <pll_calc_divs+0x9c>
1a000c4c:	4563      	cmp	r3, ip
1a000c4e:	d9eb      	bls.n	1a000c28 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000c50:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a000c9c <pll_calc_divs+0xa0>
1a000c54:	4563      	cmp	r3, ip
1a000c56:	d812      	bhi.n	1a000c7e <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a000c58:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000c5c:	d1df      	bne.n	1a000c1e <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a000c5e:	1c74      	adds	r4, r6, #1
1a000c60:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a000c64:	ebb0 0c04 	subs.w	ip, r0, r4
1a000c68:	d4db      	bmi.n	1a000c22 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a000c6a:	4567      	cmp	r7, ip
1a000c6c:	d9dc      	bls.n	1a000c28 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a000c6e:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000c70:	1c77      	adds	r7, r6, #1
1a000c72:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000c74:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000c76:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000c78:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000c7a:	4667      	mov	r7, ip
1a000c7c:	e7d4      	b.n	1a000c28 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a000c7e:	3601      	adds	r6, #1
1a000c80:	2e03      	cmp	r6, #3
1a000c82:	dc01      	bgt.n	1a000c88 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a000c84:	2201      	movs	r2, #1
1a000c86:	e7d0      	b.n	1a000c2a <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a000c88:	3501      	adds	r5, #1
1a000c8a:	2d04      	cmp	r5, #4
1a000c8c:	dc01      	bgt.n	1a000c92 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a000c8e:	2600      	movs	r6, #0
1a000c90:	e7f6      	b.n	1a000c80 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a000c92:	bcf0      	pop	{r4, r5, r6, r7}
1a000c94:	4770      	bx	lr
1a000c96:	bf00      	nop
1a000c98:	094c5eff 	.word	0x094c5eff
1a000c9c:	1312d000 	.word	0x1312d000

1a000ca0 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000ca2:	b099      	sub	sp, #100	; 0x64
1a000ca4:	4605      	mov	r5, r0
1a000ca6:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000ca8:	225c      	movs	r2, #92	; 0x5c
1a000caa:	2100      	movs	r1, #0
1a000cac:	a801      	add	r0, sp, #4
1a000cae:	f001 f8b2 	bl	1a001e16 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000cb2:	2380      	movs	r3, #128	; 0x80
1a000cb4:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000cb6:	6963      	ldr	r3, [r4, #20]
1a000cb8:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000cba:	7923      	ldrb	r3, [r4, #4]
1a000cbc:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000cc0:	4669      	mov	r1, sp
1a000cc2:	4628      	mov	r0, r5
1a000cc4:	f7ff ff9a 	bl	1a000bfc <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000cc8:	9b06      	ldr	r3, [sp, #24]
1a000cca:	42ab      	cmp	r3, r5
1a000ccc:	d027      	beq.n	1a000d1e <pll_get_frac+0x7e>
	if (val < 0)
1a000cce:	1aeb      	subs	r3, r5, r3
1a000cd0:	d42e      	bmi.n	1a000d30 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000cd2:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000cd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000cd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000cda:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000cdc:	6963      	ldr	r3, [r4, #20]
1a000cde:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000ce0:	7923      	ldrb	r3, [r4, #4]
1a000ce2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000ce6:	a910      	add	r1, sp, #64	; 0x40
1a000ce8:	4628      	mov	r0, r5
1a000cea:	f7ff ff87 	bl	1a000bfc <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000cee:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000cf0:	42ab      	cmp	r3, r5
1a000cf2:	d01f      	beq.n	1a000d34 <pll_get_frac+0x94>
	if (val < 0)
1a000cf4:	1aeb      	subs	r3, r5, r3
1a000cf6:	d425      	bmi.n	1a000d44 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000cf8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000cfa:	4b2b      	ldr	r3, [pc, #172]	; (1a000da8 <pll_get_frac+0x108>)
1a000cfc:	429d      	cmp	r5, r3
1a000cfe:	d923      	bls.n	1a000d48 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000d00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000d02:	1aed      	subs	r5, r5, r3
1a000d04:	d433      	bmi.n	1a000d6e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000d06:	42ae      	cmp	r6, r5
1a000d08:	dc3b      	bgt.n	1a000d82 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000d0a:	42be      	cmp	r6, r7
1a000d0c:	dc31      	bgt.n	1a000d72 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000d0e:	466d      	mov	r5, sp
1a000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000d1c:	e006      	b.n	1a000d2c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000d1e:	466d      	mov	r5, sp
1a000d20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d24:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000d2c:	b019      	add	sp, #100	; 0x64
1a000d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000d30:	425b      	negs	r3, r3
1a000d32:	e7ce      	b.n	1a000cd2 <pll_get_frac+0x32>
		*ppll = pll[2];
1a000d34:	ad10      	add	r5, sp, #64	; 0x40
1a000d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d3a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000d42:	e7f3      	b.n	1a000d2c <pll_get_frac+0x8c>
		return -val;
1a000d44:	425b      	negs	r3, r3
1a000d46:	e7d7      	b.n	1a000cf8 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000d48:	2340      	movs	r3, #64	; 0x40
1a000d4a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000d4c:	6963      	ldr	r3, [r4, #20]
1a000d4e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000d50:	a908      	add	r1, sp, #32
1a000d52:	4628      	mov	r0, r5
1a000d54:	f7ff ff52 	bl	1a000bfc <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000d58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000d5a:	42ab      	cmp	r3, r5
1a000d5c:	d1d0      	bne.n	1a000d00 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000d5e:	ad08      	add	r5, sp, #32
1a000d60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d64:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000d6c:	e7de      	b.n	1a000d2c <pll_get_frac+0x8c>
		return -val;
1a000d6e:	426d      	negs	r5, r5
1a000d70:	e7c9      	b.n	1a000d06 <pll_get_frac+0x66>
			*ppll = pll[2];
1a000d72:	ad10      	add	r5, sp, #64	; 0x40
1a000d74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000d80:	e7d4      	b.n	1a000d2c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000d82:	42af      	cmp	r7, r5
1a000d84:	db07      	blt.n	1a000d96 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000d86:	ad08      	add	r5, sp, #32
1a000d88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000d94:	e7ca      	b.n	1a000d2c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000d96:	ad10      	add	r5, sp, #64	; 0x40
1a000d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000da4:	e7c2      	b.n	1a000d2c <pll_get_frac+0x8c>
1a000da6:	bf00      	nop
1a000da8:	068e7780 	.word	0x068e7780

1a000dac <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000dac:	b430      	push	{r4, r5}
1a000dae:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000db0:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000db2:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000db4:	e000      	b.n	1a000db8 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000db6:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000db8:	281c      	cmp	r0, #28
1a000dba:	d118      	bne.n	1a000dee <Chip_Clock_FindBaseClock+0x42>
1a000dbc:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000dc0:	0051      	lsls	r1, r2, #1
1a000dc2:	4a0c      	ldr	r2, [pc, #48]	; (1a000df4 <Chip_Clock_FindBaseClock+0x48>)
1a000dc4:	440a      	add	r2, r1
1a000dc6:	7914      	ldrb	r4, [r2, #4]
1a000dc8:	4284      	cmp	r4, r0
1a000dca:	d010      	beq.n	1a000dee <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000dcc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000dd0:	004a      	lsls	r2, r1, #1
1a000dd2:	4908      	ldr	r1, [pc, #32]	; (1a000df4 <Chip_Clock_FindBaseClock+0x48>)
1a000dd4:	5a8a      	ldrh	r2, [r1, r2]
1a000dd6:	42aa      	cmp	r2, r5
1a000dd8:	d8ed      	bhi.n	1a000db6 <Chip_Clock_FindBaseClock+0xa>
1a000dda:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000dde:	0051      	lsls	r1, r2, #1
1a000de0:	4a04      	ldr	r2, [pc, #16]	; (1a000df4 <Chip_Clock_FindBaseClock+0x48>)
1a000de2:	440a      	add	r2, r1
1a000de4:	8852      	ldrh	r2, [r2, #2]
1a000de6:	42aa      	cmp	r2, r5
1a000de8:	d3e5      	bcc.n	1a000db6 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000dea:	4620      	mov	r0, r4
1a000dec:	e7e4      	b.n	1a000db8 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000dee:	bc30      	pop	{r4, r5}
1a000df0:	4770      	bx	lr
1a000df2:	bf00      	nop
1a000df4:	1a0039e4 	.word	0x1a0039e4

1a000df8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000df8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000dfe:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000e00:	4a0d      	ldr	r2, [pc, #52]	; (1a000e38 <Chip_Clock_EnableCrystal+0x40>)
1a000e02:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000e04:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000e08:	6992      	ldr	r2, [r2, #24]
1a000e0a:	428a      	cmp	r2, r1
1a000e0c:	d001      	beq.n	1a000e12 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000e0e:	4a0a      	ldr	r2, [pc, #40]	; (1a000e38 <Chip_Clock_EnableCrystal+0x40>)
1a000e10:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000e12:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000e16:	4a09      	ldr	r2, [pc, #36]	; (1a000e3c <Chip_Clock_EnableCrystal+0x44>)
1a000e18:	6811      	ldr	r1, [r2, #0]
1a000e1a:	4a09      	ldr	r2, [pc, #36]	; (1a000e40 <Chip_Clock_EnableCrystal+0x48>)
1a000e1c:	4291      	cmp	r1, r2
1a000e1e:	d901      	bls.n	1a000e24 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000e20:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000e24:	4a04      	ldr	r2, [pc, #16]	; (1a000e38 <Chip_Clock_EnableCrystal+0x40>)
1a000e26:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000e28:	9b01      	ldr	r3, [sp, #4]
1a000e2a:	1e5a      	subs	r2, r3, #1
1a000e2c:	9201      	str	r2, [sp, #4]
1a000e2e:	2b00      	cmp	r3, #0
1a000e30:	d1fa      	bne.n	1a000e28 <Chip_Clock_EnableCrystal+0x30>
}
1a000e32:	b002      	add	sp, #8
1a000e34:	4770      	bx	lr
1a000e36:	bf00      	nop
1a000e38:	40050000 	.word	0x40050000
1a000e3c:	1a00394c 	.word	0x1a00394c
1a000e40:	01312cff 	.word	0x01312cff

1a000e44 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000e44:	3012      	adds	r0, #18
1a000e46:	4b05      	ldr	r3, [pc, #20]	; (1a000e5c <Chip_Clock_GetDividerSource+0x18>)
1a000e48:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000e4c:	f010 0f01 	tst.w	r0, #1
1a000e50:	d102      	bne.n	1a000e58 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000e52:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000e56:	4770      	bx	lr
		return CLKINPUT_PD;
1a000e58:	2011      	movs	r0, #17
}
1a000e5a:	4770      	bx	lr
1a000e5c:	40050000 	.word	0x40050000

1a000e60 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000e60:	f100 0212 	add.w	r2, r0, #18
1a000e64:	4b03      	ldr	r3, [pc, #12]	; (1a000e74 <Chip_Clock_GetDividerDivisor+0x14>)
1a000e66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000e6a:	4b03      	ldr	r3, [pc, #12]	; (1a000e78 <Chip_Clock_GetDividerDivisor+0x18>)
1a000e6c:	5c18      	ldrb	r0, [r3, r0]
}
1a000e6e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000e72:	4770      	bx	lr
1a000e74:	40050000 	.word	0x40050000
1a000e78:	1a0039dc 	.word	0x1a0039dc

1a000e7c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000e7c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000e7e:	2810      	cmp	r0, #16
1a000e80:	d80a      	bhi.n	1a000e98 <Chip_Clock_GetClockInputHz+0x1c>
1a000e82:	e8df f000 	tbb	[pc, r0]
1a000e86:	0b42      	.short	0x0b42
1a000e88:	091f160d 	.word	0x091f160d
1a000e8c:	2b282522 	.word	0x2b282522
1a000e90:	322e0909 	.word	0x322e0909
1a000e94:	3a36      	.short	0x3a36
1a000e96:	3e          	.byte	0x3e
1a000e97:	00          	.byte	0x00
	uint32_t rate = 0;
1a000e98:	2000      	movs	r0, #0
1a000e9a:	e038      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a000e9c:	481e      	ldr	r0, [pc, #120]	; (1a000f18 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000e9e:	e036      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000ea0:	4b1e      	ldr	r3, [pc, #120]	; (1a000f1c <Chip_Clock_GetClockInputHz+0xa0>)
1a000ea2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000ea6:	f003 0307 	and.w	r3, r3, #7
1a000eaa:	2b04      	cmp	r3, #4
1a000eac:	d130      	bne.n	1a000f10 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a000eae:	2000      	movs	r0, #0
1a000eb0:	e02d      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000eb2:	4b1a      	ldr	r3, [pc, #104]	; (1a000f1c <Chip_Clock_GetClockInputHz+0xa0>)
1a000eb4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000eb8:	f003 0307 	and.w	r3, r3, #7
1a000ebc:	2b04      	cmp	r3, #4
1a000ebe:	d029      	beq.n	1a000f14 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000ec0:	4817      	ldr	r0, [pc, #92]	; (1a000f20 <Chip_Clock_GetClockInputHz+0xa4>)
1a000ec2:	e024      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a000ec4:	4b17      	ldr	r3, [pc, #92]	; (1a000f24 <Chip_Clock_GetClockInputHz+0xa8>)
1a000ec6:	6818      	ldr	r0, [r3, #0]
		break;
1a000ec8:	e021      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a000eca:	4b17      	ldr	r3, [pc, #92]	; (1a000f28 <Chip_Clock_GetClockInputHz+0xac>)
1a000ecc:	6818      	ldr	r0, [r3, #0]
		break;
1a000ece:	e01e      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000ed0:	4b16      	ldr	r3, [pc, #88]	; (1a000f2c <Chip_Clock_GetClockInputHz+0xb0>)
1a000ed2:	6818      	ldr	r0, [r3, #0]
		break;
1a000ed4:	e01b      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000ed6:	4b15      	ldr	r3, [pc, #84]	; (1a000f2c <Chip_Clock_GetClockInputHz+0xb0>)
1a000ed8:	6858      	ldr	r0, [r3, #4]
		break;
1a000eda:	e018      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a000edc:	f000 f86a 	bl	1a000fb4 <Chip_Clock_GetMainPLLHz>
		break;
1a000ee0:	e015      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000ee2:	2100      	movs	r1, #0
1a000ee4:	f000 f89c 	bl	1a001020 <Chip_Clock_GetDivRate>
		break;
1a000ee8:	e011      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000eea:	2101      	movs	r1, #1
1a000eec:	f000 f898 	bl	1a001020 <Chip_Clock_GetDivRate>
		break;
1a000ef0:	e00d      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000ef2:	2102      	movs	r1, #2
1a000ef4:	f000 f894 	bl	1a001020 <Chip_Clock_GetDivRate>
		break;
1a000ef8:	e009      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000efa:	2103      	movs	r1, #3
1a000efc:	f000 f890 	bl	1a001020 <Chip_Clock_GetDivRate>
		break;
1a000f00:	e005      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000f02:	2104      	movs	r1, #4
1a000f04:	f000 f88c 	bl	1a001020 <Chip_Clock_GetDivRate>
		break;
1a000f08:	e001      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a000f0a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a000f0e:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a000f10:	4803      	ldr	r0, [pc, #12]	; (1a000f20 <Chip_Clock_GetClockInputHz+0xa4>)
1a000f12:	e7fc      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a000f14:	4806      	ldr	r0, [pc, #24]	; (1a000f30 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000f16:	e7fa      	b.n	1a000f0e <Chip_Clock_GetClockInputHz+0x92>
1a000f18:	00b71b00 	.word	0x00b71b00
1a000f1c:	40043000 	.word	0x40043000
1a000f20:	017d7840 	.word	0x017d7840
1a000f24:	1a003920 	.word	0x1a003920
1a000f28:	1a00394c 	.word	0x1a00394c
1a000f2c:	1000021c 	.word	0x1000021c
1a000f30:	02faf080 	.word	0x02faf080

1a000f34 <Chip_Clock_CalcMainPLLValue>:
{
1a000f34:	b538      	push	{r3, r4, r5, lr}
1a000f36:	4605      	mov	r5, r0
1a000f38:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000f3a:	7908      	ldrb	r0, [r1, #4]
1a000f3c:	f7ff ff9e 	bl	1a000e7c <Chip_Clock_GetClockInputHz>
1a000f40:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000f42:	4b19      	ldr	r3, [pc, #100]	; (1a000fa8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000f44:	442b      	add	r3, r5
1a000f46:	4a19      	ldr	r2, [pc, #100]	; (1a000fac <Chip_Clock_CalcMainPLLValue+0x78>)
1a000f48:	4293      	cmp	r3, r2
1a000f4a:	d821      	bhi.n	1a000f90 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000f4c:	b318      	cbz	r0, 1a000f96 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000f4e:	2380      	movs	r3, #128	; 0x80
1a000f50:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000f52:	2300      	movs	r3, #0
1a000f54:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000f56:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000f58:	fbb5 f3f0 	udiv	r3, r5, r0
1a000f5c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000f5e:	4a14      	ldr	r2, [pc, #80]	; (1a000fb0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000f60:	4295      	cmp	r5, r2
1a000f62:	d903      	bls.n	1a000f6c <Chip_Clock_CalcMainPLLValue+0x38>
1a000f64:	fb03 f000 	mul.w	r0, r3, r0
1a000f68:	42a8      	cmp	r0, r5
1a000f6a:	d007      	beq.n	1a000f7c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000f6c:	4621      	mov	r1, r4
1a000f6e:	4628      	mov	r0, r5
1a000f70:	f7ff fe96 	bl	1a000ca0 <pll_get_frac>
		if (!ppll->nsel) {
1a000f74:	68a3      	ldr	r3, [r4, #8]
1a000f76:	b18b      	cbz	r3, 1a000f9c <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000f78:	3b01      	subs	r3, #1
1a000f7a:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000f7c:	6923      	ldr	r3, [r4, #16]
1a000f7e:	b183      	cbz	r3, 1a000fa2 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000f80:	68e2      	ldr	r2, [r4, #12]
1a000f82:	b10a      	cbz	r2, 1a000f88 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000f84:	3a01      	subs	r2, #1
1a000f86:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000f88:	3b01      	subs	r3, #1
1a000f8a:	6123      	str	r3, [r4, #16]
	return 0;
1a000f8c:	2000      	movs	r0, #0
}
1a000f8e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000f90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000f94:	e7fb      	b.n	1a000f8e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000f96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000f9a:	e7f8      	b.n	1a000f8e <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000f9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000fa0:	e7f5      	b.n	1a000f8e <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000fa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000fa6:	e7f2      	b.n	1a000f8e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000fa8:	ff6b3a10 	.word	0xff6b3a10
1a000fac:	0b940510 	.word	0x0b940510
1a000fb0:	094c5eff 	.word	0x094c5eff

1a000fb4 <Chip_Clock_GetMainPLLHz>:
{
1a000fb4:	b530      	push	{r4, r5, lr}
1a000fb6:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000fb8:	4d17      	ldr	r5, [pc, #92]	; (1a001018 <Chip_Clock_GetMainPLLHz+0x64>)
1a000fba:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000fbc:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000fc0:	f7ff ff5c 	bl	1a000e7c <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000fc4:	4b15      	ldr	r3, [pc, #84]	; (1a00101c <Chip_Clock_GetMainPLLHz+0x68>)
1a000fc6:	681b      	ldr	r3, [r3, #0]
1a000fc8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000fca:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000fcc:	f013 0f01 	tst.w	r3, #1
1a000fd0:	d01f      	beq.n	1a001012 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a000fd2:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000fd6:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000fda:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000fde:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a000fe2:	3301      	adds	r3, #1
	n = nsel + 1;
1a000fe4:	3201      	adds	r2, #1
	p = ptab[psel];
1a000fe6:	f10d 0c08 	add.w	ip, sp, #8
1a000fea:	4461      	add	r1, ip
1a000fec:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a000ff0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000ff4:	d108      	bne.n	1a001008 <Chip_Clock_GetMainPLLHz+0x54>
1a000ff6:	b93d      	cbnz	r5, 1a001008 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a000ff8:	0049      	lsls	r1, r1, #1
1a000ffa:	fbb3 f3f1 	udiv	r3, r3, r1
1a000ffe:	fbb0 f0f2 	udiv	r0, r0, r2
1a001002:	fb00 f003 	mul.w	r0, r0, r3
1a001006:	e005      	b.n	1a001014 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a001008:	fbb0 f0f2 	udiv	r0, r0, r2
1a00100c:	fb03 f000 	mul.w	r0, r3, r0
1a001010:	e000      	b.n	1a001014 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a001012:	2000      	movs	r0, #0
}
1a001014:	b003      	add	sp, #12
1a001016:	bd30      	pop	{r4, r5, pc}
1a001018:	40050000 	.word	0x40050000
1a00101c:	1a0039d8 	.word	0x1a0039d8

1a001020 <Chip_Clock_GetDivRate>:
{
1a001020:	b538      	push	{r3, r4, r5, lr}
1a001022:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001024:	4608      	mov	r0, r1
1a001026:	f7ff ff0d 	bl	1a000e44 <Chip_Clock_GetDividerSource>
1a00102a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00102c:	4620      	mov	r0, r4
1a00102e:	f7ff ff17 	bl	1a000e60 <Chip_Clock_GetDividerDivisor>
1a001032:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001034:	4628      	mov	r0, r5
1a001036:	f7ff ff21 	bl	1a000e7c <Chip_Clock_GetClockInputHz>
1a00103a:	3401      	adds	r4, #1
}
1a00103c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001040:	bd38      	pop	{r3, r4, r5, pc}
1a001042:	Address 0x000000001a001042 is out of bounds.


1a001044 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001044:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001046:	f100 0416 	add.w	r4, r0, #22
1a00104a:	00a4      	lsls	r4, r4, #2
1a00104c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001050:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001054:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001056:	281b      	cmp	r0, #27
1a001058:	d813      	bhi.n	1a001082 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00105a:	2911      	cmp	r1, #17
1a00105c:	d01a      	beq.n	1a001094 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00105e:	4d0e      	ldr	r5, [pc, #56]	; (1a001098 <Chip_Clock_SetBaseClock+0x54>)
1a001060:	4025      	ands	r5, r4

			if (autoblocken) {
1a001062:	b10a      	cbz	r2, 1a001068 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001064:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a001068:	b10b      	cbz	r3, 1a00106e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00106a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00106e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001072:	3016      	adds	r0, #22
1a001074:	0080      	lsls	r0, r0, #2
1a001076:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00107a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00107e:	6045      	str	r5, [r0, #4]
1a001080:	e008      	b.n	1a001094 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001082:	f044 0401 	orr.w	r4, r4, #1
1a001086:	3016      	adds	r0, #22
1a001088:	0080      	lsls	r0, r0, #2
1a00108a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00108e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001092:	6044      	str	r4, [r0, #4]
	}
}
1a001094:	bc30      	pop	{r4, r5}
1a001096:	4770      	bx	lr
1a001098:	e0fff7fe 	.word	0xe0fff7fe

1a00109c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00109c:	281b      	cmp	r0, #27
1a00109e:	d80c      	bhi.n	1a0010ba <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0010a0:	3016      	adds	r0, #22
1a0010a2:	0080      	lsls	r0, r0, #2
1a0010a4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0010a8:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0010ac:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0010ae:	f010 0f01 	tst.w	r0, #1
1a0010b2:	d104      	bne.n	1a0010be <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0010b4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0010b8:	4770      	bx	lr
		return CLKINPUT_PD;
1a0010ba:	2011      	movs	r0, #17
1a0010bc:	4770      	bx	lr
		return CLKINPUT_PD;
1a0010be:	2011      	movs	r0, #17
}
1a0010c0:	4770      	bx	lr

1a0010c2 <Chip_Clock_GetBaseClocktHz>:
{
1a0010c2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0010c4:	f7ff ffea 	bl	1a00109c <Chip_Clock_GetBaseClock>
1a0010c8:	f7ff fed8 	bl	1a000e7c <Chip_Clock_GetClockInputHz>
}
1a0010cc:	bd08      	pop	{r3, pc}
1a0010ce:	Address 0x000000001a0010ce is out of bounds.


1a0010d0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0010d0:	b969      	cbnz	r1, 1a0010ee <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a0010d2:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0010d4:	b10a      	cbz	r2, 1a0010da <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0010d6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0010da:	2b02      	cmp	r3, #2
1a0010dc:	d009      	beq.n	1a0010f2 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0010de:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0010e2:	d209      	bcs.n	1a0010f8 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0010e4:	3020      	adds	r0, #32
1a0010e6:	4b07      	ldr	r3, [pc, #28]	; (1a001104 <Chip_Clock_EnableOpts+0x34>)
1a0010e8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a0010ec:	4770      	bx	lr
		reg |= (1 << 1);
1a0010ee:	2103      	movs	r1, #3
1a0010f0:	e7f0      	b.n	1a0010d4 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0010f2:	f041 0120 	orr.w	r1, r1, #32
1a0010f6:	e7f2      	b.n	1a0010de <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0010f8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0010fc:	4b02      	ldr	r3, [pc, #8]	; (1a001108 <Chip_Clock_EnableOpts+0x38>)
1a0010fe:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001102:	4770      	bx	lr
1a001104:	40051000 	.word	0x40051000
1a001108:	40052000 	.word	0x40052000

1a00110c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00110c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001110:	d208      	bcs.n	1a001124 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001112:	4a09      	ldr	r2, [pc, #36]	; (1a001138 <Chip_Clock_Enable+0x2c>)
1a001114:	3020      	adds	r0, #32
1a001116:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00111a:	f043 0301 	orr.w	r3, r3, #1
1a00111e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001122:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001124:	4a05      	ldr	r2, [pc, #20]	; (1a00113c <Chip_Clock_Enable+0x30>)
1a001126:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00112a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00112e:	f043 0301 	orr.w	r3, r3, #1
1a001132:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001136:	4770      	bx	lr
1a001138:	40051000 	.word	0x40051000
1a00113c:	40052000 	.word	0x40052000

1a001140 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001140:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001142:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001146:	d309      	bcc.n	1a00115c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001148:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00114c:	4a0d      	ldr	r2, [pc, #52]	; (1a001184 <Chip_Clock_GetRate+0x44>)
1a00114e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001152:	f014 0f01 	tst.w	r4, #1
1a001156:	d107      	bne.n	1a001168 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001158:	2000      	movs	r0, #0
	}

	return rate;
}
1a00115a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00115c:	f100 0320 	add.w	r3, r0, #32
1a001160:	4a09      	ldr	r2, [pc, #36]	; (1a001188 <Chip_Clock_GetRate+0x48>)
1a001162:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001166:	e7f4      	b.n	1a001152 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001168:	f7ff fe20 	bl	1a000dac <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a00116c:	f7ff ffa9 	bl	1a0010c2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a001170:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001174:	d103      	bne.n	1a00117e <Chip_Clock_GetRate+0x3e>
			div = 1;
1a001176:	2301      	movs	r3, #1
		rate = rate / div;
1a001178:	fbb0 f0f3 	udiv	r0, r0, r3
1a00117c:	e7ed      	b.n	1a00115a <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00117e:	2302      	movs	r3, #2
1a001180:	e7fa      	b.n	1a001178 <Chip_Clock_GetRate+0x38>
1a001182:	bf00      	nop
1a001184:	40052000 	.word	0x40052000
1a001188:	40051000 	.word	0x40051000

1a00118c <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a00118c:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00118e:	2069      	movs	r0, #105	; 0x69
1a001190:	f7ff ffd6 	bl	1a001140 <Chip_Clock_GetRate>
1a001194:	4b01      	ldr	r3, [pc, #4]	; (1a00119c <SystemCoreClockUpdate+0x10>)
1a001196:	6018      	str	r0, [r3, #0]
}
1a001198:	bd08      	pop	{r3, pc}
1a00119a:	bf00      	nop
1a00119c:	10000248 	.word	0x10000248

1a0011a0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0011a0:	b570      	push	{r4, r5, r6, lr}
1a0011a2:	b08a      	sub	sp, #40	; 0x28
1a0011a4:	4605      	mov	r5, r0
1a0011a6:	460e      	mov	r6, r1
1a0011a8:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0011aa:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0011ae:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0011b0:	2806      	cmp	r0, #6
1a0011b2:	d018      	beq.n	1a0011e6 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0011b4:	2300      	movs	r3, #0
1a0011b6:	2201      	movs	r2, #1
1a0011b8:	4629      	mov	r1, r5
1a0011ba:	2004      	movs	r0, #4
1a0011bc:	f7ff ff42 	bl	1a001044 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0011c0:	4a49      	ldr	r2, [pc, #292]	; (1a0012e8 <Chip_SetupCoreClock+0x148>)
1a0011c2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0011c4:	f043 0301 	orr.w	r3, r3, #1
1a0011c8:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0011ca:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0011ce:	a901      	add	r1, sp, #4
1a0011d0:	4630      	mov	r0, r6
1a0011d2:	f7ff feaf 	bl	1a000f34 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0011d6:	4b45      	ldr	r3, [pc, #276]	; (1a0012ec <Chip_SetupCoreClock+0x14c>)
1a0011d8:	429e      	cmp	r6, r3
1a0011da:	d916      	bls.n	1a00120a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0011dc:	9b01      	ldr	r3, [sp, #4]
1a0011de:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0011e2:	d003      	beq.n	1a0011ec <Chip_SetupCoreClock+0x4c>
1a0011e4:	e7fe      	b.n	1a0011e4 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0011e6:	f7ff fe07 	bl	1a000df8 <Chip_Clock_EnableCrystal>
1a0011ea:	e7e3      	b.n	1a0011b4 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a0011ec:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0011f0:	d005      	beq.n	1a0011fe <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0011f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0011f6:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0011f8:	2500      	movs	r5, #0
			direct = 1;
1a0011fa:	2601      	movs	r6, #1
1a0011fc:	e007      	b.n	1a00120e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0011fe:	9b04      	ldr	r3, [sp, #16]
1a001200:	3301      	adds	r3, #1
1a001202:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001204:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a001206:	2600      	movs	r6, #0
1a001208:	e001      	b.n	1a00120e <Chip_SetupCoreClock+0x6e>
1a00120a:	2500      	movs	r5, #0
1a00120c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00120e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001212:	9b01      	ldr	r3, [sp, #4]
1a001214:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001218:	9a05      	ldr	r2, [sp, #20]
1a00121a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00121e:	9a03      	ldr	r2, [sp, #12]
1a001220:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001224:	9a04      	ldr	r2, [sp, #16]
1a001226:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00122a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00122e:	4a2e      	ldr	r2, [pc, #184]	; (1a0012e8 <Chip_SetupCoreClock+0x148>)
1a001230:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001232:	4b2d      	ldr	r3, [pc, #180]	; (1a0012e8 <Chip_SetupCoreClock+0x148>)
1a001234:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001236:	f013 0f01 	tst.w	r3, #1
1a00123a:	d0fa      	beq.n	1a001232 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00123c:	2300      	movs	r3, #0
1a00123e:	2201      	movs	r2, #1
1a001240:	2109      	movs	r1, #9
1a001242:	2004      	movs	r0, #4
1a001244:	f7ff fefe 	bl	1a001044 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001248:	b1fe      	cbz	r6, 1a00128a <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00124a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00124e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001250:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001252:	1e5a      	subs	r2, r3, #1
1a001254:	9209      	str	r2, [sp, #36]	; 0x24
1a001256:	2b00      	cmp	r3, #0
1a001258:	d1fa      	bne.n	1a001250 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00125a:	9b01      	ldr	r3, [sp, #4]
1a00125c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001260:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001262:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001266:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00126a:	9a05      	ldr	r2, [sp, #20]
1a00126c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001270:	9a03      	ldr	r2, [sp, #12]
1a001272:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001276:	9a04      	ldr	r2, [sp, #16]
1a001278:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00127c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001280:	4a19      	ldr	r2, [pc, #100]	; (1a0012e8 <Chip_SetupCoreClock+0x148>)
1a001282:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001284:	b36c      	cbz	r4, 1a0012e2 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001286:	2400      	movs	r4, #0
1a001288:	e029      	b.n	1a0012de <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a00128a:	2d00      	cmp	r5, #0
1a00128c:	d0fa      	beq.n	1a001284 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00128e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001292:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001294:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001296:	1e5a      	subs	r2, r3, #1
1a001298:	9209      	str	r2, [sp, #36]	; 0x24
1a00129a:	2b00      	cmp	r3, #0
1a00129c:	d1fa      	bne.n	1a001294 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a00129e:	9b04      	ldr	r3, [sp, #16]
1a0012a0:	1e5a      	subs	r2, r3, #1
1a0012a2:	9204      	str	r2, [sp, #16]
1a0012a4:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0012a8:	9b01      	ldr	r3, [sp, #4]
1a0012aa:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0012ae:	9905      	ldr	r1, [sp, #20]
1a0012b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0012b4:	9903      	ldr	r1, [sp, #12]
1a0012b6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0012ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0012be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0012c2:	4a09      	ldr	r2, [pc, #36]	; (1a0012e8 <Chip_SetupCoreClock+0x148>)
1a0012c4:	6453      	str	r3, [r2, #68]	; 0x44
1a0012c6:	e7dd      	b.n	1a001284 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0012c8:	4809      	ldr	r0, [pc, #36]	; (1a0012f0 <Chip_SetupCoreClock+0x150>)
1a0012ca:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0012ce:	78cb      	ldrb	r3, [r1, #3]
1a0012d0:	788a      	ldrb	r2, [r1, #2]
1a0012d2:	7849      	ldrb	r1, [r1, #1]
1a0012d4:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0012d8:	f7ff feb4 	bl	1a001044 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0012dc:	3401      	adds	r4, #1
1a0012de:	2c11      	cmp	r4, #17
1a0012e0:	d9f2      	bls.n	1a0012c8 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0012e2:	b00a      	add	sp, #40	; 0x28
1a0012e4:	bd70      	pop	{r4, r5, r6, pc}
1a0012e6:	bf00      	nop
1a0012e8:	40050000 	.word	0x40050000
1a0012ec:	068e7780 	.word	0x068e7780
1a0012f0:	1a003a50 	.word	0x1a003a50

1a0012f4 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0012f4:	4770      	bx	lr
1a0012f6:	Address 0x000000001a0012f6 is out of bounds.


1a0012f8 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0012f8:	4b03      	ldr	r3, [pc, #12]	; (1a001308 <Chip_SSP_GetClockIndex+0x10>)
1a0012fa:	4298      	cmp	r0, r3
1a0012fc:	d001      	beq.n	1a001302 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0012fe:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001300:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a001302:	20a5      	movs	r0, #165	; 0xa5
1a001304:	4770      	bx	lr
1a001306:	bf00      	nop
1a001308:	400c5000 	.word	0x400c5000

1a00130c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00130c:	4b04      	ldr	r3, [pc, #16]	; (1a001320 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00130e:	4298      	cmp	r0, r3
1a001310:	d002      	beq.n	1a001318 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a001312:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a001316:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a001318:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a00131c:	4770      	bx	lr
1a00131e:	bf00      	nop
1a001320:	400c5000 	.word	0x400c5000

1a001324 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001324:	6803      	ldr	r3, [r0, #0]
1a001326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00132a:	0209      	lsls	r1, r1, #8
1a00132c:	b289      	uxth	r1, r1
1a00132e:	4319      	orrs	r1, r3
1a001330:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a001332:	6102      	str	r2, [r0, #16]
}
1a001334:	4770      	bx	lr

1a001336 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001336:	b570      	push	{r4, r5, r6, lr}
1a001338:	4606      	mov	r6, r0
1a00133a:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00133c:	f7ff ffe6 	bl	1a00130c <Chip_SSP_GetPeriphClockIndex>
1a001340:	f7ff fefe 	bl	1a001140 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001344:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a001346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a00134a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a00134c:	e000      	b.n	1a001350 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a00134e:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a001350:	42ab      	cmp	r3, r5
1a001352:	d90b      	bls.n	1a00136c <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001354:	1c4c      	adds	r4, r1, #1
1a001356:	fb02 f304 	mul.w	r3, r2, r4
1a00135a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00135e:	429d      	cmp	r5, r3
1a001360:	d2f6      	bcs.n	1a001350 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a001362:	2cff      	cmp	r4, #255	; 0xff
1a001364:	d9f3      	bls.n	1a00134e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001366:	3202      	adds	r2, #2
				cr0_div = 0;
1a001368:	2100      	movs	r1, #0
1a00136a:	e7f1      	b.n	1a001350 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a00136c:	4630      	mov	r0, r6
1a00136e:	f7ff ffd9 	bl	1a001324 <Chip_SSP_SetClockRate>
}
1a001372:	bd70      	pop	{r4, r5, r6, pc}

1a001374 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001374:	b510      	push	{r4, lr}
1a001376:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001378:	f7ff ffbe 	bl	1a0012f8 <Chip_SSP_GetClockIndex>
1a00137c:	f7ff fec6 	bl	1a00110c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001380:	4620      	mov	r0, r4
1a001382:	f7ff ffc3 	bl	1a00130c <Chip_SSP_GetPeriphClockIndex>
1a001386:	f7ff fec1 	bl	1a00110c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00138a:	6863      	ldr	r3, [r4, #4]
1a00138c:	f023 0304 	bic.w	r3, r3, #4
1a001390:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001392:	6823      	ldr	r3, [r4, #0]
1a001394:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001398:	f043 0307 	orr.w	r3, r3, #7
1a00139c:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00139e:	4902      	ldr	r1, [pc, #8]	; (1a0013a8 <Chip_SSP_Init+0x34>)
1a0013a0:	4620      	mov	r0, r4
1a0013a2:	f7ff ffc8 	bl	1a001336 <Chip_SSP_SetBitRate>
}
1a0013a6:	bd10      	pop	{r4, pc}
1a0013a8:	000186a0 	.word	0x000186a0

1a0013ac <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0013ac:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0013ae:	4a0b      	ldr	r2, [pc, #44]	; (1a0013dc <SystemInit+0x30>)
1a0013b0:	4b0b      	ldr	r3, [pc, #44]	; (1a0013e0 <SystemInit+0x34>)
1a0013b2:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0013b4:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a0013b8:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0013ba:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0013be:	2b20      	cmp	r3, #32
1a0013c0:	d004      	beq.n	1a0013cc <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a0013c2:	f7ff fa9f 	bl	1a000904 <Board_SystemInit>
   Board_Init();
1a0013c6:	f7ff fa25 	bl	1a000814 <Board_Init>
}
1a0013ca:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a0013cc:	4a04      	ldr	r2, [pc, #16]	; (1a0013e0 <SystemInit+0x34>)
1a0013ce:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a0013d2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0013d6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0013da:	e7f2      	b.n	1a0013c2 <SystemInit+0x16>
1a0013dc:	1a000000 	.word	0x1a000000
1a0013e0:	e000ed00 	.word	0xe000ed00

1a0013e4 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a0013e4:	4b04      	ldr	r3, [pc, #16]	; (1a0013f8 <cyclesCounterInit+0x14>)
1a0013e6:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a0013e8:	4a04      	ldr	r2, [pc, #16]	; (1a0013fc <cyclesCounterInit+0x18>)
1a0013ea:	6813      	ldr	r3, [r2, #0]
1a0013ec:	f043 0301 	orr.w	r3, r3, #1
1a0013f0:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0013f2:	2001      	movs	r0, #1
1a0013f4:	4770      	bx	lr
1a0013f6:	bf00      	nop
1a0013f8:	10000038 	.word	0x10000038
1a0013fc:	e0001000 	.word	0xe0001000

1a001400 <uartRxReady>:
//-------------------------------------------------------------

// Return TRUE if have unread data in RX FIFO
bool_t uartRxReady( uartMap_t uart )
{
    return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
1a001400:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001404:	0083      	lsls	r3, r0, #2
1a001406:	4a03      	ldr	r2, [pc, #12]	; (1a001414 <uartRxReady+0x14>)
1a001408:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a00140a:	6958      	ldr	r0, [r3, #20]
}
1a00140c:	f000 0001 	and.w	r0, r0, #1
1a001410:	4770      	bx	lr
1a001412:	bf00      	nop
1a001414:	1a003a98 	.word	0x1a003a98

1a001418 <uartTxReady>:
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
    return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a001418:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00141c:	0083      	lsls	r3, r0, #2
1a00141e:	4a03      	ldr	r2, [pc, #12]	; (1a00142c <uartTxReady+0x14>)
1a001420:	58d3      	ldr	r3, [r2, r3]
1a001422:	6958      	ldr	r0, [r3, #20]
}
1a001424:	f000 0020 	and.w	r0, r0, #32
1a001428:	4770      	bx	lr
1a00142a:	bf00      	nop
1a00142c:	1a003a98 	.word	0x1a003a98

1a001430 <uartRxRead>:
// Read from RX FIFO
uint8_t uartRxRead( uartMap_t uart )
{
    return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a001430:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001434:	0083      	lsls	r3, r0, #2
1a001436:	4a02      	ldr	r2, [pc, #8]	; (1a001440 <uartRxRead+0x10>)
1a001438:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);         //uint8_t
1a00143a:	6818      	ldr	r0, [r3, #0]
}
1a00143c:	b2c0      	uxtb	r0, r0
1a00143e:	4770      	bx	lr
1a001440:	1a003a98 	.word	0x1a003a98

1a001444 <uartTxWrite>:
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
    Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a001444:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001448:	0083      	lsls	r3, r0, #2
1a00144a:	4a02      	ldr	r2, [pc, #8]	; (1a001454 <uartTxWrite+0x10>)
1a00144c:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a00144e:	6019      	str	r1, [r3, #0]
}
1a001450:	4770      	bx	lr
1a001452:	bf00      	nop
1a001454:	1a003a98 	.word	0x1a003a98

1a001458 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a001458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00145c:	4680      	mov	r8, r0
1a00145e:	4689      	mov	r9, r1
    // Initialize UART
    Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001460:	4c19      	ldr	r4, [pc, #100]	; (1a0014c8 <uartInit+0x70>)
1a001462:	0045      	lsls	r5, r0, #1
1a001464:	182a      	adds	r2, r5, r0
1a001466:	0093      	lsls	r3, r2, #2
1a001468:	18e6      	adds	r6, r4, r3
1a00146a:	58e7      	ldr	r7, [r4, r3]
1a00146c:	4638      	mov	r0, r7
1a00146e:	f7ff faa3 	bl	1a0009b8 <Chip_UART_Init>
    // Set Baud rate
    Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001472:	4649      	mov	r1, r9
1a001474:	4638      	mov	r0, r7
1a001476:	f7ff fac9 	bl	1a000a0c <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a00147a:	2307      	movs	r3, #7
1a00147c:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);         //uint8_t
1a00147e:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001480:	2301      	movs	r3, #1
1a001482:	65fb      	str	r3, [r7, #92]	; 0x5c

    // Enable UART Transmission
    Chip_UART_TXEnable( lpcUarts[uart].uartAddr );

    // Configure SCU UARTn_TXD pin
    Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001484:	7930      	ldrb	r0, [r6, #4]
1a001486:	7973      	ldrb	r3, [r6, #5]
1a001488:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00148a:	f042 0218 	orr.w	r2, r2, #24
1a00148e:	490f      	ldr	r1, [pc, #60]	; (1a0014cc <uartInit+0x74>)
1a001490:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                     lpcUarts[uart].txPin.lpcScuPin,
                     MD_PDN,
                     lpcUarts[uart].txPin.lpcScuFunc );

    // Configure SCU UARTn_RXD pin
    Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001498:	79f0      	ldrb	r0, [r6, #7]
1a00149a:	7a33      	ldrb	r3, [r6, #8]
1a00149c:	7a72      	ldrb	r2, [r6, #9]
1a00149e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0014a2:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                     lpcUarts[uart].rxPin.lpcScuPin,
                     MD_PLN | MD_EZI | MD_ZI,
                     lpcUarts[uart].rxPin.lpcScuFunc );

    // Specific configurations for RS485
    if( uart == UART_485 )
1a0014aa:	f1b8 0f01 	cmp.w	r8, #1
1a0014ae:	d001      	beq.n	1a0014b4 <uartInit+0x5c>
        Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                         lpcUart485DirPin.lpcScuPin,
                         MD_PDN,
                         lpcUart485DirPin.lpcScuFunc );
    }
}
1a0014b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0014b4:	4a06      	ldr	r2, [pc, #24]	; (1a0014d0 <uartInit+0x78>)
1a0014b6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a0014b8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a0014bc:	64d3      	str	r3, [r2, #76]	; 0x4c
1a0014be:	221a      	movs	r2, #26
1a0014c0:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a0014c4:	e7f4      	b.n	1a0014b0 <uartInit+0x58>
1a0014c6:	bf00      	nop
1a0014c8:	1a003a98 	.word	0x1a003a98
1a0014cc:	40086000 	.word	0x40086000
1a0014d0:	40081000 	.word	0x40081000

1a0014d4 <uartReadByte>:
    }
}

// Read 1 byte from RX FIFO, check first if exist aviable data
bool_t uartReadByte( uartMap_t uart, uint8_t* receivedByte )
{
1a0014d4:	b538      	push	{r3, r4, r5, lr}
1a0014d6:	4605      	mov	r5, r0
1a0014d8:	460c      	mov	r4, r1
    bool_t retVal = TRUE;
    if ( uartRxReady( uart ) )
1a0014da:	f7ff ff91 	bl	1a001400 <uartRxReady>
1a0014de:	4603      	mov	r3, r0
1a0014e0:	b908      	cbnz	r0, 1a0014e6 <uartReadByte+0x12>
    else
    {
        retVal = FALSE;
    }
    return retVal;
}
1a0014e2:	4618      	mov	r0, r3
1a0014e4:	bd38      	pop	{r3, r4, r5, pc}
        *receivedByte = uartRxRead( uart );
1a0014e6:	4628      	mov	r0, r5
1a0014e8:	f7ff ffa2 	bl	1a001430 <uartRxRead>
1a0014ec:	7020      	strb	r0, [r4, #0]
    bool_t retVal = TRUE;
1a0014ee:	2301      	movs	r3, #1
1a0014f0:	e7f7      	b.n	1a0014e2 <uartReadByte+0xe>
1a0014f2:	Address 0x000000001a0014f2 is out of bounds.


1a0014f4 <receiveBytesUntilReceiveStringOrTimeout>:
{
1a0014f4:	b570      	push	{r4, r5, r6, lr}
1a0014f6:	b082      	sub	sp, #8
1a0014f8:	460c      	mov	r4, r1
1a0014fa:	4616      	mov	r6, r2
1a0014fc:	461d      	mov	r5, r3
    switch( instance->state )
1a0014fe:	780b      	ldrb	r3, [r1, #0]
1a001500:	2b04      	cmp	r3, #4
1a001502:	d855      	bhi.n	1a0015b0 <receiveBytesUntilReceiveStringOrTimeout+0xbc>
1a001504:	e8df f003 	tbb	[pc, r3]
1a001508:	514b1203 	.word	0x514b1203
1a00150c:	4e          	.byte	0x4e
1a00150d:	00          	.byte	0x00
            delayInit( &( instance->delay ), instance->timeout );
1a00150e:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
1a001512:	f101 0018 	add.w	r0, r1, #24
1a001516:	f000 fa9d 	bl	1a001a54 <delayInit>
            instance->stringIndex = 0;
1a00151a:	2300      	movs	r3, #0
1a00151c:	8163      	strh	r3, [r4, #10]
            i = 0;
1a00151e:	4a26      	ldr	r2, [pc, #152]	; (1a0015b8 <receiveBytesUntilReceiveStringOrTimeout+0xc4>)
1a001520:	6013      	str	r3, [r2, #0]
            instance->state = UART_RECEIVE_STRING_RECEIVING;
1a001522:	2301      	movs	r3, #1
1a001524:	7023      	strb	r3, [r4, #0]
    return instance->state;
1a001526:	7820      	ldrb	r0, [r4, #0]
}
1a001528:	b002      	add	sp, #8
1a00152a:	bd70      	pop	{r4, r5, r6, pc}
            if( uartReadByte( uart, &receiveByte ) )
1a00152c:	f10d 0107 	add.w	r1, sp, #7
1a001530:	f7ff ffd0 	bl	1a0014d4 <uartReadByte>
1a001534:	b178      	cbz	r0, 1a001556 <receiveBytesUntilReceiveStringOrTimeout+0x62>
                if( i < *receiveBufferSize )
1a001536:	682a      	ldr	r2, [r5, #0]
1a001538:	4b1f      	ldr	r3, [pc, #124]	; (1a0015b8 <receiveBytesUntilReceiveStringOrTimeout+0xc4>)
1a00153a:	681b      	ldr	r3, [r3, #0]
1a00153c:	429a      	cmp	r2, r3
1a00153e:	d918      	bls.n	1a001572 <receiveBytesUntilReceiveStringOrTimeout+0x7e>
                    receiveBuffer[i] = receiveByte;
1a001540:	f89d 1007 	ldrb.w	r1, [sp, #7]
1a001544:	54f1      	strb	r1, [r6, r3]
                    i++;
1a001546:	3301      	adds	r3, #1
1a001548:	4a1b      	ldr	r2, [pc, #108]	; (1a0015b8 <receiveBytesUntilReceiveStringOrTimeout+0xc4>)
1a00154a:	6013      	str	r3, [r2, #0]
                if( ( instance->string )[( instance->stringIndex )] == receiveByte )
1a00154c:	6860      	ldr	r0, [r4, #4]
1a00154e:	8962      	ldrh	r2, [r4, #10]
1a001550:	5c80      	ldrb	r0, [r0, r2]
1a001552:	4288      	cmp	r0, r1
1a001554:	d015      	beq.n	1a001582 <receiveBytesUntilReceiveStringOrTimeout+0x8e>
            if( delayRead( &( instance->delay ) ) )
1a001556:	f104 0018 	add.w	r0, r4, #24
1a00155a:	f000 fa8b 	bl	1a001a74 <delayRead>
1a00155e:	2800      	cmp	r0, #0
1a001560:	d0e1      	beq.n	1a001526 <receiveBytesUntilReceiveStringOrTimeout+0x32>
                instance->state = UART_RECEIVE_STRING_TIMEOUT;
1a001562:	2304      	movs	r3, #4
1a001564:	7023      	strb	r3, [r4, #0]
                *receiveBufferSize = i;
1a001566:	4b14      	ldr	r3, [pc, #80]	; (1a0015b8 <receiveBytesUntilReceiveStringOrTimeout+0xc4>)
1a001568:	681a      	ldr	r2, [r3, #0]
1a00156a:	602a      	str	r2, [r5, #0]
                i = 0;
1a00156c:	2200      	movs	r2, #0
1a00156e:	601a      	str	r2, [r3, #0]
1a001570:	e7d9      	b.n	1a001526 <receiveBytesUntilReceiveStringOrTimeout+0x32>
                    instance->state = UART_RECEIVE_STRING_FULL_BUFFER;
1a001572:	2203      	movs	r2, #3
1a001574:	7022      	strb	r2, [r4, #0]
                    *receiveBufferSize = i;
1a001576:	602b      	str	r3, [r5, #0]
                    i = 0;
1a001578:	4b0f      	ldr	r3, [pc, #60]	; (1a0015b8 <receiveBytesUntilReceiveStringOrTimeout+0xc4>)
1a00157a:	2200      	movs	r2, #0
1a00157c:	601a      	str	r2, [r3, #0]
                    return instance->state;
1a00157e:	7820      	ldrb	r0, [r4, #0]
1a001580:	e7d2      	b.n	1a001528 <receiveBytesUntilReceiveStringOrTimeout+0x34>
                    ( instance->stringIndex )++;
1a001582:	3201      	adds	r2, #1
1a001584:	b292      	uxth	r2, r2
1a001586:	8162      	strh	r2, [r4, #10]
                    if( ( instance->stringIndex ) == ( instance->stringSize - 1 ) )
1a001588:	8921      	ldrh	r1, [r4, #8]
1a00158a:	3901      	subs	r1, #1
1a00158c:	428a      	cmp	r2, r1
1a00158e:	d1e2      	bne.n	1a001556 <receiveBytesUntilReceiveStringOrTimeout+0x62>
                        instance->state = UART_RECEIVE_STRING_RECEIVED_OK;
1a001590:	2202      	movs	r2, #2
1a001592:	7022      	strb	r2, [r4, #0]
                        *receiveBufferSize = i;
1a001594:	602b      	str	r3, [r5, #0]
                        i = 0;
1a001596:	4b08      	ldr	r3, [pc, #32]	; (1a0015b8 <receiveBytesUntilReceiveStringOrTimeout+0xc4>)
1a001598:	2200      	movs	r2, #0
1a00159a:	601a      	str	r2, [r3, #0]
1a00159c:	e7db      	b.n	1a001556 <receiveBytesUntilReceiveStringOrTimeout+0x62>
            instance->state = UART_RECEIVE_STRING_CONFIG;
1a00159e:	2300      	movs	r3, #0
1a0015a0:	700b      	strb	r3, [r1, #0]
            break;
1a0015a2:	e7c0      	b.n	1a001526 <receiveBytesUntilReceiveStringOrTimeout+0x32>
            instance->state = UART_RECEIVE_STRING_CONFIG;
1a0015a4:	2300      	movs	r3, #0
1a0015a6:	700b      	strb	r3, [r1, #0]
            break;
1a0015a8:	e7bd      	b.n	1a001526 <receiveBytesUntilReceiveStringOrTimeout+0x32>
            instance->state = UART_RECEIVE_STRING_CONFIG;
1a0015aa:	2300      	movs	r3, #0
1a0015ac:	700b      	strb	r3, [r1, #0]
            break;
1a0015ae:	e7ba      	b.n	1a001526 <receiveBytesUntilReceiveStringOrTimeout+0x32>
            instance->state = UART_RECEIVE_STRING_CONFIG;
1a0015b0:	2300      	movs	r3, #0
1a0015b2:	700b      	strb	r3, [r1, #0]
            break;
1a0015b4:	e7b7      	b.n	1a001526 <receiveBytesUntilReceiveStringOrTimeout+0x32>
1a0015b6:	bf00      	nop
1a0015b8:	10000224 	.word	0x10000224

1a0015bc <receiveBytesUntilReceiveStringOrTimeoutBlocking>:
{
1a0015bc:	b530      	push	{r4, r5, lr}
1a0015be:	b08d      	sub	sp, #52	; 0x34
1a0015c0:	4605      	mov	r5, r0
1a0015c2:	461c      	mov	r4, r3
    waitText.state = UART_RECEIVE_STRING_CONFIG;
1a0015c4:	2000      	movs	r0, #0
1a0015c6:	f88d 0000 	strb.w	r0, [sp]
    waitText.string =  string;
1a0015ca:	9101      	str	r1, [sp, #4]
    waitText.stringSize = stringSize;
1a0015cc:	f8ad 2008 	strh.w	r2, [sp, #8]
    waitText.timeout = timeout;
1a0015d0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
1a0015d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    while( waitTextState != UART_RECEIVE_STRING_RECEIVED_OK &&
1a0015d8:	e005      	b.n	1a0015e6 <receiveBytesUntilReceiveStringOrTimeoutBlocking+0x2a>
        waitTextState = receiveBytesUntilReceiveStringOrTimeout(
1a0015da:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0015dc:	4622      	mov	r2, r4
1a0015de:	4669      	mov	r1, sp
1a0015e0:	4628      	mov	r0, r5
1a0015e2:	f7ff ff87 	bl	1a0014f4 <receiveBytesUntilReceiveStringOrTimeout>
    while( waitTextState != UART_RECEIVE_STRING_RECEIVED_OK &&
1a0015e6:	2802      	cmp	r0, #2
1a0015e8:	d001      	beq.n	1a0015ee <receiveBytesUntilReceiveStringOrTimeoutBlocking+0x32>
1a0015ea:	2804      	cmp	r0, #4
1a0015ec:	d1f5      	bne.n	1a0015da <receiveBytesUntilReceiveStringOrTimeoutBlocking+0x1e>
    if( waitTextState == UART_RECEIVE_STRING_TIMEOUT )
1a0015ee:	2804      	cmp	r0, #4
1a0015f0:	d002      	beq.n	1a0015f8 <receiveBytesUntilReceiveStringOrTimeoutBlocking+0x3c>
    bool_t retVal = TRUE; // True if OK
1a0015f2:	2001      	movs	r0, #1
}
1a0015f4:	b00d      	add	sp, #52	; 0x34
1a0015f6:	bd30      	pop	{r4, r5, pc}
        retVal = FALSE;
1a0015f8:	2000      	movs	r0, #0
1a0015fa:	e7fb      	b.n	1a0015f4 <receiveBytesUntilReceiveStringOrTimeoutBlocking+0x38>

1a0015fc <uartWriteByte>:

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a0015fc:	b538      	push	{r3, r4, r5, lr}
1a0015fe:	4604      	mov	r4, r0
1a001600:	460d      	mov	r5, r1
    // Wait for space in FIFO (blocking)
    while( uartTxReady( uart ) == FALSE );
1a001602:	4620      	mov	r0, r4
1a001604:	f7ff ff08 	bl	1a001418 <uartTxReady>
1a001608:	2800      	cmp	r0, #0
1a00160a:	d0fa      	beq.n	1a001602 <uartWriteByte+0x6>
    // Send byte
    uartTxWrite( uart, value );
1a00160c:	4629      	mov	r1, r5
1a00160e:	4620      	mov	r0, r4
1a001610:	f7ff ff18 	bl	1a001444 <uartTxWrite>
}
1a001614:	bd38      	pop	{r3, r4, r5, pc}

1a001616 <uartWriteString>:

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a001616:	b538      	push	{r3, r4, r5, lr}
1a001618:	4605      	mov	r5, r0
1a00161a:	460c      	mov	r4, r1
    while( *str != 0 )
1a00161c:	e003      	b.n	1a001626 <uartWriteString+0x10>
    {
        uartWriteByte( uart, ( uint8_t )*str );
1a00161e:	4628      	mov	r0, r5
1a001620:	f7ff ffec 	bl	1a0015fc <uartWriteByte>
        str++;
1a001624:	3401      	adds	r4, #1
    while( *str != 0 )
1a001626:	7821      	ldrb	r1, [r4, #0]
1a001628:	2900      	cmp	r1, #0
1a00162a:	d1f8      	bne.n	1a00161e <uartWriteString+0x8>
    }
}
1a00162c:	bd38      	pop	{r3, r4, r5, pc}
1a00162e:	Address 0x000000001a00162e is out of bounds.


1a001630 <tickRead>:
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
   #else
      return tickCounter;
   #endif
}
1a001630:	4b01      	ldr	r3, [pc, #4]	; (1a001638 <tickRead+0x8>)
1a001632:	e9d3 0100 	ldrd	r0, r1, [r3]
1a001636:	4770      	bx	lr
1a001638:	10000230 	.word	0x10000230

1a00163c <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a00163c:	b918      	cbnz	r0, 1a001646 <tickPowerSet+0xa>
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a00163e:	4b04      	ldr	r3, [pc, #16]	; (1a001650 <tickPowerSet+0x14>)
1a001640:	2200      	movs	r2, #0
1a001642:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001644:	4770      	bx	lr
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001646:	4b02      	ldr	r3, [pc, #8]	; (1a001650 <tickPowerSet+0x14>)
1a001648:	2207      	movs	r2, #7
1a00164a:	601a      	str	r2, [r3, #0]
1a00164c:	4770      	bx	lr
1a00164e:	bf00      	nop
1a001650:	e000e010 	.word	0xe000e010

1a001654 <tickInit>:
{
1a001654:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001656:	ea50 0301 	orrs.w	r3, r0, r1
1a00165a:	d02a      	beq.n	1a0016b2 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a00165c:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a001660:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a001664:	2b00      	cmp	r3, #0
1a001666:	bf08      	it	eq
1a001668:	2a32      	cmpeq	r2, #50	; 0x32
1a00166a:	d227      	bcs.n	1a0016bc <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a00166c:	4b14      	ldr	r3, [pc, #80]	; (1a0016c0 <tickInit+0x6c>)
1a00166e:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001672:	4b14      	ldr	r3, [pc, #80]	; (1a0016c4 <tickInit+0x70>)
1a001674:	681b      	ldr	r3, [r3, #0]
1a001676:	fba3 4500 	umull	r4, r5, r3, r0
1a00167a:	fb03 5501 	mla	r5, r3, r1, r5
1a00167e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001682:	2300      	movs	r3, #0
1a001684:	4620      	mov	r0, r4
1a001686:	4629      	mov	r1, r5
1a001688:	f000 fa16 	bl	1a001ab8 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a00168c:	3801      	subs	r0, #1
1a00168e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001692:	d209      	bcs.n	1a0016a8 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001694:	4b0c      	ldr	r3, [pc, #48]	; (1a0016c8 <tickInit+0x74>)
1a001696:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001698:	4a0c      	ldr	r2, [pc, #48]	; (1a0016cc <tickInit+0x78>)
1a00169a:	21e0      	movs	r1, #224	; 0xe0
1a00169c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a0016a0:	2200      	movs	r2, #0
1a0016a2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a0016a4:	2207      	movs	r2, #7
1a0016a6:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a0016a8:	2001      	movs	r0, #1
1a0016aa:	f7ff ffc7 	bl	1a00163c <tickPowerSet>
      bool_t ret_val = 1;
1a0016ae:	2001      	movs	r0, #1
}
1a0016b0:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a0016b2:	2000      	movs	r0, #0
1a0016b4:	f7ff ffc2 	bl	1a00163c <tickPowerSet>
         ret_val = 0;
1a0016b8:	2000      	movs	r0, #0
1a0016ba:	e7f9      	b.n	1a0016b0 <tickInit+0x5c>
            ret_val = 0;
1a0016bc:	2000      	movs	r0, #0
1a0016be:	e7f7      	b.n	1a0016b0 <tickInit+0x5c>
1a0016c0:	10000040 	.word	0x10000040
1a0016c4:	10000248 	.word	0x10000248
1a0016c8:	e000e010 	.word	0xe000e010
1a0016cc:	e000ed00 	.word	0xe000ed00

1a0016d0 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a0016d0:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a0016d4:	4908      	ldr	r1, [pc, #32]	; (1a0016f8 <SysTick_Handler+0x28>)
1a0016d6:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0016da:	f112 0b01 	adds.w	fp, r2, #1
1a0016de:	f143 0c00 	adc.w	ip, r3, #0
1a0016e2:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a0016e6:	4b05      	ldr	r3, [pc, #20]	; (1a0016fc <SysTick_Handler+0x2c>)
1a0016e8:	681b      	ldr	r3, [r3, #0]
1a0016ea:	b113      	cbz	r3, 1a0016f2 <SysTick_Handler+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a0016ec:	4a04      	ldr	r2, [pc, #16]	; (1a001700 <SysTick_Handler+0x30>)
1a0016ee:	6810      	ldr	r0, [r2, #0]
1a0016f0:	4798      	blx	r3
   }
}
1a0016f2:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a0016f6:	bf00      	nop
1a0016f8:	10000230 	.word	0x10000230
1a0016fc:	10000238 	.word	0x10000238
1a001700:	10000228 	.word	0x10000228

1a001704 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a001704:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a001706:	4d0b      	ldr	r5, [pc, #44]	; (1a001734 <gpioObtainPinInit+0x30>)
1a001708:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00170c:	182c      	adds	r4, r5, r0
1a00170e:	5628      	ldrsb	r0, [r5, r0]
1a001710:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a001712:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001716:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a001718:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00171c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00171e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001722:	9b02      	ldr	r3, [sp, #8]
1a001724:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a001726:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00172a:	9b03      	ldr	r3, [sp, #12]
1a00172c:	701a      	strb	r2, [r3, #0]
}
1a00172e:	bc30      	pop	{r4, r5}
1a001730:	4770      	bx	lr
1a001732:	bf00      	nop
1a001734:	1a003ae0 	.word	0x1a003ae0

1a001738 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a001738:	b570      	push	{r4, r5, r6, lr}
1a00173a:	b084      	sub	sp, #16
1a00173c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00173e:	2300      	movs	r3, #0
1a001740:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001744:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001748:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00174c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001750:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001754:	f10d 030b 	add.w	r3, sp, #11
1a001758:	9301      	str	r3, [sp, #4]
1a00175a:	ab03      	add	r3, sp, #12
1a00175c:	9300      	str	r3, [sp, #0]
1a00175e:	f10d 030d 	add.w	r3, sp, #13
1a001762:	f10d 020e 	add.w	r2, sp, #14
1a001766:	f10d 010f 	add.w	r1, sp, #15
1a00176a:	f7ff ffcb 	bl	1a001704 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00176e:	2c05      	cmp	r4, #5
1a001770:	f200 80a5 	bhi.w	1a0018be <gpioInit+0x186>
1a001774:	e8df f004 	tbb	[pc, r4]
1a001778:	45278109 	.word	0x45278109
1a00177c:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00177e:	4851      	ldr	r0, [pc, #324]	; (1a0018c4 <gpioInit+0x18c>)
1a001780:	f7ff fdb8 	bl	1a0012f4 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a001784:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a001786:	b004      	add	sp, #16
1a001788:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a00178a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00178e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001792:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001796:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00179a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00179e:	494a      	ldr	r1, [pc, #296]	; (1a0018c8 <gpioInit+0x190>)
1a0017a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0017a4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0017a8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0017ac:	2001      	movs	r0, #1
1a0017ae:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0017b2:	4c44      	ldr	r4, [pc, #272]	; (1a0018c4 <gpioInit+0x18c>)
1a0017b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0017b8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0017bc:	ea22 0201 	bic.w	r2, r2, r1
1a0017c0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0017c4:	e7df      	b.n	1a001786 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0017c6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0017ca:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0017ce:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0017d2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0017d6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0017da:	493b      	ldr	r1, [pc, #236]	; (1a0018c8 <gpioInit+0x190>)
1a0017dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0017e0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0017e4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0017e8:	2001      	movs	r0, #1
1a0017ea:	fa00 f102 	lsl.w	r1, r0, r2
1a0017ee:	4c35      	ldr	r4, [pc, #212]	; (1a0018c4 <gpioInit+0x18c>)
1a0017f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0017f4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0017f8:	ea22 0201 	bic.w	r2, r2, r1
1a0017fc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001800:	e7c1      	b.n	1a001786 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a001802:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001806:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00180a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00180e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001812:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001816:	492c      	ldr	r1, [pc, #176]	; (1a0018c8 <gpioInit+0x190>)
1a001818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00181c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001820:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001824:	2001      	movs	r0, #1
1a001826:	fa00 f102 	lsl.w	r1, r0, r2
1a00182a:	4c26      	ldr	r4, [pc, #152]	; (1a0018c4 <gpioInit+0x18c>)
1a00182c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001830:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001834:	ea22 0201 	bic.w	r2, r2, r1
1a001838:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00183c:	e7a3      	b.n	1a001786 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00183e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001842:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001846:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00184a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00184e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001852:	491d      	ldr	r1, [pc, #116]	; (1a0018c8 <gpioInit+0x190>)
1a001854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001858:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00185c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001860:	2001      	movs	r0, #1
1a001862:	fa00 f102 	lsl.w	r1, r0, r2
1a001866:	4c17      	ldr	r4, [pc, #92]	; (1a0018c4 <gpioInit+0x18c>)
1a001868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00186c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001870:	ea22 0201 	bic.w	r2, r2, r1
1a001874:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001878:	e785      	b.n	1a001786 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00187a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00187e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001882:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001886:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00188a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00188e:	490e      	ldr	r1, [pc, #56]	; (1a0018c8 <gpioInit+0x190>)
1a001890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a001894:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a001898:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00189c:	2001      	movs	r0, #1
1a00189e:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0018a2:	4b08      	ldr	r3, [pc, #32]	; (1a0018c4 <gpioInit+0x18c>)
1a0018a4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0018a8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0018ac:	4331      	orrs	r1, r6
1a0018ae:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0018b2:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0018b4:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0018b8:	2100      	movs	r1, #0
1a0018ba:	5499      	strb	r1, [r3, r2]
1a0018bc:	e763      	b.n	1a001786 <gpioInit+0x4e>
      ret_val = 0;
1a0018be:	2000      	movs	r0, #0
1a0018c0:	e761      	b.n	1a001786 <gpioInit+0x4e>
1a0018c2:	bf00      	nop
1a0018c4:	400f4000 	.word	0x400f4000
1a0018c8:	40086000 	.word	0x40086000

1a0018cc <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a0018cc:	b510      	push	{r4, lr}
1a0018ce:	b084      	sub	sp, #16
1a0018d0:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0018d2:	2300      	movs	r3, #0
1a0018d4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0018d8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0018dc:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0018e0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0018e4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0018e8:	f10d 030b 	add.w	r3, sp, #11
1a0018ec:	9301      	str	r3, [sp, #4]
1a0018ee:	ab03      	add	r3, sp, #12
1a0018f0:	9300      	str	r3, [sp, #0]
1a0018f2:	f10d 030d 	add.w	r3, sp, #13
1a0018f6:	f10d 020e 	add.w	r2, sp, #14
1a0018fa:	f10d 010f 	add.w	r1, sp, #15
1a0018fe:	f7ff ff01 	bl	1a001704 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a001902:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001906:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00190a:	3400      	adds	r4, #0
1a00190c:	bf18      	it	ne
1a00190e:	2401      	movne	r4, #1
1a001910:	015b      	lsls	r3, r3, #5
1a001912:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001916:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00191a:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a00191c:	2001      	movs	r0, #1
1a00191e:	b004      	add	sp, #16
1a001920:	bd10      	pop	{r4, pc}

1a001922 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a001922:	b500      	push	{lr}
1a001924:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a001926:	2300      	movs	r3, #0
1a001928:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00192c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001930:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001934:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001938:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00193c:	f10d 030b 	add.w	r3, sp, #11
1a001940:	9301      	str	r3, [sp, #4]
1a001942:	ab03      	add	r3, sp, #12
1a001944:	9300      	str	r3, [sp, #0]
1a001946:	f10d 030d 	add.w	r3, sp, #13
1a00194a:	f10d 020e 	add.w	r2, sp, #14
1a00194e:	f10d 010f 	add.w	r1, sp, #15
1a001952:	f7ff fed7 	bl	1a001704 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a001956:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a00195a:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a00195e:	015b      	lsls	r3, r3, #5
1a001960:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001964:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001968:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a00196a:	3000      	adds	r0, #0
1a00196c:	bf18      	it	ne
1a00196e:	2001      	movne	r0, #1
1a001970:	b005      	add	sp, #20
1a001972:	f85d fb04 	ldr.w	pc, [sp], #4

1a001976 <gpioToggle>:
{
1a001976:	b510      	push	{r4, lr}
1a001978:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a00197a:	f7ff ffd2 	bl	1a001922 <gpioRead>
1a00197e:	fab0 f180 	clz	r1, r0
1a001982:	0949      	lsrs	r1, r1, #5
1a001984:	4620      	mov	r0, r4
1a001986:	f7ff ffa1 	bl	1a0018cc <gpioWrite>
}
1a00198a:	bd10      	pop	{r4, pc}

1a00198c <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a00198c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a00198e:	4b04      	ldr	r3, [pc, #16]	; (1a0019a0 <USB0_IRQHandler+0x14>)
1a001990:	681b      	ldr	r3, [r3, #0]
1a001992:	681b      	ldr	r3, [r3, #0]
1a001994:	68db      	ldr	r3, [r3, #12]
1a001996:	4a03      	ldr	r2, [pc, #12]	; (1a0019a4 <USB0_IRQHandler+0x18>)
1a001998:	6810      	ldr	r0, [r2, #0]
1a00199a:	4798      	blx	r3
}
1a00199c:	bd08      	pop	{r3, pc}
1a00199e:	bf00      	nop
1a0019a0:	1000024c 	.word	0x1000024c
1a0019a4:	1000023c 	.word	0x1000023c

1a0019a8 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0019a8:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0019aa:	f7ff fbef 	bl	1a00118c <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0019ae:	4b1a      	ldr	r3, [pc, #104]	; (1a001a18 <boardInit+0x70>)
1a0019b0:	6818      	ldr	r0, [r3, #0]
1a0019b2:	f7ff fd17 	bl	1a0013e4 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a0019b6:	2001      	movs	r0, #1
1a0019b8:	2100      	movs	r1, #0
1a0019ba:	f7ff fe4b 	bl	1a001654 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0019be:	2105      	movs	r1, #5
1a0019c0:	2000      	movs	r0, #0
1a0019c2:	f7ff feb9 	bl	1a001738 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0019c6:	2100      	movs	r1, #0
1a0019c8:	2024      	movs	r0, #36	; 0x24
1a0019ca:	f7ff feb5 	bl	1a001738 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0019ce:	2100      	movs	r1, #0
1a0019d0:	2025      	movs	r0, #37	; 0x25
1a0019d2:	f7ff feb1 	bl	1a001738 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0019d6:	2100      	movs	r1, #0
1a0019d8:	2026      	movs	r0, #38	; 0x26
1a0019da:	f7ff fead 	bl	1a001738 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0019de:	2100      	movs	r1, #0
1a0019e0:	2027      	movs	r0, #39	; 0x27
1a0019e2:	f7ff fea9 	bl	1a001738 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a0019e6:	2101      	movs	r1, #1
1a0019e8:	2028      	movs	r0, #40	; 0x28
1a0019ea:	f7ff fea5 	bl	1a001738 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0019ee:	2101      	movs	r1, #1
1a0019f0:	2029      	movs	r0, #41	; 0x29
1a0019f2:	f7ff fea1 	bl	1a001738 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0019f6:	2101      	movs	r1, #1
1a0019f8:	202a      	movs	r0, #42	; 0x2a
1a0019fa:	f7ff fe9d 	bl	1a001738 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a0019fe:	2101      	movs	r1, #1
1a001a00:	202b      	movs	r0, #43	; 0x2b
1a001a02:	f7ff fe99 	bl	1a001738 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a001a06:	2101      	movs	r1, #1
1a001a08:	202c      	movs	r0, #44	; 0x2c
1a001a0a:	f7ff fe95 	bl	1a001738 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a001a0e:	2101      	movs	r1, #1
1a001a10:	202d      	movs	r0, #45	; 0x2d
1a001a12:	f7ff fe91 	bl	1a001738 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a001a16:	bd08      	pop	{r3, pc}
1a001a18:	10000248 	.word	0x10000248

1a001a1c <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a001a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001a20:	4680      	mov	r8, r0
1a001a22:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a001a24:	f7ff fe04 	bl	1a001630 <tickRead>
1a001a28:	4606      	mov	r6, r0
1a001a2a:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a001a2c:	f7ff fe00 	bl	1a001630 <tickRead>
1a001a30:	1b84      	subs	r4, r0, r6
1a001a32:	eb61 0507 	sbc.w	r5, r1, r7
1a001a36:	4b06      	ldr	r3, [pc, #24]	; (1a001a50 <delay+0x34>)
1a001a38:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001a3c:	4640      	mov	r0, r8
1a001a3e:	4649      	mov	r1, r9
1a001a40:	f000 f83a 	bl	1a001ab8 <__aeabi_uldivmod>
1a001a44:	428d      	cmp	r5, r1
1a001a46:	bf08      	it	eq
1a001a48:	4284      	cmpeq	r4, r0
1a001a4a:	d3ef      	bcc.n	1a001a2c <delay+0x10>
}
1a001a4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001a50:	10000040 	.word	0x10000040

1a001a54 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a001a54:	b510      	push	{r4, lr}
1a001a56:	4604      	mov	r4, r0
1a001a58:	4610      	mov	r0, r2
1a001a5a:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a001a5c:	4b04      	ldr	r3, [pc, #16]	; (1a001a70 <delayInit+0x1c>)
1a001a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001a62:	f000 f829 	bl	1a001ab8 <__aeabi_uldivmod>
1a001a66:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a001a6a:	2300      	movs	r3, #0
1a001a6c:	7423      	strb	r3, [r4, #16]
}
1a001a6e:	bd10      	pop	{r4, pc}
1a001a70:	10000040 	.word	0x10000040

1a001a74 <delayRead>:

bool_t delayRead( delay_t * delay )
{
1a001a74:	b570      	push	{r4, r5, r6, lr}
1a001a76:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a001a78:	7c05      	ldrb	r5, [r0, #16]
1a001a7a:	b195      	cbz	r5, 1a001aa2 <delayRead+0x2e>
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a001a7c:	f7ff fdd8 	bl	1a001630 <tickRead>
1a001a80:	e9d4 2300 	ldrd	r2, r3, [r4]
1a001a84:	1a82      	subs	r2, r0, r2
1a001a86:	eb61 0303 	sbc.w	r3, r1, r3
1a001a8a:	4615      	mov	r5, r2
1a001a8c:	461e      	mov	r6, r3
1a001a8e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a001a92:	429e      	cmp	r6, r3
1a001a94:	bf08      	it	eq
1a001a96:	4295      	cmpeq	r5, r2
1a001a98:	d30b      	bcc.n	1a001ab2 <delayRead+0x3e>
         timeArrived = 1;
         delay->running = 0;
1a001a9a:	2300      	movs	r3, #0
1a001a9c:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a001a9e:	2501      	movs	r5, #1
1a001aa0:	e005      	b.n	1a001aae <delayRead+0x3a>
      delay->startTime = tickRead();
1a001aa2:	f7ff fdc5 	bl	1a001630 <tickRead>
1a001aa6:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a001aaa:	2301      	movs	r3, #1
1a001aac:	7423      	strb	r3, [r4, #16]
      }
   }

   return timeArrived;
}
1a001aae:	4628      	mov	r0, r5
1a001ab0:	bd70      	pop	{r4, r5, r6, pc}
   bool_t timeArrived = 0;
1a001ab2:	2500      	movs	r5, #0
1a001ab4:	e7fb      	b.n	1a001aae <delayRead+0x3a>
1a001ab6:	Address 0x000000001a001ab6 is out of bounds.


1a001ab8 <__aeabi_uldivmod>:
1a001ab8:	b953      	cbnz	r3, 1a001ad0 <__aeabi_uldivmod+0x18>
1a001aba:	b94a      	cbnz	r2, 1a001ad0 <__aeabi_uldivmod+0x18>
1a001abc:	2900      	cmp	r1, #0
1a001abe:	bf08      	it	eq
1a001ac0:	2800      	cmpeq	r0, #0
1a001ac2:	bf1c      	itt	ne
1a001ac4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a001ac8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a001acc:	f000 b972 	b.w	1a001db4 <__aeabi_idiv0>
1a001ad0:	f1ad 0c08 	sub.w	ip, sp, #8
1a001ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001ad8:	f000 f806 	bl	1a001ae8 <__udivmoddi4>
1a001adc:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001ae4:	b004      	add	sp, #16
1a001ae6:	4770      	bx	lr

1a001ae8 <__udivmoddi4>:
1a001ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001aec:	9e08      	ldr	r6, [sp, #32]
1a001aee:	4604      	mov	r4, r0
1a001af0:	4688      	mov	r8, r1
1a001af2:	2b00      	cmp	r3, #0
1a001af4:	d14b      	bne.n	1a001b8e <__udivmoddi4+0xa6>
1a001af6:	428a      	cmp	r2, r1
1a001af8:	4615      	mov	r5, r2
1a001afa:	d967      	bls.n	1a001bcc <__udivmoddi4+0xe4>
1a001afc:	fab2 f282 	clz	r2, r2
1a001b00:	b14a      	cbz	r2, 1a001b16 <__udivmoddi4+0x2e>
1a001b02:	f1c2 0720 	rsb	r7, r2, #32
1a001b06:	fa01 f302 	lsl.w	r3, r1, r2
1a001b0a:	fa20 f707 	lsr.w	r7, r0, r7
1a001b0e:	4095      	lsls	r5, r2
1a001b10:	ea47 0803 	orr.w	r8, r7, r3
1a001b14:	4094      	lsls	r4, r2
1a001b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001b1a:	0c23      	lsrs	r3, r4, #16
1a001b1c:	fbb8 f7fe 	udiv	r7, r8, lr
1a001b20:	fa1f fc85 	uxth.w	ip, r5
1a001b24:	fb0e 8817 	mls	r8, lr, r7, r8
1a001b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001b2c:	fb07 f10c 	mul.w	r1, r7, ip
1a001b30:	4299      	cmp	r1, r3
1a001b32:	d909      	bls.n	1a001b48 <__udivmoddi4+0x60>
1a001b34:	18eb      	adds	r3, r5, r3
1a001b36:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a001b3a:	f080 811b 	bcs.w	1a001d74 <__udivmoddi4+0x28c>
1a001b3e:	4299      	cmp	r1, r3
1a001b40:	f240 8118 	bls.w	1a001d74 <__udivmoddi4+0x28c>
1a001b44:	3f02      	subs	r7, #2
1a001b46:	442b      	add	r3, r5
1a001b48:	1a5b      	subs	r3, r3, r1
1a001b4a:	b2a4      	uxth	r4, r4
1a001b4c:	fbb3 f0fe 	udiv	r0, r3, lr
1a001b50:	fb0e 3310 	mls	r3, lr, r0, r3
1a001b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001b58:	fb00 fc0c 	mul.w	ip, r0, ip
1a001b5c:	45a4      	cmp	ip, r4
1a001b5e:	d909      	bls.n	1a001b74 <__udivmoddi4+0x8c>
1a001b60:	192c      	adds	r4, r5, r4
1a001b62:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001b66:	f080 8107 	bcs.w	1a001d78 <__udivmoddi4+0x290>
1a001b6a:	45a4      	cmp	ip, r4
1a001b6c:	f240 8104 	bls.w	1a001d78 <__udivmoddi4+0x290>
1a001b70:	3802      	subs	r0, #2
1a001b72:	442c      	add	r4, r5
1a001b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001b78:	eba4 040c 	sub.w	r4, r4, ip
1a001b7c:	2700      	movs	r7, #0
1a001b7e:	b11e      	cbz	r6, 1a001b88 <__udivmoddi4+0xa0>
1a001b80:	40d4      	lsrs	r4, r2
1a001b82:	2300      	movs	r3, #0
1a001b84:	e9c6 4300 	strd	r4, r3, [r6]
1a001b88:	4639      	mov	r1, r7
1a001b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b8e:	428b      	cmp	r3, r1
1a001b90:	d909      	bls.n	1a001ba6 <__udivmoddi4+0xbe>
1a001b92:	2e00      	cmp	r6, #0
1a001b94:	f000 80eb 	beq.w	1a001d6e <__udivmoddi4+0x286>
1a001b98:	2700      	movs	r7, #0
1a001b9a:	e9c6 0100 	strd	r0, r1, [r6]
1a001b9e:	4638      	mov	r0, r7
1a001ba0:	4639      	mov	r1, r7
1a001ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ba6:	fab3 f783 	clz	r7, r3
1a001baa:	2f00      	cmp	r7, #0
1a001bac:	d147      	bne.n	1a001c3e <__udivmoddi4+0x156>
1a001bae:	428b      	cmp	r3, r1
1a001bb0:	d302      	bcc.n	1a001bb8 <__udivmoddi4+0xd0>
1a001bb2:	4282      	cmp	r2, r0
1a001bb4:	f200 80fa 	bhi.w	1a001dac <__udivmoddi4+0x2c4>
1a001bb8:	1a84      	subs	r4, r0, r2
1a001bba:	eb61 0303 	sbc.w	r3, r1, r3
1a001bbe:	2001      	movs	r0, #1
1a001bc0:	4698      	mov	r8, r3
1a001bc2:	2e00      	cmp	r6, #0
1a001bc4:	d0e0      	beq.n	1a001b88 <__udivmoddi4+0xa0>
1a001bc6:	e9c6 4800 	strd	r4, r8, [r6]
1a001bca:	e7dd      	b.n	1a001b88 <__udivmoddi4+0xa0>
1a001bcc:	b902      	cbnz	r2, 1a001bd0 <__udivmoddi4+0xe8>
1a001bce:	deff      	udf	#255	; 0xff
1a001bd0:	fab2 f282 	clz	r2, r2
1a001bd4:	2a00      	cmp	r2, #0
1a001bd6:	f040 808f 	bne.w	1a001cf8 <__udivmoddi4+0x210>
1a001bda:	1b49      	subs	r1, r1, r5
1a001bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001be0:	fa1f f885 	uxth.w	r8, r5
1a001be4:	2701      	movs	r7, #1
1a001be6:	fbb1 fcfe 	udiv	ip, r1, lr
1a001bea:	0c23      	lsrs	r3, r4, #16
1a001bec:	fb0e 111c 	mls	r1, lr, ip, r1
1a001bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001bf4:	fb08 f10c 	mul.w	r1, r8, ip
1a001bf8:	4299      	cmp	r1, r3
1a001bfa:	d907      	bls.n	1a001c0c <__udivmoddi4+0x124>
1a001bfc:	18eb      	adds	r3, r5, r3
1a001bfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a001c02:	d202      	bcs.n	1a001c0a <__udivmoddi4+0x122>
1a001c04:	4299      	cmp	r1, r3
1a001c06:	f200 80cd 	bhi.w	1a001da4 <__udivmoddi4+0x2bc>
1a001c0a:	4684      	mov	ip, r0
1a001c0c:	1a59      	subs	r1, r3, r1
1a001c0e:	b2a3      	uxth	r3, r4
1a001c10:	fbb1 f0fe 	udiv	r0, r1, lr
1a001c14:	fb0e 1410 	mls	r4, lr, r0, r1
1a001c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001c1c:	fb08 f800 	mul.w	r8, r8, r0
1a001c20:	45a0      	cmp	r8, r4
1a001c22:	d907      	bls.n	1a001c34 <__udivmoddi4+0x14c>
1a001c24:	192c      	adds	r4, r5, r4
1a001c26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001c2a:	d202      	bcs.n	1a001c32 <__udivmoddi4+0x14a>
1a001c2c:	45a0      	cmp	r8, r4
1a001c2e:	f200 80b6 	bhi.w	1a001d9e <__udivmoddi4+0x2b6>
1a001c32:	4618      	mov	r0, r3
1a001c34:	eba4 0408 	sub.w	r4, r4, r8
1a001c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001c3c:	e79f      	b.n	1a001b7e <__udivmoddi4+0x96>
1a001c3e:	f1c7 0c20 	rsb	ip, r7, #32
1a001c42:	40bb      	lsls	r3, r7
1a001c44:	fa22 fe0c 	lsr.w	lr, r2, ip
1a001c48:	ea4e 0e03 	orr.w	lr, lr, r3
1a001c4c:	fa01 f407 	lsl.w	r4, r1, r7
1a001c50:	fa20 f50c 	lsr.w	r5, r0, ip
1a001c54:	fa21 f30c 	lsr.w	r3, r1, ip
1a001c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001c5c:	4325      	orrs	r5, r4
1a001c5e:	fbb3 f9f8 	udiv	r9, r3, r8
1a001c62:	0c2c      	lsrs	r4, r5, #16
1a001c64:	fb08 3319 	mls	r3, r8, r9, r3
1a001c68:	fa1f fa8e 	uxth.w	sl, lr
1a001c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001c70:	fb09 f40a 	mul.w	r4, r9, sl
1a001c74:	429c      	cmp	r4, r3
1a001c76:	fa02 f207 	lsl.w	r2, r2, r7
1a001c7a:	fa00 f107 	lsl.w	r1, r0, r7
1a001c7e:	d90b      	bls.n	1a001c98 <__udivmoddi4+0x1b0>
1a001c80:	eb1e 0303 	adds.w	r3, lr, r3
1a001c84:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001c88:	f080 8087 	bcs.w	1a001d9a <__udivmoddi4+0x2b2>
1a001c8c:	429c      	cmp	r4, r3
1a001c8e:	f240 8084 	bls.w	1a001d9a <__udivmoddi4+0x2b2>
1a001c92:	f1a9 0902 	sub.w	r9, r9, #2
1a001c96:	4473      	add	r3, lr
1a001c98:	1b1b      	subs	r3, r3, r4
1a001c9a:	b2ad      	uxth	r5, r5
1a001c9c:	fbb3 f0f8 	udiv	r0, r3, r8
1a001ca0:	fb08 3310 	mls	r3, r8, r0, r3
1a001ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a001ca8:	fb00 fa0a 	mul.w	sl, r0, sl
1a001cac:	45a2      	cmp	sl, r4
1a001cae:	d908      	bls.n	1a001cc2 <__udivmoddi4+0x1da>
1a001cb0:	eb1e 0404 	adds.w	r4, lr, r4
1a001cb4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001cb8:	d26b      	bcs.n	1a001d92 <__udivmoddi4+0x2aa>
1a001cba:	45a2      	cmp	sl, r4
1a001cbc:	d969      	bls.n	1a001d92 <__udivmoddi4+0x2aa>
1a001cbe:	3802      	subs	r0, #2
1a001cc0:	4474      	add	r4, lr
1a001cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001cc6:	fba0 8902 	umull	r8, r9, r0, r2
1a001cca:	eba4 040a 	sub.w	r4, r4, sl
1a001cce:	454c      	cmp	r4, r9
1a001cd0:	46c2      	mov	sl, r8
1a001cd2:	464b      	mov	r3, r9
1a001cd4:	d354      	bcc.n	1a001d80 <__udivmoddi4+0x298>
1a001cd6:	d051      	beq.n	1a001d7c <__udivmoddi4+0x294>
1a001cd8:	2e00      	cmp	r6, #0
1a001cda:	d069      	beq.n	1a001db0 <__udivmoddi4+0x2c8>
1a001cdc:	ebb1 050a 	subs.w	r5, r1, sl
1a001ce0:	eb64 0403 	sbc.w	r4, r4, r3
1a001ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
1a001ce8:	40fd      	lsrs	r5, r7
1a001cea:	40fc      	lsrs	r4, r7
1a001cec:	ea4c 0505 	orr.w	r5, ip, r5
1a001cf0:	e9c6 5400 	strd	r5, r4, [r6]
1a001cf4:	2700      	movs	r7, #0
1a001cf6:	e747      	b.n	1a001b88 <__udivmoddi4+0xa0>
1a001cf8:	f1c2 0320 	rsb	r3, r2, #32
1a001cfc:	fa20 f703 	lsr.w	r7, r0, r3
1a001d00:	4095      	lsls	r5, r2
1a001d02:	fa01 f002 	lsl.w	r0, r1, r2
1a001d06:	fa21 f303 	lsr.w	r3, r1, r3
1a001d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001d0e:	4338      	orrs	r0, r7
1a001d10:	0c01      	lsrs	r1, r0, #16
1a001d12:	fbb3 f7fe 	udiv	r7, r3, lr
1a001d16:	fa1f f885 	uxth.w	r8, r5
1a001d1a:	fb0e 3317 	mls	r3, lr, r7, r3
1a001d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001d22:	fb07 f308 	mul.w	r3, r7, r8
1a001d26:	428b      	cmp	r3, r1
1a001d28:	fa04 f402 	lsl.w	r4, r4, r2
1a001d2c:	d907      	bls.n	1a001d3e <__udivmoddi4+0x256>
1a001d2e:	1869      	adds	r1, r5, r1
1a001d30:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001d34:	d22f      	bcs.n	1a001d96 <__udivmoddi4+0x2ae>
1a001d36:	428b      	cmp	r3, r1
1a001d38:	d92d      	bls.n	1a001d96 <__udivmoddi4+0x2ae>
1a001d3a:	3f02      	subs	r7, #2
1a001d3c:	4429      	add	r1, r5
1a001d3e:	1acb      	subs	r3, r1, r3
1a001d40:	b281      	uxth	r1, r0
1a001d42:	fbb3 f0fe 	udiv	r0, r3, lr
1a001d46:	fb0e 3310 	mls	r3, lr, r0, r3
1a001d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001d4e:	fb00 f308 	mul.w	r3, r0, r8
1a001d52:	428b      	cmp	r3, r1
1a001d54:	d907      	bls.n	1a001d66 <__udivmoddi4+0x27e>
1a001d56:	1869      	adds	r1, r5, r1
1a001d58:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a001d5c:	d217      	bcs.n	1a001d8e <__udivmoddi4+0x2a6>
1a001d5e:	428b      	cmp	r3, r1
1a001d60:	d915      	bls.n	1a001d8e <__udivmoddi4+0x2a6>
1a001d62:	3802      	subs	r0, #2
1a001d64:	4429      	add	r1, r5
1a001d66:	1ac9      	subs	r1, r1, r3
1a001d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001d6c:	e73b      	b.n	1a001be6 <__udivmoddi4+0xfe>
1a001d6e:	4637      	mov	r7, r6
1a001d70:	4630      	mov	r0, r6
1a001d72:	e709      	b.n	1a001b88 <__udivmoddi4+0xa0>
1a001d74:	4607      	mov	r7, r0
1a001d76:	e6e7      	b.n	1a001b48 <__udivmoddi4+0x60>
1a001d78:	4618      	mov	r0, r3
1a001d7a:	e6fb      	b.n	1a001b74 <__udivmoddi4+0x8c>
1a001d7c:	4541      	cmp	r1, r8
1a001d7e:	d2ab      	bcs.n	1a001cd8 <__udivmoddi4+0x1f0>
1a001d80:	ebb8 0a02 	subs.w	sl, r8, r2
1a001d84:	eb69 020e 	sbc.w	r2, r9, lr
1a001d88:	3801      	subs	r0, #1
1a001d8a:	4613      	mov	r3, r2
1a001d8c:	e7a4      	b.n	1a001cd8 <__udivmoddi4+0x1f0>
1a001d8e:	4660      	mov	r0, ip
1a001d90:	e7e9      	b.n	1a001d66 <__udivmoddi4+0x27e>
1a001d92:	4618      	mov	r0, r3
1a001d94:	e795      	b.n	1a001cc2 <__udivmoddi4+0x1da>
1a001d96:	4667      	mov	r7, ip
1a001d98:	e7d1      	b.n	1a001d3e <__udivmoddi4+0x256>
1a001d9a:	4681      	mov	r9, r0
1a001d9c:	e77c      	b.n	1a001c98 <__udivmoddi4+0x1b0>
1a001d9e:	3802      	subs	r0, #2
1a001da0:	442c      	add	r4, r5
1a001da2:	e747      	b.n	1a001c34 <__udivmoddi4+0x14c>
1a001da4:	f1ac 0c02 	sub.w	ip, ip, #2
1a001da8:	442b      	add	r3, r5
1a001daa:	e72f      	b.n	1a001c0c <__udivmoddi4+0x124>
1a001dac:	4638      	mov	r0, r7
1a001dae:	e708      	b.n	1a001bc2 <__udivmoddi4+0xda>
1a001db0:	4637      	mov	r7, r6
1a001db2:	e6e9      	b.n	1a001b88 <__udivmoddi4+0xa0>

1a001db4 <__aeabi_idiv0>:
1a001db4:	4770      	bx	lr
1a001db6:	bf00      	nop

1a001db8 <__libc_init_array>:
1a001db8:	b570      	push	{r4, r5, r6, lr}
1a001dba:	4e0d      	ldr	r6, [pc, #52]	; (1a001df0 <__libc_init_array+0x38>)
1a001dbc:	4c0d      	ldr	r4, [pc, #52]	; (1a001df4 <__libc_init_array+0x3c>)
1a001dbe:	1ba4      	subs	r4, r4, r6
1a001dc0:	10a4      	asrs	r4, r4, #2
1a001dc2:	2500      	movs	r5, #0
1a001dc4:	42a5      	cmp	r5, r4
1a001dc6:	d109      	bne.n	1a001ddc <__libc_init_array+0x24>
1a001dc8:	4e0b      	ldr	r6, [pc, #44]	; (1a001df8 <__libc_init_array+0x40>)
1a001dca:	4c0c      	ldr	r4, [pc, #48]	; (1a001dfc <__libc_init_array+0x44>)
1a001dcc:	f7fe fbeb 	bl	1a0005a6 <_init>
1a001dd0:	1ba4      	subs	r4, r4, r6
1a001dd2:	10a4      	asrs	r4, r4, #2
1a001dd4:	2500      	movs	r5, #0
1a001dd6:	42a5      	cmp	r5, r4
1a001dd8:	d105      	bne.n	1a001de6 <__libc_init_array+0x2e>
1a001dda:	bd70      	pop	{r4, r5, r6, pc}
1a001ddc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a001de0:	4798      	blx	r3
1a001de2:	3501      	adds	r5, #1
1a001de4:	e7ee      	b.n	1a001dc4 <__libc_init_array+0xc>
1a001de6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a001dea:	4798      	blx	r3
1a001dec:	3501      	adds	r5, #1
1a001dee:	e7f2      	b.n	1a001dd6 <__libc_init_array+0x1e>
1a001df0:	1a003d94 	.word	0x1a003d94
1a001df4:	1a003d94 	.word	0x1a003d94
1a001df8:	1a003d94 	.word	0x1a003d94
1a001dfc:	1a003d98 	.word	0x1a003d98

1a001e00 <memcpy>:
1a001e00:	b510      	push	{r4, lr}
1a001e02:	1e43      	subs	r3, r0, #1
1a001e04:	440a      	add	r2, r1
1a001e06:	4291      	cmp	r1, r2
1a001e08:	d100      	bne.n	1a001e0c <memcpy+0xc>
1a001e0a:	bd10      	pop	{r4, pc}
1a001e0c:	f811 4b01 	ldrb.w	r4, [r1], #1
1a001e10:	f803 4f01 	strb.w	r4, [r3, #1]!
1a001e14:	e7f7      	b.n	1a001e06 <memcpy+0x6>

1a001e16 <memset>:
1a001e16:	4402      	add	r2, r0
1a001e18:	4603      	mov	r3, r0
1a001e1a:	4293      	cmp	r3, r2
1a001e1c:	d100      	bne.n	1a001e20 <memset+0xa>
1a001e1e:	4770      	bx	lr
1a001e20:	f803 1b01 	strb.w	r1, [r3], #1
1a001e24:	e7f9      	b.n	1a001e1a <memset+0x4>
1a001e26:	Address 0x000000001a001e26 is out of bounds.


1a001e28 <iprintf>:
1a001e28:	b40f      	push	{r0, r1, r2, r3}
1a001e2a:	4b0a      	ldr	r3, [pc, #40]	; (1a001e54 <iprintf+0x2c>)
1a001e2c:	b513      	push	{r0, r1, r4, lr}
1a001e2e:	681c      	ldr	r4, [r3, #0]
1a001e30:	b124      	cbz	r4, 1a001e3c <iprintf+0x14>
1a001e32:	69a3      	ldr	r3, [r4, #24]
1a001e34:	b913      	cbnz	r3, 1a001e3c <iprintf+0x14>
1a001e36:	4620      	mov	r0, r4
1a001e38:	f000 fa4c 	bl	1a0022d4 <__sinit>
1a001e3c:	ab05      	add	r3, sp, #20
1a001e3e:	9a04      	ldr	r2, [sp, #16]
1a001e40:	68a1      	ldr	r1, [r4, #8]
1a001e42:	9301      	str	r3, [sp, #4]
1a001e44:	4620      	mov	r0, r4
1a001e46:	f000 fc21 	bl	1a00268c <_vfiprintf_r>
1a001e4a:	b002      	add	sp, #8
1a001e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a001e50:	b004      	add	sp, #16
1a001e52:	4770      	bx	lr
1a001e54:	10000048 	.word	0x10000048

1a001e58 <_puts_r>:
1a001e58:	b570      	push	{r4, r5, r6, lr}
1a001e5a:	460e      	mov	r6, r1
1a001e5c:	4605      	mov	r5, r0
1a001e5e:	b118      	cbz	r0, 1a001e68 <_puts_r+0x10>
1a001e60:	6983      	ldr	r3, [r0, #24]
1a001e62:	b90b      	cbnz	r3, 1a001e68 <_puts_r+0x10>
1a001e64:	f000 fa36 	bl	1a0022d4 <__sinit>
1a001e68:	69ab      	ldr	r3, [r5, #24]
1a001e6a:	68ac      	ldr	r4, [r5, #8]
1a001e6c:	b913      	cbnz	r3, 1a001e74 <_puts_r+0x1c>
1a001e6e:	4628      	mov	r0, r5
1a001e70:	f000 fa30 	bl	1a0022d4 <__sinit>
1a001e74:	4b23      	ldr	r3, [pc, #140]	; (1a001f04 <_puts_r+0xac>)
1a001e76:	429c      	cmp	r4, r3
1a001e78:	d117      	bne.n	1a001eaa <_puts_r+0x52>
1a001e7a:	686c      	ldr	r4, [r5, #4]
1a001e7c:	89a3      	ldrh	r3, [r4, #12]
1a001e7e:	071b      	lsls	r3, r3, #28
1a001e80:	d51d      	bpl.n	1a001ebe <_puts_r+0x66>
1a001e82:	6923      	ldr	r3, [r4, #16]
1a001e84:	b1db      	cbz	r3, 1a001ebe <_puts_r+0x66>
1a001e86:	3e01      	subs	r6, #1
1a001e88:	68a3      	ldr	r3, [r4, #8]
1a001e8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a001e8e:	3b01      	subs	r3, #1
1a001e90:	60a3      	str	r3, [r4, #8]
1a001e92:	b9e9      	cbnz	r1, 1a001ed0 <_puts_r+0x78>
1a001e94:	2b00      	cmp	r3, #0
1a001e96:	da2e      	bge.n	1a001ef6 <_puts_r+0x9e>
1a001e98:	4622      	mov	r2, r4
1a001e9a:	210a      	movs	r1, #10
1a001e9c:	4628      	mov	r0, r5
1a001e9e:	f000 f857 	bl	1a001f50 <__swbuf_r>
1a001ea2:	3001      	adds	r0, #1
1a001ea4:	d011      	beq.n	1a001eca <_puts_r+0x72>
1a001ea6:	200a      	movs	r0, #10
1a001ea8:	e011      	b.n	1a001ece <_puts_r+0x76>
1a001eaa:	4b17      	ldr	r3, [pc, #92]	; (1a001f08 <_puts_r+0xb0>)
1a001eac:	429c      	cmp	r4, r3
1a001eae:	d101      	bne.n	1a001eb4 <_puts_r+0x5c>
1a001eb0:	68ac      	ldr	r4, [r5, #8]
1a001eb2:	e7e3      	b.n	1a001e7c <_puts_r+0x24>
1a001eb4:	4b15      	ldr	r3, [pc, #84]	; (1a001f0c <_puts_r+0xb4>)
1a001eb6:	429c      	cmp	r4, r3
1a001eb8:	bf08      	it	eq
1a001eba:	68ec      	ldreq	r4, [r5, #12]
1a001ebc:	e7de      	b.n	1a001e7c <_puts_r+0x24>
1a001ebe:	4621      	mov	r1, r4
1a001ec0:	4628      	mov	r0, r5
1a001ec2:	f000 f897 	bl	1a001ff4 <__swsetup_r>
1a001ec6:	2800      	cmp	r0, #0
1a001ec8:	d0dd      	beq.n	1a001e86 <_puts_r+0x2e>
1a001eca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001ece:	bd70      	pop	{r4, r5, r6, pc}
1a001ed0:	2b00      	cmp	r3, #0
1a001ed2:	da04      	bge.n	1a001ede <_puts_r+0x86>
1a001ed4:	69a2      	ldr	r2, [r4, #24]
1a001ed6:	429a      	cmp	r2, r3
1a001ed8:	dc06      	bgt.n	1a001ee8 <_puts_r+0x90>
1a001eda:	290a      	cmp	r1, #10
1a001edc:	d004      	beq.n	1a001ee8 <_puts_r+0x90>
1a001ede:	6823      	ldr	r3, [r4, #0]
1a001ee0:	1c5a      	adds	r2, r3, #1
1a001ee2:	6022      	str	r2, [r4, #0]
1a001ee4:	7019      	strb	r1, [r3, #0]
1a001ee6:	e7cf      	b.n	1a001e88 <_puts_r+0x30>
1a001ee8:	4622      	mov	r2, r4
1a001eea:	4628      	mov	r0, r5
1a001eec:	f000 f830 	bl	1a001f50 <__swbuf_r>
1a001ef0:	3001      	adds	r0, #1
1a001ef2:	d1c9      	bne.n	1a001e88 <_puts_r+0x30>
1a001ef4:	e7e9      	b.n	1a001eca <_puts_r+0x72>
1a001ef6:	6823      	ldr	r3, [r4, #0]
1a001ef8:	200a      	movs	r0, #10
1a001efa:	1c5a      	adds	r2, r3, #1
1a001efc:	6022      	str	r2, [r4, #0]
1a001efe:	7018      	strb	r0, [r3, #0]
1a001f00:	e7e5      	b.n	1a001ece <_puts_r+0x76>
1a001f02:	bf00      	nop
1a001f04:	1a003be8 	.word	0x1a003be8
1a001f08:	1a003c08 	.word	0x1a003c08
1a001f0c:	1a003bc8 	.word	0x1a003bc8

1a001f10 <puts>:
1a001f10:	4b02      	ldr	r3, [pc, #8]	; (1a001f1c <puts+0xc>)
1a001f12:	4601      	mov	r1, r0
1a001f14:	6818      	ldr	r0, [r3, #0]
1a001f16:	f7ff bf9f 	b.w	1a001e58 <_puts_r>
1a001f1a:	bf00      	nop
1a001f1c:	10000048 	.word	0x10000048

1a001f20 <iscanf>:
1a001f20:	b40f      	push	{r0, r1, r2, r3}
1a001f22:	4b0a      	ldr	r3, [pc, #40]	; (1a001f4c <iscanf+0x2c>)
1a001f24:	b513      	push	{r0, r1, r4, lr}
1a001f26:	681c      	ldr	r4, [r3, #0]
1a001f28:	b124      	cbz	r4, 1a001f34 <iscanf+0x14>
1a001f2a:	69a3      	ldr	r3, [r4, #24]
1a001f2c:	b913      	cbnz	r3, 1a001f34 <iscanf+0x14>
1a001f2e:	4620      	mov	r0, r4
1a001f30:	f000 f9d0 	bl	1a0022d4 <__sinit>
1a001f34:	ab05      	add	r3, sp, #20
1a001f36:	9a04      	ldr	r2, [sp, #16]
1a001f38:	6861      	ldr	r1, [r4, #4]
1a001f3a:	9301      	str	r3, [sp, #4]
1a001f3c:	4620      	mov	r0, r4
1a001f3e:	f000 ff93 	bl	1a002e68 <_vfiscanf_r>
1a001f42:	b002      	add	sp, #8
1a001f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a001f48:	b004      	add	sp, #16
1a001f4a:	4770      	bx	lr
1a001f4c:	10000048 	.word	0x10000048

1a001f50 <__swbuf_r>:
1a001f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001f52:	460e      	mov	r6, r1
1a001f54:	4614      	mov	r4, r2
1a001f56:	4605      	mov	r5, r0
1a001f58:	b118      	cbz	r0, 1a001f62 <__swbuf_r+0x12>
1a001f5a:	6983      	ldr	r3, [r0, #24]
1a001f5c:	b90b      	cbnz	r3, 1a001f62 <__swbuf_r+0x12>
1a001f5e:	f000 f9b9 	bl	1a0022d4 <__sinit>
1a001f62:	4b21      	ldr	r3, [pc, #132]	; (1a001fe8 <__swbuf_r+0x98>)
1a001f64:	429c      	cmp	r4, r3
1a001f66:	d12a      	bne.n	1a001fbe <__swbuf_r+0x6e>
1a001f68:	686c      	ldr	r4, [r5, #4]
1a001f6a:	69a3      	ldr	r3, [r4, #24]
1a001f6c:	60a3      	str	r3, [r4, #8]
1a001f6e:	89a3      	ldrh	r3, [r4, #12]
1a001f70:	071a      	lsls	r2, r3, #28
1a001f72:	d52e      	bpl.n	1a001fd2 <__swbuf_r+0x82>
1a001f74:	6923      	ldr	r3, [r4, #16]
1a001f76:	b363      	cbz	r3, 1a001fd2 <__swbuf_r+0x82>
1a001f78:	6923      	ldr	r3, [r4, #16]
1a001f7a:	6820      	ldr	r0, [r4, #0]
1a001f7c:	1ac0      	subs	r0, r0, r3
1a001f7e:	6963      	ldr	r3, [r4, #20]
1a001f80:	b2f6      	uxtb	r6, r6
1a001f82:	4283      	cmp	r3, r0
1a001f84:	4637      	mov	r7, r6
1a001f86:	dc04      	bgt.n	1a001f92 <__swbuf_r+0x42>
1a001f88:	4621      	mov	r1, r4
1a001f8a:	4628      	mov	r0, r5
1a001f8c:	f000 f926 	bl	1a0021dc <_fflush_r>
1a001f90:	bb28      	cbnz	r0, 1a001fde <__swbuf_r+0x8e>
1a001f92:	68a3      	ldr	r3, [r4, #8]
1a001f94:	3b01      	subs	r3, #1
1a001f96:	60a3      	str	r3, [r4, #8]
1a001f98:	6823      	ldr	r3, [r4, #0]
1a001f9a:	1c5a      	adds	r2, r3, #1
1a001f9c:	6022      	str	r2, [r4, #0]
1a001f9e:	701e      	strb	r6, [r3, #0]
1a001fa0:	6963      	ldr	r3, [r4, #20]
1a001fa2:	3001      	adds	r0, #1
1a001fa4:	4283      	cmp	r3, r0
1a001fa6:	d004      	beq.n	1a001fb2 <__swbuf_r+0x62>
1a001fa8:	89a3      	ldrh	r3, [r4, #12]
1a001faa:	07db      	lsls	r3, r3, #31
1a001fac:	d519      	bpl.n	1a001fe2 <__swbuf_r+0x92>
1a001fae:	2e0a      	cmp	r6, #10
1a001fb0:	d117      	bne.n	1a001fe2 <__swbuf_r+0x92>
1a001fb2:	4621      	mov	r1, r4
1a001fb4:	4628      	mov	r0, r5
1a001fb6:	f000 f911 	bl	1a0021dc <_fflush_r>
1a001fba:	b190      	cbz	r0, 1a001fe2 <__swbuf_r+0x92>
1a001fbc:	e00f      	b.n	1a001fde <__swbuf_r+0x8e>
1a001fbe:	4b0b      	ldr	r3, [pc, #44]	; (1a001fec <__swbuf_r+0x9c>)
1a001fc0:	429c      	cmp	r4, r3
1a001fc2:	d101      	bne.n	1a001fc8 <__swbuf_r+0x78>
1a001fc4:	68ac      	ldr	r4, [r5, #8]
1a001fc6:	e7d0      	b.n	1a001f6a <__swbuf_r+0x1a>
1a001fc8:	4b09      	ldr	r3, [pc, #36]	; (1a001ff0 <__swbuf_r+0xa0>)
1a001fca:	429c      	cmp	r4, r3
1a001fcc:	bf08      	it	eq
1a001fce:	68ec      	ldreq	r4, [r5, #12]
1a001fd0:	e7cb      	b.n	1a001f6a <__swbuf_r+0x1a>
1a001fd2:	4621      	mov	r1, r4
1a001fd4:	4628      	mov	r0, r5
1a001fd6:	f000 f80d 	bl	1a001ff4 <__swsetup_r>
1a001fda:	2800      	cmp	r0, #0
1a001fdc:	d0cc      	beq.n	1a001f78 <__swbuf_r+0x28>
1a001fde:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a001fe2:	4638      	mov	r0, r7
1a001fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001fe6:	bf00      	nop
1a001fe8:	1a003be8 	.word	0x1a003be8
1a001fec:	1a003c08 	.word	0x1a003c08
1a001ff0:	1a003bc8 	.word	0x1a003bc8

1a001ff4 <__swsetup_r>:
1a001ff4:	4b32      	ldr	r3, [pc, #200]	; (1a0020c0 <__swsetup_r+0xcc>)
1a001ff6:	b570      	push	{r4, r5, r6, lr}
1a001ff8:	681d      	ldr	r5, [r3, #0]
1a001ffa:	4606      	mov	r6, r0
1a001ffc:	460c      	mov	r4, r1
1a001ffe:	b125      	cbz	r5, 1a00200a <__swsetup_r+0x16>
1a002000:	69ab      	ldr	r3, [r5, #24]
1a002002:	b913      	cbnz	r3, 1a00200a <__swsetup_r+0x16>
1a002004:	4628      	mov	r0, r5
1a002006:	f000 f965 	bl	1a0022d4 <__sinit>
1a00200a:	4b2e      	ldr	r3, [pc, #184]	; (1a0020c4 <__swsetup_r+0xd0>)
1a00200c:	429c      	cmp	r4, r3
1a00200e:	d10f      	bne.n	1a002030 <__swsetup_r+0x3c>
1a002010:	686c      	ldr	r4, [r5, #4]
1a002012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002016:	b29a      	uxth	r2, r3
1a002018:	0715      	lsls	r5, r2, #28
1a00201a:	d42c      	bmi.n	1a002076 <__swsetup_r+0x82>
1a00201c:	06d0      	lsls	r0, r2, #27
1a00201e:	d411      	bmi.n	1a002044 <__swsetup_r+0x50>
1a002020:	2209      	movs	r2, #9
1a002022:	6032      	str	r2, [r6, #0]
1a002024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002028:	81a3      	strh	r3, [r4, #12]
1a00202a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00202e:	e03e      	b.n	1a0020ae <__swsetup_r+0xba>
1a002030:	4b25      	ldr	r3, [pc, #148]	; (1a0020c8 <__swsetup_r+0xd4>)
1a002032:	429c      	cmp	r4, r3
1a002034:	d101      	bne.n	1a00203a <__swsetup_r+0x46>
1a002036:	68ac      	ldr	r4, [r5, #8]
1a002038:	e7eb      	b.n	1a002012 <__swsetup_r+0x1e>
1a00203a:	4b24      	ldr	r3, [pc, #144]	; (1a0020cc <__swsetup_r+0xd8>)
1a00203c:	429c      	cmp	r4, r3
1a00203e:	bf08      	it	eq
1a002040:	68ec      	ldreq	r4, [r5, #12]
1a002042:	e7e6      	b.n	1a002012 <__swsetup_r+0x1e>
1a002044:	0751      	lsls	r1, r2, #29
1a002046:	d512      	bpl.n	1a00206e <__swsetup_r+0x7a>
1a002048:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00204a:	b141      	cbz	r1, 1a00205e <__swsetup_r+0x6a>
1a00204c:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002050:	4299      	cmp	r1, r3
1a002052:	d002      	beq.n	1a00205a <__swsetup_r+0x66>
1a002054:	4630      	mov	r0, r6
1a002056:	f000 fa47 	bl	1a0024e8 <_free_r>
1a00205a:	2300      	movs	r3, #0
1a00205c:	6363      	str	r3, [r4, #52]	; 0x34
1a00205e:	89a3      	ldrh	r3, [r4, #12]
1a002060:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002064:	81a3      	strh	r3, [r4, #12]
1a002066:	2300      	movs	r3, #0
1a002068:	6063      	str	r3, [r4, #4]
1a00206a:	6923      	ldr	r3, [r4, #16]
1a00206c:	6023      	str	r3, [r4, #0]
1a00206e:	89a3      	ldrh	r3, [r4, #12]
1a002070:	f043 0308 	orr.w	r3, r3, #8
1a002074:	81a3      	strh	r3, [r4, #12]
1a002076:	6923      	ldr	r3, [r4, #16]
1a002078:	b94b      	cbnz	r3, 1a00208e <__swsetup_r+0x9a>
1a00207a:	89a3      	ldrh	r3, [r4, #12]
1a00207c:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a002080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a002084:	d003      	beq.n	1a00208e <__swsetup_r+0x9a>
1a002086:	4621      	mov	r1, r4
1a002088:	4630      	mov	r0, r6
1a00208a:	f000 f9ed 	bl	1a002468 <__smakebuf_r>
1a00208e:	89a2      	ldrh	r2, [r4, #12]
1a002090:	f012 0301 	ands.w	r3, r2, #1
1a002094:	d00c      	beq.n	1a0020b0 <__swsetup_r+0xbc>
1a002096:	2300      	movs	r3, #0
1a002098:	60a3      	str	r3, [r4, #8]
1a00209a:	6963      	ldr	r3, [r4, #20]
1a00209c:	425b      	negs	r3, r3
1a00209e:	61a3      	str	r3, [r4, #24]
1a0020a0:	6923      	ldr	r3, [r4, #16]
1a0020a2:	b953      	cbnz	r3, 1a0020ba <__swsetup_r+0xc6>
1a0020a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0020a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a0020ac:	d1ba      	bne.n	1a002024 <__swsetup_r+0x30>
1a0020ae:	bd70      	pop	{r4, r5, r6, pc}
1a0020b0:	0792      	lsls	r2, r2, #30
1a0020b2:	bf58      	it	pl
1a0020b4:	6963      	ldrpl	r3, [r4, #20]
1a0020b6:	60a3      	str	r3, [r4, #8]
1a0020b8:	e7f2      	b.n	1a0020a0 <__swsetup_r+0xac>
1a0020ba:	2000      	movs	r0, #0
1a0020bc:	e7f7      	b.n	1a0020ae <__swsetup_r+0xba>
1a0020be:	bf00      	nop
1a0020c0:	10000048 	.word	0x10000048
1a0020c4:	1a003be8 	.word	0x1a003be8
1a0020c8:	1a003c08 	.word	0x1a003c08
1a0020cc:	1a003bc8 	.word	0x1a003bc8

1a0020d0 <__sflush_r>:
1a0020d0:	898a      	ldrh	r2, [r1, #12]
1a0020d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0020d6:	4605      	mov	r5, r0
1a0020d8:	0710      	lsls	r0, r2, #28
1a0020da:	460c      	mov	r4, r1
1a0020dc:	d458      	bmi.n	1a002190 <__sflush_r+0xc0>
1a0020de:	684b      	ldr	r3, [r1, #4]
1a0020e0:	2b00      	cmp	r3, #0
1a0020e2:	dc05      	bgt.n	1a0020f0 <__sflush_r+0x20>
1a0020e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a0020e6:	2b00      	cmp	r3, #0
1a0020e8:	dc02      	bgt.n	1a0020f0 <__sflush_r+0x20>
1a0020ea:	2000      	movs	r0, #0
1a0020ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0020f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0020f2:	2e00      	cmp	r6, #0
1a0020f4:	d0f9      	beq.n	1a0020ea <__sflush_r+0x1a>
1a0020f6:	2300      	movs	r3, #0
1a0020f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a0020fc:	682f      	ldr	r7, [r5, #0]
1a0020fe:	6a21      	ldr	r1, [r4, #32]
1a002100:	602b      	str	r3, [r5, #0]
1a002102:	d032      	beq.n	1a00216a <__sflush_r+0x9a>
1a002104:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a002106:	89a3      	ldrh	r3, [r4, #12]
1a002108:	075a      	lsls	r2, r3, #29
1a00210a:	d505      	bpl.n	1a002118 <__sflush_r+0x48>
1a00210c:	6863      	ldr	r3, [r4, #4]
1a00210e:	1ac0      	subs	r0, r0, r3
1a002110:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a002112:	b10b      	cbz	r3, 1a002118 <__sflush_r+0x48>
1a002114:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a002116:	1ac0      	subs	r0, r0, r3
1a002118:	2300      	movs	r3, #0
1a00211a:	4602      	mov	r2, r0
1a00211c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00211e:	6a21      	ldr	r1, [r4, #32]
1a002120:	4628      	mov	r0, r5
1a002122:	47b0      	blx	r6
1a002124:	1c43      	adds	r3, r0, #1
1a002126:	89a3      	ldrh	r3, [r4, #12]
1a002128:	d106      	bne.n	1a002138 <__sflush_r+0x68>
1a00212a:	6829      	ldr	r1, [r5, #0]
1a00212c:	291d      	cmp	r1, #29
1a00212e:	d848      	bhi.n	1a0021c2 <__sflush_r+0xf2>
1a002130:	4a29      	ldr	r2, [pc, #164]	; (1a0021d8 <__sflush_r+0x108>)
1a002132:	40ca      	lsrs	r2, r1
1a002134:	07d6      	lsls	r6, r2, #31
1a002136:	d544      	bpl.n	1a0021c2 <__sflush_r+0xf2>
1a002138:	2200      	movs	r2, #0
1a00213a:	6062      	str	r2, [r4, #4]
1a00213c:	04d9      	lsls	r1, r3, #19
1a00213e:	6922      	ldr	r2, [r4, #16]
1a002140:	6022      	str	r2, [r4, #0]
1a002142:	d504      	bpl.n	1a00214e <__sflush_r+0x7e>
1a002144:	1c42      	adds	r2, r0, #1
1a002146:	d101      	bne.n	1a00214c <__sflush_r+0x7c>
1a002148:	682b      	ldr	r3, [r5, #0]
1a00214a:	b903      	cbnz	r3, 1a00214e <__sflush_r+0x7e>
1a00214c:	6560      	str	r0, [r4, #84]	; 0x54
1a00214e:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002150:	602f      	str	r7, [r5, #0]
1a002152:	2900      	cmp	r1, #0
1a002154:	d0c9      	beq.n	1a0020ea <__sflush_r+0x1a>
1a002156:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00215a:	4299      	cmp	r1, r3
1a00215c:	d002      	beq.n	1a002164 <__sflush_r+0x94>
1a00215e:	4628      	mov	r0, r5
1a002160:	f000 f9c2 	bl	1a0024e8 <_free_r>
1a002164:	2000      	movs	r0, #0
1a002166:	6360      	str	r0, [r4, #52]	; 0x34
1a002168:	e7c0      	b.n	1a0020ec <__sflush_r+0x1c>
1a00216a:	2301      	movs	r3, #1
1a00216c:	4628      	mov	r0, r5
1a00216e:	47b0      	blx	r6
1a002170:	1c41      	adds	r1, r0, #1
1a002172:	d1c8      	bne.n	1a002106 <__sflush_r+0x36>
1a002174:	682b      	ldr	r3, [r5, #0]
1a002176:	2b00      	cmp	r3, #0
1a002178:	d0c5      	beq.n	1a002106 <__sflush_r+0x36>
1a00217a:	2b1d      	cmp	r3, #29
1a00217c:	d001      	beq.n	1a002182 <__sflush_r+0xb2>
1a00217e:	2b16      	cmp	r3, #22
1a002180:	d101      	bne.n	1a002186 <__sflush_r+0xb6>
1a002182:	602f      	str	r7, [r5, #0]
1a002184:	e7b1      	b.n	1a0020ea <__sflush_r+0x1a>
1a002186:	89a3      	ldrh	r3, [r4, #12]
1a002188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00218c:	81a3      	strh	r3, [r4, #12]
1a00218e:	e7ad      	b.n	1a0020ec <__sflush_r+0x1c>
1a002190:	690f      	ldr	r7, [r1, #16]
1a002192:	2f00      	cmp	r7, #0
1a002194:	d0a9      	beq.n	1a0020ea <__sflush_r+0x1a>
1a002196:	0793      	lsls	r3, r2, #30
1a002198:	680e      	ldr	r6, [r1, #0]
1a00219a:	bf08      	it	eq
1a00219c:	694b      	ldreq	r3, [r1, #20]
1a00219e:	600f      	str	r7, [r1, #0]
1a0021a0:	bf18      	it	ne
1a0021a2:	2300      	movne	r3, #0
1a0021a4:	eba6 0807 	sub.w	r8, r6, r7
1a0021a8:	608b      	str	r3, [r1, #8]
1a0021aa:	f1b8 0f00 	cmp.w	r8, #0
1a0021ae:	dd9c      	ble.n	1a0020ea <__sflush_r+0x1a>
1a0021b0:	4643      	mov	r3, r8
1a0021b2:	463a      	mov	r2, r7
1a0021b4:	6a21      	ldr	r1, [r4, #32]
1a0021b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0021b8:	4628      	mov	r0, r5
1a0021ba:	47b0      	blx	r6
1a0021bc:	2800      	cmp	r0, #0
1a0021be:	dc06      	bgt.n	1a0021ce <__sflush_r+0xfe>
1a0021c0:	89a3      	ldrh	r3, [r4, #12]
1a0021c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0021c6:	81a3      	strh	r3, [r4, #12]
1a0021c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0021cc:	e78e      	b.n	1a0020ec <__sflush_r+0x1c>
1a0021ce:	4407      	add	r7, r0
1a0021d0:	eba8 0800 	sub.w	r8, r8, r0
1a0021d4:	e7e9      	b.n	1a0021aa <__sflush_r+0xda>
1a0021d6:	bf00      	nop
1a0021d8:	20400001 	.word	0x20400001

1a0021dc <_fflush_r>:
1a0021dc:	b538      	push	{r3, r4, r5, lr}
1a0021de:	690b      	ldr	r3, [r1, #16]
1a0021e0:	4605      	mov	r5, r0
1a0021e2:	460c      	mov	r4, r1
1a0021e4:	b1db      	cbz	r3, 1a00221e <_fflush_r+0x42>
1a0021e6:	b118      	cbz	r0, 1a0021f0 <_fflush_r+0x14>
1a0021e8:	6983      	ldr	r3, [r0, #24]
1a0021ea:	b90b      	cbnz	r3, 1a0021f0 <_fflush_r+0x14>
1a0021ec:	f000 f872 	bl	1a0022d4 <__sinit>
1a0021f0:	4b0c      	ldr	r3, [pc, #48]	; (1a002224 <_fflush_r+0x48>)
1a0021f2:	429c      	cmp	r4, r3
1a0021f4:	d109      	bne.n	1a00220a <_fflush_r+0x2e>
1a0021f6:	686c      	ldr	r4, [r5, #4]
1a0021f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0021fc:	b17b      	cbz	r3, 1a00221e <_fflush_r+0x42>
1a0021fe:	4621      	mov	r1, r4
1a002200:	4628      	mov	r0, r5
1a002202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002206:	f7ff bf63 	b.w	1a0020d0 <__sflush_r>
1a00220a:	4b07      	ldr	r3, [pc, #28]	; (1a002228 <_fflush_r+0x4c>)
1a00220c:	429c      	cmp	r4, r3
1a00220e:	d101      	bne.n	1a002214 <_fflush_r+0x38>
1a002210:	68ac      	ldr	r4, [r5, #8]
1a002212:	e7f1      	b.n	1a0021f8 <_fflush_r+0x1c>
1a002214:	4b05      	ldr	r3, [pc, #20]	; (1a00222c <_fflush_r+0x50>)
1a002216:	429c      	cmp	r4, r3
1a002218:	bf08      	it	eq
1a00221a:	68ec      	ldreq	r4, [r5, #12]
1a00221c:	e7ec      	b.n	1a0021f8 <_fflush_r+0x1c>
1a00221e:	2000      	movs	r0, #0
1a002220:	bd38      	pop	{r3, r4, r5, pc}
1a002222:	bf00      	nop
1a002224:	1a003be8 	.word	0x1a003be8
1a002228:	1a003c08 	.word	0x1a003c08
1a00222c:	1a003bc8 	.word	0x1a003bc8

1a002230 <fflush>:
1a002230:	4601      	mov	r1, r0
1a002232:	b920      	cbnz	r0, 1a00223e <fflush+0xe>
1a002234:	4b04      	ldr	r3, [pc, #16]	; (1a002248 <fflush+0x18>)
1a002236:	4905      	ldr	r1, [pc, #20]	; (1a00224c <fflush+0x1c>)
1a002238:	6818      	ldr	r0, [r3, #0]
1a00223a:	f000 b8d3 	b.w	1a0023e4 <_fwalk_reent>
1a00223e:	4b04      	ldr	r3, [pc, #16]	; (1a002250 <fflush+0x20>)
1a002240:	6818      	ldr	r0, [r3, #0]
1a002242:	f7ff bfcb 	b.w	1a0021dc <_fflush_r>
1a002246:	bf00      	nop
1a002248:	1a003c28 	.word	0x1a003c28
1a00224c:	1a0021dd 	.word	0x1a0021dd
1a002250:	10000048 	.word	0x10000048

1a002254 <std>:
1a002254:	2300      	movs	r3, #0
1a002256:	b510      	push	{r4, lr}
1a002258:	4604      	mov	r4, r0
1a00225a:	e9c0 3300 	strd	r3, r3, [r0]
1a00225e:	6083      	str	r3, [r0, #8]
1a002260:	8181      	strh	r1, [r0, #12]
1a002262:	6643      	str	r3, [r0, #100]	; 0x64
1a002264:	81c2      	strh	r2, [r0, #14]
1a002266:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a00226a:	6183      	str	r3, [r0, #24]
1a00226c:	4619      	mov	r1, r3
1a00226e:	2208      	movs	r2, #8
1a002270:	305c      	adds	r0, #92	; 0x5c
1a002272:	f7ff fdd0 	bl	1a001e16 <memset>
1a002276:	4b05      	ldr	r3, [pc, #20]	; (1a00228c <std+0x38>)
1a002278:	6263      	str	r3, [r4, #36]	; 0x24
1a00227a:	4b05      	ldr	r3, [pc, #20]	; (1a002290 <std+0x3c>)
1a00227c:	62a3      	str	r3, [r4, #40]	; 0x28
1a00227e:	4b05      	ldr	r3, [pc, #20]	; (1a002294 <std+0x40>)
1a002280:	62e3      	str	r3, [r4, #44]	; 0x2c
1a002282:	4b05      	ldr	r3, [pc, #20]	; (1a002298 <std+0x44>)
1a002284:	6224      	str	r4, [r4, #32]
1a002286:	6323      	str	r3, [r4, #48]	; 0x30
1a002288:	bd10      	pop	{r4, pc}
1a00228a:	bf00      	nop
1a00228c:	1a0032f9 	.word	0x1a0032f9
1a002290:	1a00331b 	.word	0x1a00331b
1a002294:	1a003353 	.word	0x1a003353
1a002298:	1a003377 	.word	0x1a003377

1a00229c <_cleanup_r>:
1a00229c:	4901      	ldr	r1, [pc, #4]	; (1a0022a4 <_cleanup_r+0x8>)
1a00229e:	f000 b8a1 	b.w	1a0023e4 <_fwalk_reent>
1a0022a2:	bf00      	nop
1a0022a4:	1a0021dd 	.word	0x1a0021dd

1a0022a8 <__sfmoreglue>:
1a0022a8:	b570      	push	{r4, r5, r6, lr}
1a0022aa:	1e4a      	subs	r2, r1, #1
1a0022ac:	2568      	movs	r5, #104	; 0x68
1a0022ae:	4355      	muls	r5, r2
1a0022b0:	460e      	mov	r6, r1
1a0022b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0022b6:	f000 f965 	bl	1a002584 <_malloc_r>
1a0022ba:	4604      	mov	r4, r0
1a0022bc:	b140      	cbz	r0, 1a0022d0 <__sfmoreglue+0x28>
1a0022be:	2100      	movs	r1, #0
1a0022c0:	e9c0 1600 	strd	r1, r6, [r0]
1a0022c4:	300c      	adds	r0, #12
1a0022c6:	60a0      	str	r0, [r4, #8]
1a0022c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0022cc:	f7ff fda3 	bl	1a001e16 <memset>
1a0022d0:	4620      	mov	r0, r4
1a0022d2:	bd70      	pop	{r4, r5, r6, pc}

1a0022d4 <__sinit>:
1a0022d4:	6983      	ldr	r3, [r0, #24]
1a0022d6:	b510      	push	{r4, lr}
1a0022d8:	4604      	mov	r4, r0
1a0022da:	bb33      	cbnz	r3, 1a00232a <__sinit+0x56>
1a0022dc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a0022e0:	6503      	str	r3, [r0, #80]	; 0x50
1a0022e2:	4b12      	ldr	r3, [pc, #72]	; (1a00232c <__sinit+0x58>)
1a0022e4:	4a12      	ldr	r2, [pc, #72]	; (1a002330 <__sinit+0x5c>)
1a0022e6:	681b      	ldr	r3, [r3, #0]
1a0022e8:	6282      	str	r2, [r0, #40]	; 0x28
1a0022ea:	4298      	cmp	r0, r3
1a0022ec:	bf04      	itt	eq
1a0022ee:	2301      	moveq	r3, #1
1a0022f0:	6183      	streq	r3, [r0, #24]
1a0022f2:	f000 f81f 	bl	1a002334 <__sfp>
1a0022f6:	6060      	str	r0, [r4, #4]
1a0022f8:	4620      	mov	r0, r4
1a0022fa:	f000 f81b 	bl	1a002334 <__sfp>
1a0022fe:	60a0      	str	r0, [r4, #8]
1a002300:	4620      	mov	r0, r4
1a002302:	f000 f817 	bl	1a002334 <__sfp>
1a002306:	2200      	movs	r2, #0
1a002308:	60e0      	str	r0, [r4, #12]
1a00230a:	2104      	movs	r1, #4
1a00230c:	6860      	ldr	r0, [r4, #4]
1a00230e:	f7ff ffa1 	bl	1a002254 <std>
1a002312:	2201      	movs	r2, #1
1a002314:	2109      	movs	r1, #9
1a002316:	68a0      	ldr	r0, [r4, #8]
1a002318:	f7ff ff9c 	bl	1a002254 <std>
1a00231c:	2202      	movs	r2, #2
1a00231e:	2112      	movs	r1, #18
1a002320:	68e0      	ldr	r0, [r4, #12]
1a002322:	f7ff ff97 	bl	1a002254 <std>
1a002326:	2301      	movs	r3, #1
1a002328:	61a3      	str	r3, [r4, #24]
1a00232a:	bd10      	pop	{r4, pc}
1a00232c:	1a003c28 	.word	0x1a003c28
1a002330:	1a00229d 	.word	0x1a00229d

1a002334 <__sfp>:
1a002334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002336:	4b1b      	ldr	r3, [pc, #108]	; (1a0023a4 <__sfp+0x70>)
1a002338:	681e      	ldr	r6, [r3, #0]
1a00233a:	69b3      	ldr	r3, [r6, #24]
1a00233c:	4607      	mov	r7, r0
1a00233e:	b913      	cbnz	r3, 1a002346 <__sfp+0x12>
1a002340:	4630      	mov	r0, r6
1a002342:	f7ff ffc7 	bl	1a0022d4 <__sinit>
1a002346:	3648      	adds	r6, #72	; 0x48
1a002348:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a00234c:	3b01      	subs	r3, #1
1a00234e:	d503      	bpl.n	1a002358 <__sfp+0x24>
1a002350:	6833      	ldr	r3, [r6, #0]
1a002352:	b133      	cbz	r3, 1a002362 <__sfp+0x2e>
1a002354:	6836      	ldr	r6, [r6, #0]
1a002356:	e7f7      	b.n	1a002348 <__sfp+0x14>
1a002358:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a00235c:	b16d      	cbz	r5, 1a00237a <__sfp+0x46>
1a00235e:	3468      	adds	r4, #104	; 0x68
1a002360:	e7f4      	b.n	1a00234c <__sfp+0x18>
1a002362:	2104      	movs	r1, #4
1a002364:	4638      	mov	r0, r7
1a002366:	f7ff ff9f 	bl	1a0022a8 <__sfmoreglue>
1a00236a:	6030      	str	r0, [r6, #0]
1a00236c:	2800      	cmp	r0, #0
1a00236e:	d1f1      	bne.n	1a002354 <__sfp+0x20>
1a002370:	230c      	movs	r3, #12
1a002372:	603b      	str	r3, [r7, #0]
1a002374:	4604      	mov	r4, r0
1a002376:	4620      	mov	r0, r4
1a002378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00237a:	4b0b      	ldr	r3, [pc, #44]	; (1a0023a8 <__sfp+0x74>)
1a00237c:	6665      	str	r5, [r4, #100]	; 0x64
1a00237e:	e9c4 5500 	strd	r5, r5, [r4]
1a002382:	60a5      	str	r5, [r4, #8]
1a002384:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a002388:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a00238c:	2208      	movs	r2, #8
1a00238e:	4629      	mov	r1, r5
1a002390:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a002394:	f7ff fd3f 	bl	1a001e16 <memset>
1a002398:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a00239c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0023a0:	e7e9      	b.n	1a002376 <__sfp+0x42>
1a0023a2:	bf00      	nop
1a0023a4:	1a003c28 	.word	0x1a003c28
1a0023a8:	ffff0001 	.word	0xffff0001

1a0023ac <_fwalk>:
1a0023ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0023b0:	4688      	mov	r8, r1
1a0023b2:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0023b6:	2600      	movs	r6, #0
1a0023b8:	b914      	cbnz	r4, 1a0023c0 <_fwalk+0x14>
1a0023ba:	4630      	mov	r0, r6
1a0023bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0023c0:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0023c4:	3f01      	subs	r7, #1
1a0023c6:	d501      	bpl.n	1a0023cc <_fwalk+0x20>
1a0023c8:	6824      	ldr	r4, [r4, #0]
1a0023ca:	e7f5      	b.n	1a0023b8 <_fwalk+0xc>
1a0023cc:	89ab      	ldrh	r3, [r5, #12]
1a0023ce:	2b01      	cmp	r3, #1
1a0023d0:	d906      	bls.n	1a0023e0 <_fwalk+0x34>
1a0023d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0023d6:	3301      	adds	r3, #1
1a0023d8:	d002      	beq.n	1a0023e0 <_fwalk+0x34>
1a0023da:	4628      	mov	r0, r5
1a0023dc:	47c0      	blx	r8
1a0023de:	4306      	orrs	r6, r0
1a0023e0:	3568      	adds	r5, #104	; 0x68
1a0023e2:	e7ef      	b.n	1a0023c4 <_fwalk+0x18>

1a0023e4 <_fwalk_reent>:
1a0023e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0023e8:	4680      	mov	r8, r0
1a0023ea:	4689      	mov	r9, r1
1a0023ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0023f0:	2600      	movs	r6, #0
1a0023f2:	b914      	cbnz	r4, 1a0023fa <_fwalk_reent+0x16>
1a0023f4:	4630      	mov	r0, r6
1a0023f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0023fa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0023fe:	3f01      	subs	r7, #1
1a002400:	d501      	bpl.n	1a002406 <_fwalk_reent+0x22>
1a002402:	6824      	ldr	r4, [r4, #0]
1a002404:	e7f5      	b.n	1a0023f2 <_fwalk_reent+0xe>
1a002406:	89ab      	ldrh	r3, [r5, #12]
1a002408:	2b01      	cmp	r3, #1
1a00240a:	d907      	bls.n	1a00241c <_fwalk_reent+0x38>
1a00240c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a002410:	3301      	adds	r3, #1
1a002412:	d003      	beq.n	1a00241c <_fwalk_reent+0x38>
1a002414:	4629      	mov	r1, r5
1a002416:	4640      	mov	r0, r8
1a002418:	47c8      	blx	r9
1a00241a:	4306      	orrs	r6, r0
1a00241c:	3568      	adds	r5, #104	; 0x68
1a00241e:	e7ee      	b.n	1a0023fe <_fwalk_reent+0x1a>

1a002420 <__swhatbuf_r>:
1a002420:	b570      	push	{r4, r5, r6, lr}
1a002422:	460e      	mov	r6, r1
1a002424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002428:	2900      	cmp	r1, #0
1a00242a:	b096      	sub	sp, #88	; 0x58
1a00242c:	4614      	mov	r4, r2
1a00242e:	461d      	mov	r5, r3
1a002430:	da07      	bge.n	1a002442 <__swhatbuf_r+0x22>
1a002432:	2300      	movs	r3, #0
1a002434:	602b      	str	r3, [r5, #0]
1a002436:	89b3      	ldrh	r3, [r6, #12]
1a002438:	061a      	lsls	r2, r3, #24
1a00243a:	d410      	bmi.n	1a00245e <__swhatbuf_r+0x3e>
1a00243c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a002440:	e00e      	b.n	1a002460 <__swhatbuf_r+0x40>
1a002442:	466a      	mov	r2, sp
1a002444:	f7fe f8b5 	bl	1a0005b2 <_fstat_r>
1a002448:	2800      	cmp	r0, #0
1a00244a:	dbf2      	blt.n	1a002432 <__swhatbuf_r+0x12>
1a00244c:	9a01      	ldr	r2, [sp, #4]
1a00244e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a002452:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a002456:	425a      	negs	r2, r3
1a002458:	415a      	adcs	r2, r3
1a00245a:	602a      	str	r2, [r5, #0]
1a00245c:	e7ee      	b.n	1a00243c <__swhatbuf_r+0x1c>
1a00245e:	2340      	movs	r3, #64	; 0x40
1a002460:	2000      	movs	r0, #0
1a002462:	6023      	str	r3, [r4, #0]
1a002464:	b016      	add	sp, #88	; 0x58
1a002466:	bd70      	pop	{r4, r5, r6, pc}

1a002468 <__smakebuf_r>:
1a002468:	898b      	ldrh	r3, [r1, #12]
1a00246a:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a00246c:	079d      	lsls	r5, r3, #30
1a00246e:	4606      	mov	r6, r0
1a002470:	460c      	mov	r4, r1
1a002472:	d507      	bpl.n	1a002484 <__smakebuf_r+0x1c>
1a002474:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a002478:	6023      	str	r3, [r4, #0]
1a00247a:	6123      	str	r3, [r4, #16]
1a00247c:	2301      	movs	r3, #1
1a00247e:	6163      	str	r3, [r4, #20]
1a002480:	b002      	add	sp, #8
1a002482:	bd70      	pop	{r4, r5, r6, pc}
1a002484:	ab01      	add	r3, sp, #4
1a002486:	466a      	mov	r2, sp
1a002488:	f7ff ffca 	bl	1a002420 <__swhatbuf_r>
1a00248c:	9900      	ldr	r1, [sp, #0]
1a00248e:	4605      	mov	r5, r0
1a002490:	4630      	mov	r0, r6
1a002492:	f000 f877 	bl	1a002584 <_malloc_r>
1a002496:	b948      	cbnz	r0, 1a0024ac <__smakebuf_r+0x44>
1a002498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00249c:	059a      	lsls	r2, r3, #22
1a00249e:	d4ef      	bmi.n	1a002480 <__smakebuf_r+0x18>
1a0024a0:	f023 0303 	bic.w	r3, r3, #3
1a0024a4:	f043 0302 	orr.w	r3, r3, #2
1a0024a8:	81a3      	strh	r3, [r4, #12]
1a0024aa:	e7e3      	b.n	1a002474 <__smakebuf_r+0xc>
1a0024ac:	4b0d      	ldr	r3, [pc, #52]	; (1a0024e4 <__smakebuf_r+0x7c>)
1a0024ae:	62b3      	str	r3, [r6, #40]	; 0x28
1a0024b0:	89a3      	ldrh	r3, [r4, #12]
1a0024b2:	6020      	str	r0, [r4, #0]
1a0024b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0024b8:	81a3      	strh	r3, [r4, #12]
1a0024ba:	9b00      	ldr	r3, [sp, #0]
1a0024bc:	6163      	str	r3, [r4, #20]
1a0024be:	9b01      	ldr	r3, [sp, #4]
1a0024c0:	6120      	str	r0, [r4, #16]
1a0024c2:	b15b      	cbz	r3, 1a0024dc <__smakebuf_r+0x74>
1a0024c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0024c8:	4630      	mov	r0, r6
1a0024ca:	f7fe f877 	bl	1a0005bc <_isatty_r>
1a0024ce:	b128      	cbz	r0, 1a0024dc <__smakebuf_r+0x74>
1a0024d0:	89a3      	ldrh	r3, [r4, #12]
1a0024d2:	f023 0303 	bic.w	r3, r3, #3
1a0024d6:	f043 0301 	orr.w	r3, r3, #1
1a0024da:	81a3      	strh	r3, [r4, #12]
1a0024dc:	89a3      	ldrh	r3, [r4, #12]
1a0024de:	431d      	orrs	r5, r3
1a0024e0:	81a5      	strh	r5, [r4, #12]
1a0024e2:	e7cd      	b.n	1a002480 <__smakebuf_r+0x18>
1a0024e4:	1a00229d 	.word	0x1a00229d

1a0024e8 <_free_r>:
1a0024e8:	b538      	push	{r3, r4, r5, lr}
1a0024ea:	4605      	mov	r5, r0
1a0024ec:	2900      	cmp	r1, #0
1a0024ee:	d045      	beq.n	1a00257c <_free_r+0x94>
1a0024f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0024f4:	1f0c      	subs	r4, r1, #4
1a0024f6:	2b00      	cmp	r3, #0
1a0024f8:	bfb8      	it	lt
1a0024fa:	18e4      	addlt	r4, r4, r3
1a0024fc:	f001 f978 	bl	1a0037f0 <__malloc_lock>
1a002500:	4a1f      	ldr	r2, [pc, #124]	; (1a002580 <_free_r+0x98>)
1a002502:	6813      	ldr	r3, [r2, #0]
1a002504:	4610      	mov	r0, r2
1a002506:	b933      	cbnz	r3, 1a002516 <_free_r+0x2e>
1a002508:	6063      	str	r3, [r4, #4]
1a00250a:	6014      	str	r4, [r2, #0]
1a00250c:	4628      	mov	r0, r5
1a00250e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002512:	f001 b96e 	b.w	1a0037f2 <__malloc_unlock>
1a002516:	42a3      	cmp	r3, r4
1a002518:	d90c      	bls.n	1a002534 <_free_r+0x4c>
1a00251a:	6821      	ldr	r1, [r4, #0]
1a00251c:	1862      	adds	r2, r4, r1
1a00251e:	4293      	cmp	r3, r2
1a002520:	bf04      	itt	eq
1a002522:	681a      	ldreq	r2, [r3, #0]
1a002524:	685b      	ldreq	r3, [r3, #4]
1a002526:	6063      	str	r3, [r4, #4]
1a002528:	bf04      	itt	eq
1a00252a:	1852      	addeq	r2, r2, r1
1a00252c:	6022      	streq	r2, [r4, #0]
1a00252e:	6004      	str	r4, [r0, #0]
1a002530:	e7ec      	b.n	1a00250c <_free_r+0x24>
1a002532:	4613      	mov	r3, r2
1a002534:	685a      	ldr	r2, [r3, #4]
1a002536:	b10a      	cbz	r2, 1a00253c <_free_r+0x54>
1a002538:	42a2      	cmp	r2, r4
1a00253a:	d9fa      	bls.n	1a002532 <_free_r+0x4a>
1a00253c:	6819      	ldr	r1, [r3, #0]
1a00253e:	1858      	adds	r0, r3, r1
1a002540:	42a0      	cmp	r0, r4
1a002542:	d10b      	bne.n	1a00255c <_free_r+0x74>
1a002544:	6820      	ldr	r0, [r4, #0]
1a002546:	4401      	add	r1, r0
1a002548:	1858      	adds	r0, r3, r1
1a00254a:	4282      	cmp	r2, r0
1a00254c:	6019      	str	r1, [r3, #0]
1a00254e:	d1dd      	bne.n	1a00250c <_free_r+0x24>
1a002550:	6810      	ldr	r0, [r2, #0]
1a002552:	6852      	ldr	r2, [r2, #4]
1a002554:	605a      	str	r2, [r3, #4]
1a002556:	4401      	add	r1, r0
1a002558:	6019      	str	r1, [r3, #0]
1a00255a:	e7d7      	b.n	1a00250c <_free_r+0x24>
1a00255c:	d902      	bls.n	1a002564 <_free_r+0x7c>
1a00255e:	230c      	movs	r3, #12
1a002560:	602b      	str	r3, [r5, #0]
1a002562:	e7d3      	b.n	1a00250c <_free_r+0x24>
1a002564:	6820      	ldr	r0, [r4, #0]
1a002566:	1821      	adds	r1, r4, r0
1a002568:	428a      	cmp	r2, r1
1a00256a:	bf04      	itt	eq
1a00256c:	6811      	ldreq	r1, [r2, #0]
1a00256e:	6852      	ldreq	r2, [r2, #4]
1a002570:	6062      	str	r2, [r4, #4]
1a002572:	bf04      	itt	eq
1a002574:	1809      	addeq	r1, r1, r0
1a002576:	6021      	streq	r1, [r4, #0]
1a002578:	605c      	str	r4, [r3, #4]
1a00257a:	e7c7      	b.n	1a00250c <_free_r+0x24>
1a00257c:	bd38      	pop	{r3, r4, r5, pc}
1a00257e:	bf00      	nop
1a002580:	10000240 	.word	0x10000240

1a002584 <_malloc_r>:
1a002584:	b570      	push	{r4, r5, r6, lr}
1a002586:	1ccd      	adds	r5, r1, #3
1a002588:	f025 0503 	bic.w	r5, r5, #3
1a00258c:	3508      	adds	r5, #8
1a00258e:	2d0c      	cmp	r5, #12
1a002590:	bf38      	it	cc
1a002592:	250c      	movcc	r5, #12
1a002594:	2d00      	cmp	r5, #0
1a002596:	4606      	mov	r6, r0
1a002598:	db01      	blt.n	1a00259e <_malloc_r+0x1a>
1a00259a:	42a9      	cmp	r1, r5
1a00259c:	d903      	bls.n	1a0025a6 <_malloc_r+0x22>
1a00259e:	230c      	movs	r3, #12
1a0025a0:	6033      	str	r3, [r6, #0]
1a0025a2:	2000      	movs	r0, #0
1a0025a4:	bd70      	pop	{r4, r5, r6, pc}
1a0025a6:	f001 f923 	bl	1a0037f0 <__malloc_lock>
1a0025aa:	4a21      	ldr	r2, [pc, #132]	; (1a002630 <_malloc_r+0xac>)
1a0025ac:	6814      	ldr	r4, [r2, #0]
1a0025ae:	4621      	mov	r1, r4
1a0025b0:	b991      	cbnz	r1, 1a0025d8 <_malloc_r+0x54>
1a0025b2:	4c20      	ldr	r4, [pc, #128]	; (1a002634 <_malloc_r+0xb0>)
1a0025b4:	6823      	ldr	r3, [r4, #0]
1a0025b6:	b91b      	cbnz	r3, 1a0025c0 <_malloc_r+0x3c>
1a0025b8:	4630      	mov	r0, r6
1a0025ba:	f7fe f849 	bl	1a000650 <_sbrk_r>
1a0025be:	6020      	str	r0, [r4, #0]
1a0025c0:	4629      	mov	r1, r5
1a0025c2:	4630      	mov	r0, r6
1a0025c4:	f7fe f844 	bl	1a000650 <_sbrk_r>
1a0025c8:	1c43      	adds	r3, r0, #1
1a0025ca:	d124      	bne.n	1a002616 <_malloc_r+0x92>
1a0025cc:	230c      	movs	r3, #12
1a0025ce:	6033      	str	r3, [r6, #0]
1a0025d0:	4630      	mov	r0, r6
1a0025d2:	f001 f90e 	bl	1a0037f2 <__malloc_unlock>
1a0025d6:	e7e4      	b.n	1a0025a2 <_malloc_r+0x1e>
1a0025d8:	680b      	ldr	r3, [r1, #0]
1a0025da:	1b5b      	subs	r3, r3, r5
1a0025dc:	d418      	bmi.n	1a002610 <_malloc_r+0x8c>
1a0025de:	2b0b      	cmp	r3, #11
1a0025e0:	d90f      	bls.n	1a002602 <_malloc_r+0x7e>
1a0025e2:	600b      	str	r3, [r1, #0]
1a0025e4:	50cd      	str	r5, [r1, r3]
1a0025e6:	18cc      	adds	r4, r1, r3
1a0025e8:	4630      	mov	r0, r6
1a0025ea:	f001 f902 	bl	1a0037f2 <__malloc_unlock>
1a0025ee:	f104 000b 	add.w	r0, r4, #11
1a0025f2:	1d23      	adds	r3, r4, #4
1a0025f4:	f020 0007 	bic.w	r0, r0, #7
1a0025f8:	1ac3      	subs	r3, r0, r3
1a0025fa:	d0d3      	beq.n	1a0025a4 <_malloc_r+0x20>
1a0025fc:	425a      	negs	r2, r3
1a0025fe:	50e2      	str	r2, [r4, r3]
1a002600:	e7d0      	b.n	1a0025a4 <_malloc_r+0x20>
1a002602:	428c      	cmp	r4, r1
1a002604:	684b      	ldr	r3, [r1, #4]
1a002606:	bf16      	itet	ne
1a002608:	6063      	strne	r3, [r4, #4]
1a00260a:	6013      	streq	r3, [r2, #0]
1a00260c:	460c      	movne	r4, r1
1a00260e:	e7eb      	b.n	1a0025e8 <_malloc_r+0x64>
1a002610:	460c      	mov	r4, r1
1a002612:	6849      	ldr	r1, [r1, #4]
1a002614:	e7cc      	b.n	1a0025b0 <_malloc_r+0x2c>
1a002616:	1cc4      	adds	r4, r0, #3
1a002618:	f024 0403 	bic.w	r4, r4, #3
1a00261c:	42a0      	cmp	r0, r4
1a00261e:	d005      	beq.n	1a00262c <_malloc_r+0xa8>
1a002620:	1a21      	subs	r1, r4, r0
1a002622:	4630      	mov	r0, r6
1a002624:	f7fe f814 	bl	1a000650 <_sbrk_r>
1a002628:	3001      	adds	r0, #1
1a00262a:	d0cf      	beq.n	1a0025cc <_malloc_r+0x48>
1a00262c:	6025      	str	r5, [r4, #0]
1a00262e:	e7db      	b.n	1a0025e8 <_malloc_r+0x64>
1a002630:	10000240 	.word	0x10000240
1a002634:	10000244 	.word	0x10000244

1a002638 <__sfputc_r>:
1a002638:	6893      	ldr	r3, [r2, #8]
1a00263a:	3b01      	subs	r3, #1
1a00263c:	2b00      	cmp	r3, #0
1a00263e:	b410      	push	{r4}
1a002640:	6093      	str	r3, [r2, #8]
1a002642:	da08      	bge.n	1a002656 <__sfputc_r+0x1e>
1a002644:	6994      	ldr	r4, [r2, #24]
1a002646:	42a3      	cmp	r3, r4
1a002648:	db01      	blt.n	1a00264e <__sfputc_r+0x16>
1a00264a:	290a      	cmp	r1, #10
1a00264c:	d103      	bne.n	1a002656 <__sfputc_r+0x1e>
1a00264e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002652:	f7ff bc7d 	b.w	1a001f50 <__swbuf_r>
1a002656:	6813      	ldr	r3, [r2, #0]
1a002658:	1c58      	adds	r0, r3, #1
1a00265a:	6010      	str	r0, [r2, #0]
1a00265c:	7019      	strb	r1, [r3, #0]
1a00265e:	4608      	mov	r0, r1
1a002660:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002664:	4770      	bx	lr

1a002666 <__sfputs_r>:
1a002666:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002668:	4606      	mov	r6, r0
1a00266a:	460f      	mov	r7, r1
1a00266c:	4614      	mov	r4, r2
1a00266e:	18d5      	adds	r5, r2, r3
1a002670:	42ac      	cmp	r4, r5
1a002672:	d101      	bne.n	1a002678 <__sfputs_r+0x12>
1a002674:	2000      	movs	r0, #0
1a002676:	e007      	b.n	1a002688 <__sfputs_r+0x22>
1a002678:	463a      	mov	r2, r7
1a00267a:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00267e:	4630      	mov	r0, r6
1a002680:	f7ff ffda 	bl	1a002638 <__sfputc_r>
1a002684:	1c43      	adds	r3, r0, #1
1a002686:	d1f3      	bne.n	1a002670 <__sfputs_r+0xa>
1a002688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00268a:	Address 0x000000001a00268a is out of bounds.


1a00268c <_vfiprintf_r>:
1a00268c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002690:	460c      	mov	r4, r1
1a002692:	b09d      	sub	sp, #116	; 0x74
1a002694:	4617      	mov	r7, r2
1a002696:	461d      	mov	r5, r3
1a002698:	4606      	mov	r6, r0
1a00269a:	b118      	cbz	r0, 1a0026a4 <_vfiprintf_r+0x18>
1a00269c:	6983      	ldr	r3, [r0, #24]
1a00269e:	b90b      	cbnz	r3, 1a0026a4 <_vfiprintf_r+0x18>
1a0026a0:	f7ff fe18 	bl	1a0022d4 <__sinit>
1a0026a4:	4b7c      	ldr	r3, [pc, #496]	; (1a002898 <_vfiprintf_r+0x20c>)
1a0026a6:	429c      	cmp	r4, r3
1a0026a8:	d158      	bne.n	1a00275c <_vfiprintf_r+0xd0>
1a0026aa:	6874      	ldr	r4, [r6, #4]
1a0026ac:	89a3      	ldrh	r3, [r4, #12]
1a0026ae:	0718      	lsls	r0, r3, #28
1a0026b0:	d55e      	bpl.n	1a002770 <_vfiprintf_r+0xe4>
1a0026b2:	6923      	ldr	r3, [r4, #16]
1a0026b4:	2b00      	cmp	r3, #0
1a0026b6:	d05b      	beq.n	1a002770 <_vfiprintf_r+0xe4>
1a0026b8:	2300      	movs	r3, #0
1a0026ba:	9309      	str	r3, [sp, #36]	; 0x24
1a0026bc:	2320      	movs	r3, #32
1a0026be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0026c2:	2330      	movs	r3, #48	; 0x30
1a0026c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0026c8:	9503      	str	r5, [sp, #12]
1a0026ca:	f04f 0b01 	mov.w	fp, #1
1a0026ce:	46b8      	mov	r8, r7
1a0026d0:	4645      	mov	r5, r8
1a0026d2:	f815 3b01 	ldrb.w	r3, [r5], #1
1a0026d6:	b10b      	cbz	r3, 1a0026dc <_vfiprintf_r+0x50>
1a0026d8:	2b25      	cmp	r3, #37	; 0x25
1a0026da:	d154      	bne.n	1a002786 <_vfiprintf_r+0xfa>
1a0026dc:	ebb8 0a07 	subs.w	sl, r8, r7
1a0026e0:	d00b      	beq.n	1a0026fa <_vfiprintf_r+0x6e>
1a0026e2:	4653      	mov	r3, sl
1a0026e4:	463a      	mov	r2, r7
1a0026e6:	4621      	mov	r1, r4
1a0026e8:	4630      	mov	r0, r6
1a0026ea:	f7ff ffbc 	bl	1a002666 <__sfputs_r>
1a0026ee:	3001      	adds	r0, #1
1a0026f0:	f000 80c2 	beq.w	1a002878 <_vfiprintf_r+0x1ec>
1a0026f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0026f6:	4453      	add	r3, sl
1a0026f8:	9309      	str	r3, [sp, #36]	; 0x24
1a0026fa:	f898 3000 	ldrb.w	r3, [r8]
1a0026fe:	2b00      	cmp	r3, #0
1a002700:	f000 80ba 	beq.w	1a002878 <_vfiprintf_r+0x1ec>
1a002704:	2300      	movs	r3, #0
1a002706:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00270a:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a00270e:	9304      	str	r3, [sp, #16]
1a002710:	9307      	str	r3, [sp, #28]
1a002712:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a002716:	931a      	str	r3, [sp, #104]	; 0x68
1a002718:	46a8      	mov	r8, r5
1a00271a:	2205      	movs	r2, #5
1a00271c:	f818 1b01 	ldrb.w	r1, [r8], #1
1a002720:	485e      	ldr	r0, [pc, #376]	; (1a00289c <_vfiprintf_r+0x210>)
1a002722:	f001 f815 	bl	1a003750 <memchr>
1a002726:	9b04      	ldr	r3, [sp, #16]
1a002728:	bb78      	cbnz	r0, 1a00278a <_vfiprintf_r+0xfe>
1a00272a:	06d9      	lsls	r1, r3, #27
1a00272c:	bf44      	itt	mi
1a00272e:	2220      	movmi	r2, #32
1a002730:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a002734:	071a      	lsls	r2, r3, #28
1a002736:	bf44      	itt	mi
1a002738:	222b      	movmi	r2, #43	; 0x2b
1a00273a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00273e:	782a      	ldrb	r2, [r5, #0]
1a002740:	2a2a      	cmp	r2, #42	; 0x2a
1a002742:	d02a      	beq.n	1a00279a <_vfiprintf_r+0x10e>
1a002744:	9a07      	ldr	r2, [sp, #28]
1a002746:	46a8      	mov	r8, r5
1a002748:	2000      	movs	r0, #0
1a00274a:	250a      	movs	r5, #10
1a00274c:	4641      	mov	r1, r8
1a00274e:	f811 3b01 	ldrb.w	r3, [r1], #1
1a002752:	3b30      	subs	r3, #48	; 0x30
1a002754:	2b09      	cmp	r3, #9
1a002756:	d969      	bls.n	1a00282c <_vfiprintf_r+0x1a0>
1a002758:	b360      	cbz	r0, 1a0027b4 <_vfiprintf_r+0x128>
1a00275a:	e024      	b.n	1a0027a6 <_vfiprintf_r+0x11a>
1a00275c:	4b50      	ldr	r3, [pc, #320]	; (1a0028a0 <_vfiprintf_r+0x214>)
1a00275e:	429c      	cmp	r4, r3
1a002760:	d101      	bne.n	1a002766 <_vfiprintf_r+0xda>
1a002762:	68b4      	ldr	r4, [r6, #8]
1a002764:	e7a2      	b.n	1a0026ac <_vfiprintf_r+0x20>
1a002766:	4b4f      	ldr	r3, [pc, #316]	; (1a0028a4 <_vfiprintf_r+0x218>)
1a002768:	429c      	cmp	r4, r3
1a00276a:	bf08      	it	eq
1a00276c:	68f4      	ldreq	r4, [r6, #12]
1a00276e:	e79d      	b.n	1a0026ac <_vfiprintf_r+0x20>
1a002770:	4621      	mov	r1, r4
1a002772:	4630      	mov	r0, r6
1a002774:	f7ff fc3e 	bl	1a001ff4 <__swsetup_r>
1a002778:	2800      	cmp	r0, #0
1a00277a:	d09d      	beq.n	1a0026b8 <_vfiprintf_r+0x2c>
1a00277c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002780:	b01d      	add	sp, #116	; 0x74
1a002782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002786:	46a8      	mov	r8, r5
1a002788:	e7a2      	b.n	1a0026d0 <_vfiprintf_r+0x44>
1a00278a:	4a44      	ldr	r2, [pc, #272]	; (1a00289c <_vfiprintf_r+0x210>)
1a00278c:	1a80      	subs	r0, r0, r2
1a00278e:	fa0b f000 	lsl.w	r0, fp, r0
1a002792:	4318      	orrs	r0, r3
1a002794:	9004      	str	r0, [sp, #16]
1a002796:	4645      	mov	r5, r8
1a002798:	e7be      	b.n	1a002718 <_vfiprintf_r+0x8c>
1a00279a:	9a03      	ldr	r2, [sp, #12]
1a00279c:	1d11      	adds	r1, r2, #4
1a00279e:	6812      	ldr	r2, [r2, #0]
1a0027a0:	9103      	str	r1, [sp, #12]
1a0027a2:	2a00      	cmp	r2, #0
1a0027a4:	db01      	blt.n	1a0027aa <_vfiprintf_r+0x11e>
1a0027a6:	9207      	str	r2, [sp, #28]
1a0027a8:	e004      	b.n	1a0027b4 <_vfiprintf_r+0x128>
1a0027aa:	4252      	negs	r2, r2
1a0027ac:	f043 0302 	orr.w	r3, r3, #2
1a0027b0:	9207      	str	r2, [sp, #28]
1a0027b2:	9304      	str	r3, [sp, #16]
1a0027b4:	f898 3000 	ldrb.w	r3, [r8]
1a0027b8:	2b2e      	cmp	r3, #46	; 0x2e
1a0027ba:	d10e      	bne.n	1a0027da <_vfiprintf_r+0x14e>
1a0027bc:	f898 3001 	ldrb.w	r3, [r8, #1]
1a0027c0:	2b2a      	cmp	r3, #42	; 0x2a
1a0027c2:	d138      	bne.n	1a002836 <_vfiprintf_r+0x1aa>
1a0027c4:	9b03      	ldr	r3, [sp, #12]
1a0027c6:	1d1a      	adds	r2, r3, #4
1a0027c8:	681b      	ldr	r3, [r3, #0]
1a0027ca:	9203      	str	r2, [sp, #12]
1a0027cc:	2b00      	cmp	r3, #0
1a0027ce:	bfb8      	it	lt
1a0027d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a0027d4:	f108 0802 	add.w	r8, r8, #2
1a0027d8:	9305      	str	r3, [sp, #20]
1a0027da:	4d33      	ldr	r5, [pc, #204]	; (1a0028a8 <_vfiprintf_r+0x21c>)
1a0027dc:	f898 1000 	ldrb.w	r1, [r8]
1a0027e0:	2203      	movs	r2, #3
1a0027e2:	4628      	mov	r0, r5
1a0027e4:	f000 ffb4 	bl	1a003750 <memchr>
1a0027e8:	b140      	cbz	r0, 1a0027fc <_vfiprintf_r+0x170>
1a0027ea:	2340      	movs	r3, #64	; 0x40
1a0027ec:	1b40      	subs	r0, r0, r5
1a0027ee:	fa03 f000 	lsl.w	r0, r3, r0
1a0027f2:	9b04      	ldr	r3, [sp, #16]
1a0027f4:	4303      	orrs	r3, r0
1a0027f6:	f108 0801 	add.w	r8, r8, #1
1a0027fa:	9304      	str	r3, [sp, #16]
1a0027fc:	f898 1000 	ldrb.w	r1, [r8]
1a002800:	482a      	ldr	r0, [pc, #168]	; (1a0028ac <_vfiprintf_r+0x220>)
1a002802:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a002806:	2206      	movs	r2, #6
1a002808:	f108 0701 	add.w	r7, r8, #1
1a00280c:	f000 ffa0 	bl	1a003750 <memchr>
1a002810:	2800      	cmp	r0, #0
1a002812:	d037      	beq.n	1a002884 <_vfiprintf_r+0x1f8>
1a002814:	4b26      	ldr	r3, [pc, #152]	; (1a0028b0 <_vfiprintf_r+0x224>)
1a002816:	bb1b      	cbnz	r3, 1a002860 <_vfiprintf_r+0x1d4>
1a002818:	9b03      	ldr	r3, [sp, #12]
1a00281a:	3307      	adds	r3, #7
1a00281c:	f023 0307 	bic.w	r3, r3, #7
1a002820:	3308      	adds	r3, #8
1a002822:	9303      	str	r3, [sp, #12]
1a002824:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002826:	444b      	add	r3, r9
1a002828:	9309      	str	r3, [sp, #36]	; 0x24
1a00282a:	e750      	b.n	1a0026ce <_vfiprintf_r+0x42>
1a00282c:	fb05 3202 	mla	r2, r5, r2, r3
1a002830:	2001      	movs	r0, #1
1a002832:	4688      	mov	r8, r1
1a002834:	e78a      	b.n	1a00274c <_vfiprintf_r+0xc0>
1a002836:	2300      	movs	r3, #0
1a002838:	f108 0801 	add.w	r8, r8, #1
1a00283c:	9305      	str	r3, [sp, #20]
1a00283e:	4619      	mov	r1, r3
1a002840:	250a      	movs	r5, #10
1a002842:	4640      	mov	r0, r8
1a002844:	f810 2b01 	ldrb.w	r2, [r0], #1
1a002848:	3a30      	subs	r2, #48	; 0x30
1a00284a:	2a09      	cmp	r2, #9
1a00284c:	d903      	bls.n	1a002856 <_vfiprintf_r+0x1ca>
1a00284e:	2b00      	cmp	r3, #0
1a002850:	d0c3      	beq.n	1a0027da <_vfiprintf_r+0x14e>
1a002852:	9105      	str	r1, [sp, #20]
1a002854:	e7c1      	b.n	1a0027da <_vfiprintf_r+0x14e>
1a002856:	fb05 2101 	mla	r1, r5, r1, r2
1a00285a:	2301      	movs	r3, #1
1a00285c:	4680      	mov	r8, r0
1a00285e:	e7f0      	b.n	1a002842 <_vfiprintf_r+0x1b6>
1a002860:	ab03      	add	r3, sp, #12
1a002862:	9300      	str	r3, [sp, #0]
1a002864:	4622      	mov	r2, r4
1a002866:	4b13      	ldr	r3, [pc, #76]	; (1a0028b4 <_vfiprintf_r+0x228>)
1a002868:	a904      	add	r1, sp, #16
1a00286a:	4630      	mov	r0, r6
1a00286c:	f3af 8000 	nop.w
1a002870:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002874:	4681      	mov	r9, r0
1a002876:	d1d5      	bne.n	1a002824 <_vfiprintf_r+0x198>
1a002878:	89a3      	ldrh	r3, [r4, #12]
1a00287a:	065b      	lsls	r3, r3, #25
1a00287c:	f53f af7e 	bmi.w	1a00277c <_vfiprintf_r+0xf0>
1a002880:	9809      	ldr	r0, [sp, #36]	; 0x24
1a002882:	e77d      	b.n	1a002780 <_vfiprintf_r+0xf4>
1a002884:	ab03      	add	r3, sp, #12
1a002886:	9300      	str	r3, [sp, #0]
1a002888:	4622      	mov	r2, r4
1a00288a:	4b0a      	ldr	r3, [pc, #40]	; (1a0028b4 <_vfiprintf_r+0x228>)
1a00288c:	a904      	add	r1, sp, #16
1a00288e:	4630      	mov	r0, r6
1a002890:	f000 f888 	bl	1a0029a4 <_printf_i>
1a002894:	e7ec      	b.n	1a002870 <_vfiprintf_r+0x1e4>
1a002896:	bf00      	nop
1a002898:	1a003be8 	.word	0x1a003be8
1a00289c:	1a003c2c 	.word	0x1a003c2c
1a0028a0:	1a003c08 	.word	0x1a003c08
1a0028a4:	1a003bc8 	.word	0x1a003bc8
1a0028a8:	1a003c32 	.word	0x1a003c32
1a0028ac:	1a003c36 	.word	0x1a003c36
1a0028b0:	00000000 	.word	0x00000000
1a0028b4:	1a002667 	.word	0x1a002667

1a0028b8 <_printf_common>:
1a0028b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0028bc:	4691      	mov	r9, r2
1a0028be:	461f      	mov	r7, r3
1a0028c0:	688a      	ldr	r2, [r1, #8]
1a0028c2:	690b      	ldr	r3, [r1, #16]
1a0028c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0028c8:	4293      	cmp	r3, r2
1a0028ca:	bfb8      	it	lt
1a0028cc:	4613      	movlt	r3, r2
1a0028ce:	f8c9 3000 	str.w	r3, [r9]
1a0028d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0028d6:	4606      	mov	r6, r0
1a0028d8:	460c      	mov	r4, r1
1a0028da:	b112      	cbz	r2, 1a0028e2 <_printf_common+0x2a>
1a0028dc:	3301      	adds	r3, #1
1a0028de:	f8c9 3000 	str.w	r3, [r9]
1a0028e2:	6823      	ldr	r3, [r4, #0]
1a0028e4:	0699      	lsls	r1, r3, #26
1a0028e6:	bf42      	ittt	mi
1a0028e8:	f8d9 3000 	ldrmi.w	r3, [r9]
1a0028ec:	3302      	addmi	r3, #2
1a0028ee:	f8c9 3000 	strmi.w	r3, [r9]
1a0028f2:	6825      	ldr	r5, [r4, #0]
1a0028f4:	f015 0506 	ands.w	r5, r5, #6
1a0028f8:	d107      	bne.n	1a00290a <_printf_common+0x52>
1a0028fa:	f104 0a19 	add.w	sl, r4, #25
1a0028fe:	68e3      	ldr	r3, [r4, #12]
1a002900:	f8d9 2000 	ldr.w	r2, [r9]
1a002904:	1a9b      	subs	r3, r3, r2
1a002906:	42ab      	cmp	r3, r5
1a002908:	dc28      	bgt.n	1a00295c <_printf_common+0xa4>
1a00290a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a00290e:	6822      	ldr	r2, [r4, #0]
1a002910:	3300      	adds	r3, #0
1a002912:	bf18      	it	ne
1a002914:	2301      	movne	r3, #1
1a002916:	0692      	lsls	r2, r2, #26
1a002918:	d42d      	bmi.n	1a002976 <_printf_common+0xbe>
1a00291a:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a00291e:	4639      	mov	r1, r7
1a002920:	4630      	mov	r0, r6
1a002922:	47c0      	blx	r8
1a002924:	3001      	adds	r0, #1
1a002926:	d020      	beq.n	1a00296a <_printf_common+0xb2>
1a002928:	6823      	ldr	r3, [r4, #0]
1a00292a:	68e5      	ldr	r5, [r4, #12]
1a00292c:	f8d9 2000 	ldr.w	r2, [r9]
1a002930:	f003 0306 	and.w	r3, r3, #6
1a002934:	2b04      	cmp	r3, #4
1a002936:	bf08      	it	eq
1a002938:	1aad      	subeq	r5, r5, r2
1a00293a:	68a3      	ldr	r3, [r4, #8]
1a00293c:	6922      	ldr	r2, [r4, #16]
1a00293e:	bf0c      	ite	eq
1a002940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a002944:	2500      	movne	r5, #0
1a002946:	4293      	cmp	r3, r2
1a002948:	bfc4      	itt	gt
1a00294a:	1a9b      	subgt	r3, r3, r2
1a00294c:	18ed      	addgt	r5, r5, r3
1a00294e:	f04f 0900 	mov.w	r9, #0
1a002952:	341a      	adds	r4, #26
1a002954:	454d      	cmp	r5, r9
1a002956:	d11a      	bne.n	1a00298e <_printf_common+0xd6>
1a002958:	2000      	movs	r0, #0
1a00295a:	e008      	b.n	1a00296e <_printf_common+0xb6>
1a00295c:	2301      	movs	r3, #1
1a00295e:	4652      	mov	r2, sl
1a002960:	4639      	mov	r1, r7
1a002962:	4630      	mov	r0, r6
1a002964:	47c0      	blx	r8
1a002966:	3001      	adds	r0, #1
1a002968:	d103      	bne.n	1a002972 <_printf_common+0xba>
1a00296a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00296e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002972:	3501      	adds	r5, #1
1a002974:	e7c3      	b.n	1a0028fe <_printf_common+0x46>
1a002976:	18e1      	adds	r1, r4, r3
1a002978:	1c5a      	adds	r2, r3, #1
1a00297a:	2030      	movs	r0, #48	; 0x30
1a00297c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a002980:	4422      	add	r2, r4
1a002982:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a002986:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a00298a:	3302      	adds	r3, #2
1a00298c:	e7c5      	b.n	1a00291a <_printf_common+0x62>
1a00298e:	2301      	movs	r3, #1
1a002990:	4622      	mov	r2, r4
1a002992:	4639      	mov	r1, r7
1a002994:	4630      	mov	r0, r6
1a002996:	47c0      	blx	r8
1a002998:	3001      	adds	r0, #1
1a00299a:	d0e6      	beq.n	1a00296a <_printf_common+0xb2>
1a00299c:	f109 0901 	add.w	r9, r9, #1
1a0029a0:	e7d8      	b.n	1a002954 <_printf_common+0x9c>
1a0029a2:	Address 0x000000001a0029a2 is out of bounds.


1a0029a4 <_printf_i>:
1a0029a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0029a8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a0029ac:	460c      	mov	r4, r1
1a0029ae:	7e09      	ldrb	r1, [r1, #24]
1a0029b0:	b085      	sub	sp, #20
1a0029b2:	296e      	cmp	r1, #110	; 0x6e
1a0029b4:	4617      	mov	r7, r2
1a0029b6:	4606      	mov	r6, r0
1a0029b8:	4698      	mov	r8, r3
1a0029ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0029bc:	f000 80b3 	beq.w	1a002b26 <_printf_i+0x182>
1a0029c0:	d822      	bhi.n	1a002a08 <_printf_i+0x64>
1a0029c2:	2963      	cmp	r1, #99	; 0x63
1a0029c4:	d036      	beq.n	1a002a34 <_printf_i+0x90>
1a0029c6:	d80a      	bhi.n	1a0029de <_printf_i+0x3a>
1a0029c8:	2900      	cmp	r1, #0
1a0029ca:	f000 80b9 	beq.w	1a002b40 <_printf_i+0x19c>
1a0029ce:	2958      	cmp	r1, #88	; 0x58
1a0029d0:	f000 8083 	beq.w	1a002ada <_printf_i+0x136>
1a0029d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0029d8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0029dc:	e032      	b.n	1a002a44 <_printf_i+0xa0>
1a0029de:	2964      	cmp	r1, #100	; 0x64
1a0029e0:	d001      	beq.n	1a0029e6 <_printf_i+0x42>
1a0029e2:	2969      	cmp	r1, #105	; 0x69
1a0029e4:	d1f6      	bne.n	1a0029d4 <_printf_i+0x30>
1a0029e6:	6820      	ldr	r0, [r4, #0]
1a0029e8:	6813      	ldr	r3, [r2, #0]
1a0029ea:	0605      	lsls	r5, r0, #24
1a0029ec:	f103 0104 	add.w	r1, r3, #4
1a0029f0:	d52a      	bpl.n	1a002a48 <_printf_i+0xa4>
1a0029f2:	681b      	ldr	r3, [r3, #0]
1a0029f4:	6011      	str	r1, [r2, #0]
1a0029f6:	2b00      	cmp	r3, #0
1a0029f8:	da03      	bge.n	1a002a02 <_printf_i+0x5e>
1a0029fa:	222d      	movs	r2, #45	; 0x2d
1a0029fc:	425b      	negs	r3, r3
1a0029fe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a002a02:	486f      	ldr	r0, [pc, #444]	; (1a002bc0 <_printf_i+0x21c>)
1a002a04:	220a      	movs	r2, #10
1a002a06:	e039      	b.n	1a002a7c <_printf_i+0xd8>
1a002a08:	2973      	cmp	r1, #115	; 0x73
1a002a0a:	f000 809d 	beq.w	1a002b48 <_printf_i+0x1a4>
1a002a0e:	d808      	bhi.n	1a002a22 <_printf_i+0x7e>
1a002a10:	296f      	cmp	r1, #111	; 0x6f
1a002a12:	d020      	beq.n	1a002a56 <_printf_i+0xb2>
1a002a14:	2970      	cmp	r1, #112	; 0x70
1a002a16:	d1dd      	bne.n	1a0029d4 <_printf_i+0x30>
1a002a18:	6823      	ldr	r3, [r4, #0]
1a002a1a:	f043 0320 	orr.w	r3, r3, #32
1a002a1e:	6023      	str	r3, [r4, #0]
1a002a20:	e003      	b.n	1a002a2a <_printf_i+0x86>
1a002a22:	2975      	cmp	r1, #117	; 0x75
1a002a24:	d017      	beq.n	1a002a56 <_printf_i+0xb2>
1a002a26:	2978      	cmp	r1, #120	; 0x78
1a002a28:	d1d4      	bne.n	1a0029d4 <_printf_i+0x30>
1a002a2a:	2378      	movs	r3, #120	; 0x78
1a002a2c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a002a30:	4864      	ldr	r0, [pc, #400]	; (1a002bc4 <_printf_i+0x220>)
1a002a32:	e055      	b.n	1a002ae0 <_printf_i+0x13c>
1a002a34:	6813      	ldr	r3, [r2, #0]
1a002a36:	1d19      	adds	r1, r3, #4
1a002a38:	681b      	ldr	r3, [r3, #0]
1a002a3a:	6011      	str	r1, [r2, #0]
1a002a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002a40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002a44:	2301      	movs	r3, #1
1a002a46:	e08c      	b.n	1a002b62 <_printf_i+0x1be>
1a002a48:	681b      	ldr	r3, [r3, #0]
1a002a4a:	6011      	str	r1, [r2, #0]
1a002a4c:	f010 0f40 	tst.w	r0, #64	; 0x40
1a002a50:	bf18      	it	ne
1a002a52:	b21b      	sxthne	r3, r3
1a002a54:	e7cf      	b.n	1a0029f6 <_printf_i+0x52>
1a002a56:	6813      	ldr	r3, [r2, #0]
1a002a58:	6825      	ldr	r5, [r4, #0]
1a002a5a:	1d18      	adds	r0, r3, #4
1a002a5c:	6010      	str	r0, [r2, #0]
1a002a5e:	0628      	lsls	r0, r5, #24
1a002a60:	d501      	bpl.n	1a002a66 <_printf_i+0xc2>
1a002a62:	681b      	ldr	r3, [r3, #0]
1a002a64:	e002      	b.n	1a002a6c <_printf_i+0xc8>
1a002a66:	0668      	lsls	r0, r5, #25
1a002a68:	d5fb      	bpl.n	1a002a62 <_printf_i+0xbe>
1a002a6a:	881b      	ldrh	r3, [r3, #0]
1a002a6c:	4854      	ldr	r0, [pc, #336]	; (1a002bc0 <_printf_i+0x21c>)
1a002a6e:	296f      	cmp	r1, #111	; 0x6f
1a002a70:	bf14      	ite	ne
1a002a72:	220a      	movne	r2, #10
1a002a74:	2208      	moveq	r2, #8
1a002a76:	2100      	movs	r1, #0
1a002a78:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a002a7c:	6865      	ldr	r5, [r4, #4]
1a002a7e:	60a5      	str	r5, [r4, #8]
1a002a80:	2d00      	cmp	r5, #0
1a002a82:	f2c0 8095 	blt.w	1a002bb0 <_printf_i+0x20c>
1a002a86:	6821      	ldr	r1, [r4, #0]
1a002a88:	f021 0104 	bic.w	r1, r1, #4
1a002a8c:	6021      	str	r1, [r4, #0]
1a002a8e:	2b00      	cmp	r3, #0
1a002a90:	d13d      	bne.n	1a002b0e <_printf_i+0x16a>
1a002a92:	2d00      	cmp	r5, #0
1a002a94:	f040 808e 	bne.w	1a002bb4 <_printf_i+0x210>
1a002a98:	4665      	mov	r5, ip
1a002a9a:	2a08      	cmp	r2, #8
1a002a9c:	d10b      	bne.n	1a002ab6 <_printf_i+0x112>
1a002a9e:	6823      	ldr	r3, [r4, #0]
1a002aa0:	07db      	lsls	r3, r3, #31
1a002aa2:	d508      	bpl.n	1a002ab6 <_printf_i+0x112>
1a002aa4:	6923      	ldr	r3, [r4, #16]
1a002aa6:	6862      	ldr	r2, [r4, #4]
1a002aa8:	429a      	cmp	r2, r3
1a002aaa:	bfde      	ittt	le
1a002aac:	2330      	movle	r3, #48	; 0x30
1a002aae:	f805 3c01 	strble.w	r3, [r5, #-1]
1a002ab2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a002ab6:	ebac 0305 	sub.w	r3, ip, r5
1a002aba:	6123      	str	r3, [r4, #16]
1a002abc:	f8cd 8000 	str.w	r8, [sp]
1a002ac0:	463b      	mov	r3, r7
1a002ac2:	aa03      	add	r2, sp, #12
1a002ac4:	4621      	mov	r1, r4
1a002ac6:	4630      	mov	r0, r6
1a002ac8:	f7ff fef6 	bl	1a0028b8 <_printf_common>
1a002acc:	3001      	adds	r0, #1
1a002ace:	d14d      	bne.n	1a002b6c <_printf_i+0x1c8>
1a002ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002ad4:	b005      	add	sp, #20
1a002ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a002ada:	4839      	ldr	r0, [pc, #228]	; (1a002bc0 <_printf_i+0x21c>)
1a002adc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a002ae0:	6813      	ldr	r3, [r2, #0]
1a002ae2:	6821      	ldr	r1, [r4, #0]
1a002ae4:	1d1d      	adds	r5, r3, #4
1a002ae6:	681b      	ldr	r3, [r3, #0]
1a002ae8:	6015      	str	r5, [r2, #0]
1a002aea:	060a      	lsls	r2, r1, #24
1a002aec:	d50b      	bpl.n	1a002b06 <_printf_i+0x162>
1a002aee:	07ca      	lsls	r2, r1, #31
1a002af0:	bf44      	itt	mi
1a002af2:	f041 0120 	orrmi.w	r1, r1, #32
1a002af6:	6021      	strmi	r1, [r4, #0]
1a002af8:	b91b      	cbnz	r3, 1a002b02 <_printf_i+0x15e>
1a002afa:	6822      	ldr	r2, [r4, #0]
1a002afc:	f022 0220 	bic.w	r2, r2, #32
1a002b00:	6022      	str	r2, [r4, #0]
1a002b02:	2210      	movs	r2, #16
1a002b04:	e7b7      	b.n	1a002a76 <_printf_i+0xd2>
1a002b06:	064d      	lsls	r5, r1, #25
1a002b08:	bf48      	it	mi
1a002b0a:	b29b      	uxthmi	r3, r3
1a002b0c:	e7ef      	b.n	1a002aee <_printf_i+0x14a>
1a002b0e:	4665      	mov	r5, ip
1a002b10:	fbb3 f1f2 	udiv	r1, r3, r2
1a002b14:	fb02 3311 	mls	r3, r2, r1, r3
1a002b18:	5cc3      	ldrb	r3, [r0, r3]
1a002b1a:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a002b1e:	460b      	mov	r3, r1
1a002b20:	2900      	cmp	r1, #0
1a002b22:	d1f5      	bne.n	1a002b10 <_printf_i+0x16c>
1a002b24:	e7b9      	b.n	1a002a9a <_printf_i+0xf6>
1a002b26:	6813      	ldr	r3, [r2, #0]
1a002b28:	6825      	ldr	r5, [r4, #0]
1a002b2a:	6961      	ldr	r1, [r4, #20]
1a002b2c:	1d18      	adds	r0, r3, #4
1a002b2e:	6010      	str	r0, [r2, #0]
1a002b30:	0628      	lsls	r0, r5, #24
1a002b32:	681b      	ldr	r3, [r3, #0]
1a002b34:	d501      	bpl.n	1a002b3a <_printf_i+0x196>
1a002b36:	6019      	str	r1, [r3, #0]
1a002b38:	e002      	b.n	1a002b40 <_printf_i+0x19c>
1a002b3a:	066a      	lsls	r2, r5, #25
1a002b3c:	d5fb      	bpl.n	1a002b36 <_printf_i+0x192>
1a002b3e:	8019      	strh	r1, [r3, #0]
1a002b40:	2300      	movs	r3, #0
1a002b42:	6123      	str	r3, [r4, #16]
1a002b44:	4665      	mov	r5, ip
1a002b46:	e7b9      	b.n	1a002abc <_printf_i+0x118>
1a002b48:	6813      	ldr	r3, [r2, #0]
1a002b4a:	1d19      	adds	r1, r3, #4
1a002b4c:	6011      	str	r1, [r2, #0]
1a002b4e:	681d      	ldr	r5, [r3, #0]
1a002b50:	6862      	ldr	r2, [r4, #4]
1a002b52:	2100      	movs	r1, #0
1a002b54:	4628      	mov	r0, r5
1a002b56:	f000 fdfb 	bl	1a003750 <memchr>
1a002b5a:	b108      	cbz	r0, 1a002b60 <_printf_i+0x1bc>
1a002b5c:	1b40      	subs	r0, r0, r5
1a002b5e:	6060      	str	r0, [r4, #4]
1a002b60:	6863      	ldr	r3, [r4, #4]
1a002b62:	6123      	str	r3, [r4, #16]
1a002b64:	2300      	movs	r3, #0
1a002b66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002b6a:	e7a7      	b.n	1a002abc <_printf_i+0x118>
1a002b6c:	6923      	ldr	r3, [r4, #16]
1a002b6e:	462a      	mov	r2, r5
1a002b70:	4639      	mov	r1, r7
1a002b72:	4630      	mov	r0, r6
1a002b74:	47c0      	blx	r8
1a002b76:	3001      	adds	r0, #1
1a002b78:	d0aa      	beq.n	1a002ad0 <_printf_i+0x12c>
1a002b7a:	6823      	ldr	r3, [r4, #0]
1a002b7c:	079b      	lsls	r3, r3, #30
1a002b7e:	d413      	bmi.n	1a002ba8 <_printf_i+0x204>
1a002b80:	68e0      	ldr	r0, [r4, #12]
1a002b82:	9b03      	ldr	r3, [sp, #12]
1a002b84:	4298      	cmp	r0, r3
1a002b86:	bfb8      	it	lt
1a002b88:	4618      	movlt	r0, r3
1a002b8a:	e7a3      	b.n	1a002ad4 <_printf_i+0x130>
1a002b8c:	2301      	movs	r3, #1
1a002b8e:	464a      	mov	r2, r9
1a002b90:	4639      	mov	r1, r7
1a002b92:	4630      	mov	r0, r6
1a002b94:	47c0      	blx	r8
1a002b96:	3001      	adds	r0, #1
1a002b98:	d09a      	beq.n	1a002ad0 <_printf_i+0x12c>
1a002b9a:	3501      	adds	r5, #1
1a002b9c:	68e3      	ldr	r3, [r4, #12]
1a002b9e:	9a03      	ldr	r2, [sp, #12]
1a002ba0:	1a9b      	subs	r3, r3, r2
1a002ba2:	42ab      	cmp	r3, r5
1a002ba4:	dcf2      	bgt.n	1a002b8c <_printf_i+0x1e8>
1a002ba6:	e7eb      	b.n	1a002b80 <_printf_i+0x1dc>
1a002ba8:	2500      	movs	r5, #0
1a002baa:	f104 0919 	add.w	r9, r4, #25
1a002bae:	e7f5      	b.n	1a002b9c <_printf_i+0x1f8>
1a002bb0:	2b00      	cmp	r3, #0
1a002bb2:	d1ac      	bne.n	1a002b0e <_printf_i+0x16a>
1a002bb4:	7803      	ldrb	r3, [r0, #0]
1a002bb6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002bba:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002bbe:	e76c      	b.n	1a002a9a <_printf_i+0xf6>
1a002bc0:	1a003c3d 	.word	0x1a003c3d
1a002bc4:	1a003c4e 	.word	0x1a003c4e

1a002bc8 <__svfiscanf_r>:
1a002bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002bcc:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
1a002bd0:	460c      	mov	r4, r1
1a002bd2:	2100      	movs	r1, #0
1a002bd4:	9144      	str	r1, [sp, #272]	; 0x110
1a002bd6:	9145      	str	r1, [sp, #276]	; 0x114
1a002bd8:	499f      	ldr	r1, [pc, #636]	; (1a002e58 <__svfiscanf_r+0x290>)
1a002bda:	91a0      	str	r1, [sp, #640]	; 0x280
1a002bdc:	f10d 0804 	add.w	r8, sp, #4
1a002be0:	499e      	ldr	r1, [pc, #632]	; (1a002e5c <__svfiscanf_r+0x294>)
1a002be2:	f8df 927c 	ldr.w	r9, [pc, #636]	; 1a002e60 <__svfiscanf_r+0x298>
1a002be6:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
1a002bea:	4606      	mov	r6, r0
1a002bec:	4692      	mov	sl, r2
1a002bee:	91a1      	str	r1, [sp, #644]	; 0x284
1a002bf0:	9300      	str	r3, [sp, #0]
1a002bf2:	270a      	movs	r7, #10
1a002bf4:	f89a 3000 	ldrb.w	r3, [sl]
1a002bf8:	2b00      	cmp	r3, #0
1a002bfa:	f000 812a 	beq.w	1a002e52 <__svfiscanf_r+0x28a>
1a002bfe:	4655      	mov	r5, sl
1a002c00:	f000 fd86 	bl	1a003710 <__locale_ctype_ptr>
1a002c04:	f815 bb01 	ldrb.w	fp, [r5], #1
1a002c08:	4458      	add	r0, fp
1a002c0a:	7843      	ldrb	r3, [r0, #1]
1a002c0c:	f013 0308 	ands.w	r3, r3, #8
1a002c10:	d01c      	beq.n	1a002c4c <__svfiscanf_r+0x84>
1a002c12:	6863      	ldr	r3, [r4, #4]
1a002c14:	2b00      	cmp	r3, #0
1a002c16:	dd12      	ble.n	1a002c3e <__svfiscanf_r+0x76>
1a002c18:	f000 fd7a 	bl	1a003710 <__locale_ctype_ptr>
1a002c1c:	6823      	ldr	r3, [r4, #0]
1a002c1e:	781a      	ldrb	r2, [r3, #0]
1a002c20:	4410      	add	r0, r2
1a002c22:	7842      	ldrb	r2, [r0, #1]
1a002c24:	0712      	lsls	r2, r2, #28
1a002c26:	d401      	bmi.n	1a002c2c <__svfiscanf_r+0x64>
1a002c28:	46aa      	mov	sl, r5
1a002c2a:	e7e3      	b.n	1a002bf4 <__svfiscanf_r+0x2c>
1a002c2c:	9a45      	ldr	r2, [sp, #276]	; 0x114
1a002c2e:	3201      	adds	r2, #1
1a002c30:	9245      	str	r2, [sp, #276]	; 0x114
1a002c32:	6862      	ldr	r2, [r4, #4]
1a002c34:	3301      	adds	r3, #1
1a002c36:	3a01      	subs	r2, #1
1a002c38:	6062      	str	r2, [r4, #4]
1a002c3a:	6023      	str	r3, [r4, #0]
1a002c3c:	e7e9      	b.n	1a002c12 <__svfiscanf_r+0x4a>
1a002c3e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
1a002c40:	4621      	mov	r1, r4
1a002c42:	4630      	mov	r0, r6
1a002c44:	4798      	blx	r3
1a002c46:	2800      	cmp	r0, #0
1a002c48:	d0e6      	beq.n	1a002c18 <__svfiscanf_r+0x50>
1a002c4a:	e7ed      	b.n	1a002c28 <__svfiscanf_r+0x60>
1a002c4c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
1a002c50:	f040 8082 	bne.w	1a002d58 <__svfiscanf_r+0x190>
1a002c54:	9343      	str	r3, [sp, #268]	; 0x10c
1a002c56:	9341      	str	r3, [sp, #260]	; 0x104
1a002c58:	f89a 3001 	ldrb.w	r3, [sl, #1]
1a002c5c:	2b2a      	cmp	r3, #42	; 0x2a
1a002c5e:	d103      	bne.n	1a002c68 <__svfiscanf_r+0xa0>
1a002c60:	2310      	movs	r3, #16
1a002c62:	9341      	str	r3, [sp, #260]	; 0x104
1a002c64:	f10a 0502 	add.w	r5, sl, #2
1a002c68:	46aa      	mov	sl, r5
1a002c6a:	f815 1b01 	ldrb.w	r1, [r5], #1
1a002c6e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a002c72:	2a09      	cmp	r2, #9
1a002c74:	d922      	bls.n	1a002cbc <__svfiscanf_r+0xf4>
1a002c76:	2203      	movs	r2, #3
1a002c78:	4879      	ldr	r0, [pc, #484]	; (1a002e60 <__svfiscanf_r+0x298>)
1a002c7a:	f000 fd69 	bl	1a003750 <memchr>
1a002c7e:	b138      	cbz	r0, 1a002c90 <__svfiscanf_r+0xc8>
1a002c80:	eba0 0309 	sub.w	r3, r0, r9
1a002c84:	2001      	movs	r0, #1
1a002c86:	4098      	lsls	r0, r3
1a002c88:	9b41      	ldr	r3, [sp, #260]	; 0x104
1a002c8a:	4318      	orrs	r0, r3
1a002c8c:	9041      	str	r0, [sp, #260]	; 0x104
1a002c8e:	46aa      	mov	sl, r5
1a002c90:	f89a 3000 	ldrb.w	r3, [sl]
1a002c94:	2b67      	cmp	r3, #103	; 0x67
1a002c96:	f10a 0501 	add.w	r5, sl, #1
1a002c9a:	d82b      	bhi.n	1a002cf4 <__svfiscanf_r+0x12c>
1a002c9c:	2b65      	cmp	r3, #101	; 0x65
1a002c9e:	f080 809f 	bcs.w	1a002de0 <__svfiscanf_r+0x218>
1a002ca2:	2b47      	cmp	r3, #71	; 0x47
1a002ca4:	d810      	bhi.n	1a002cc8 <__svfiscanf_r+0x100>
1a002ca6:	2b45      	cmp	r3, #69	; 0x45
1a002ca8:	f080 809a 	bcs.w	1a002de0 <__svfiscanf_r+0x218>
1a002cac:	2b00      	cmp	r3, #0
1a002cae:	d06c      	beq.n	1a002d8a <__svfiscanf_r+0x1c2>
1a002cb0:	2b25      	cmp	r3, #37	; 0x25
1a002cb2:	d051      	beq.n	1a002d58 <__svfiscanf_r+0x190>
1a002cb4:	2303      	movs	r3, #3
1a002cb6:	9347      	str	r3, [sp, #284]	; 0x11c
1a002cb8:	9742      	str	r7, [sp, #264]	; 0x108
1a002cba:	e027      	b.n	1a002d0c <__svfiscanf_r+0x144>
1a002cbc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
1a002cbe:	fb07 1303 	mla	r3, r7, r3, r1
1a002cc2:	3b30      	subs	r3, #48	; 0x30
1a002cc4:	9343      	str	r3, [sp, #268]	; 0x10c
1a002cc6:	e7cf      	b.n	1a002c68 <__svfiscanf_r+0xa0>
1a002cc8:	2b5b      	cmp	r3, #91	; 0x5b
1a002cca:	d06a      	beq.n	1a002da2 <__svfiscanf_r+0x1da>
1a002ccc:	d80c      	bhi.n	1a002ce8 <__svfiscanf_r+0x120>
1a002cce:	2b58      	cmp	r3, #88	; 0x58
1a002cd0:	d1f0      	bne.n	1a002cb4 <__svfiscanf_r+0xec>
1a002cd2:	9a41      	ldr	r2, [sp, #260]	; 0x104
1a002cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
1a002cd8:	9241      	str	r2, [sp, #260]	; 0x104
1a002cda:	2210      	movs	r2, #16
1a002cdc:	9242      	str	r2, [sp, #264]	; 0x108
1a002cde:	2b6e      	cmp	r3, #110	; 0x6e
1a002ce0:	bf8c      	ite	hi
1a002ce2:	2304      	movhi	r3, #4
1a002ce4:	2303      	movls	r3, #3
1a002ce6:	e010      	b.n	1a002d0a <__svfiscanf_r+0x142>
1a002ce8:	2b63      	cmp	r3, #99	; 0x63
1a002cea:	d065      	beq.n	1a002db8 <__svfiscanf_r+0x1f0>
1a002cec:	2b64      	cmp	r3, #100	; 0x64
1a002cee:	d1e1      	bne.n	1a002cb4 <__svfiscanf_r+0xec>
1a002cf0:	9742      	str	r7, [sp, #264]	; 0x108
1a002cf2:	e7f4      	b.n	1a002cde <__svfiscanf_r+0x116>
1a002cf4:	2b70      	cmp	r3, #112	; 0x70
1a002cf6:	d04b      	beq.n	1a002d90 <__svfiscanf_r+0x1c8>
1a002cf8:	d826      	bhi.n	1a002d48 <__svfiscanf_r+0x180>
1a002cfa:	2b6e      	cmp	r3, #110	; 0x6e
1a002cfc:	d062      	beq.n	1a002dc4 <__svfiscanf_r+0x1fc>
1a002cfe:	d84c      	bhi.n	1a002d9a <__svfiscanf_r+0x1d2>
1a002d00:	2b69      	cmp	r3, #105	; 0x69
1a002d02:	d1d7      	bne.n	1a002cb4 <__svfiscanf_r+0xec>
1a002d04:	2300      	movs	r3, #0
1a002d06:	9342      	str	r3, [sp, #264]	; 0x108
1a002d08:	2303      	movs	r3, #3
1a002d0a:	9347      	str	r3, [sp, #284]	; 0x11c
1a002d0c:	6863      	ldr	r3, [r4, #4]
1a002d0e:	2b00      	cmp	r3, #0
1a002d10:	dd68      	ble.n	1a002de4 <__svfiscanf_r+0x21c>
1a002d12:	9b41      	ldr	r3, [sp, #260]	; 0x104
1a002d14:	0659      	lsls	r1, r3, #25
1a002d16:	d407      	bmi.n	1a002d28 <__svfiscanf_r+0x160>
1a002d18:	f000 fcfa 	bl	1a003710 <__locale_ctype_ptr>
1a002d1c:	6823      	ldr	r3, [r4, #0]
1a002d1e:	781a      	ldrb	r2, [r3, #0]
1a002d20:	4410      	add	r0, r2
1a002d22:	7842      	ldrb	r2, [r0, #1]
1a002d24:	0712      	lsls	r2, r2, #28
1a002d26:	d464      	bmi.n	1a002df2 <__svfiscanf_r+0x22a>
1a002d28:	9b47      	ldr	r3, [sp, #284]	; 0x11c
1a002d2a:	2b02      	cmp	r3, #2
1a002d2c:	dc73      	bgt.n	1a002e16 <__svfiscanf_r+0x24e>
1a002d2e:	466b      	mov	r3, sp
1a002d30:	4622      	mov	r2, r4
1a002d32:	a941      	add	r1, sp, #260	; 0x104
1a002d34:	4630      	mov	r0, r6
1a002d36:	f000 f8bf 	bl	1a002eb8 <_scanf_chars>
1a002d3a:	2801      	cmp	r0, #1
1a002d3c:	f000 8089 	beq.w	1a002e52 <__svfiscanf_r+0x28a>
1a002d40:	2802      	cmp	r0, #2
1a002d42:	f47f af71 	bne.w	1a002c28 <__svfiscanf_r+0x60>
1a002d46:	e01d      	b.n	1a002d84 <__svfiscanf_r+0x1bc>
1a002d48:	2b75      	cmp	r3, #117	; 0x75
1a002d4a:	d0d1      	beq.n	1a002cf0 <__svfiscanf_r+0x128>
1a002d4c:	2b78      	cmp	r3, #120	; 0x78
1a002d4e:	d0c0      	beq.n	1a002cd2 <__svfiscanf_r+0x10a>
1a002d50:	2b73      	cmp	r3, #115	; 0x73
1a002d52:	d1af      	bne.n	1a002cb4 <__svfiscanf_r+0xec>
1a002d54:	2302      	movs	r3, #2
1a002d56:	e7d8      	b.n	1a002d0a <__svfiscanf_r+0x142>
1a002d58:	6863      	ldr	r3, [r4, #4]
1a002d5a:	2b00      	cmp	r3, #0
1a002d5c:	dd0c      	ble.n	1a002d78 <__svfiscanf_r+0x1b0>
1a002d5e:	6823      	ldr	r3, [r4, #0]
1a002d60:	781a      	ldrb	r2, [r3, #0]
1a002d62:	455a      	cmp	r2, fp
1a002d64:	d175      	bne.n	1a002e52 <__svfiscanf_r+0x28a>
1a002d66:	3301      	adds	r3, #1
1a002d68:	6862      	ldr	r2, [r4, #4]
1a002d6a:	6023      	str	r3, [r4, #0]
1a002d6c:	9b45      	ldr	r3, [sp, #276]	; 0x114
1a002d6e:	3a01      	subs	r2, #1
1a002d70:	3301      	adds	r3, #1
1a002d72:	6062      	str	r2, [r4, #4]
1a002d74:	9345      	str	r3, [sp, #276]	; 0x114
1a002d76:	e757      	b.n	1a002c28 <__svfiscanf_r+0x60>
1a002d78:	9ba1      	ldr	r3, [sp, #644]	; 0x284
1a002d7a:	4621      	mov	r1, r4
1a002d7c:	4630      	mov	r0, r6
1a002d7e:	4798      	blx	r3
1a002d80:	2800      	cmp	r0, #0
1a002d82:	d0ec      	beq.n	1a002d5e <__svfiscanf_r+0x196>
1a002d84:	9844      	ldr	r0, [sp, #272]	; 0x110
1a002d86:	2800      	cmp	r0, #0
1a002d88:	d159      	bne.n	1a002e3e <__svfiscanf_r+0x276>
1a002d8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002d8e:	e05c      	b.n	1a002e4a <__svfiscanf_r+0x282>
1a002d90:	9a41      	ldr	r2, [sp, #260]	; 0x104
1a002d92:	f042 0220 	orr.w	r2, r2, #32
1a002d96:	9241      	str	r2, [sp, #260]	; 0x104
1a002d98:	e79b      	b.n	1a002cd2 <__svfiscanf_r+0x10a>
1a002d9a:	2308      	movs	r3, #8
1a002d9c:	9342      	str	r3, [sp, #264]	; 0x108
1a002d9e:	2304      	movs	r3, #4
1a002da0:	e7b3      	b.n	1a002d0a <__svfiscanf_r+0x142>
1a002da2:	4629      	mov	r1, r5
1a002da4:	4640      	mov	r0, r8
1a002da6:	f000 fa75 	bl	1a003294 <__sccl>
1a002daa:	9b41      	ldr	r3, [sp, #260]	; 0x104
1a002dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002db0:	9341      	str	r3, [sp, #260]	; 0x104
1a002db2:	4605      	mov	r5, r0
1a002db4:	2301      	movs	r3, #1
1a002db6:	e7a8      	b.n	1a002d0a <__svfiscanf_r+0x142>
1a002db8:	9b41      	ldr	r3, [sp, #260]	; 0x104
1a002dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002dbe:	9341      	str	r3, [sp, #260]	; 0x104
1a002dc0:	2300      	movs	r3, #0
1a002dc2:	e7a2      	b.n	1a002d0a <__svfiscanf_r+0x142>
1a002dc4:	9841      	ldr	r0, [sp, #260]	; 0x104
1a002dc6:	06c3      	lsls	r3, r0, #27
1a002dc8:	f53f af2e 	bmi.w	1a002c28 <__svfiscanf_r+0x60>
1a002dcc:	9b00      	ldr	r3, [sp, #0]
1a002dce:	9a45      	ldr	r2, [sp, #276]	; 0x114
1a002dd0:	1d19      	adds	r1, r3, #4
1a002dd2:	9100      	str	r1, [sp, #0]
1a002dd4:	681b      	ldr	r3, [r3, #0]
1a002dd6:	07c0      	lsls	r0, r0, #31
1a002dd8:	bf4c      	ite	mi
1a002dda:	801a      	strhmi	r2, [r3, #0]
1a002ddc:	601a      	strpl	r2, [r3, #0]
1a002dde:	e723      	b.n	1a002c28 <__svfiscanf_r+0x60>
1a002de0:	2305      	movs	r3, #5
1a002de2:	e792      	b.n	1a002d0a <__svfiscanf_r+0x142>
1a002de4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
1a002de6:	4621      	mov	r1, r4
1a002de8:	4630      	mov	r0, r6
1a002dea:	4798      	blx	r3
1a002dec:	2800      	cmp	r0, #0
1a002dee:	d090      	beq.n	1a002d12 <__svfiscanf_r+0x14a>
1a002df0:	e7c8      	b.n	1a002d84 <__svfiscanf_r+0x1bc>
1a002df2:	9a45      	ldr	r2, [sp, #276]	; 0x114
1a002df4:	3201      	adds	r2, #1
1a002df6:	9245      	str	r2, [sp, #276]	; 0x114
1a002df8:	6862      	ldr	r2, [r4, #4]
1a002dfa:	3a01      	subs	r2, #1
1a002dfc:	2a00      	cmp	r2, #0
1a002dfe:	6062      	str	r2, [r4, #4]
1a002e00:	dd02      	ble.n	1a002e08 <__svfiscanf_r+0x240>
1a002e02:	3301      	adds	r3, #1
1a002e04:	6023      	str	r3, [r4, #0]
1a002e06:	e787      	b.n	1a002d18 <__svfiscanf_r+0x150>
1a002e08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
1a002e0a:	4621      	mov	r1, r4
1a002e0c:	4630      	mov	r0, r6
1a002e0e:	4798      	blx	r3
1a002e10:	2800      	cmp	r0, #0
1a002e12:	d081      	beq.n	1a002d18 <__svfiscanf_r+0x150>
1a002e14:	e7b6      	b.n	1a002d84 <__svfiscanf_r+0x1bc>
1a002e16:	2b04      	cmp	r3, #4
1a002e18:	dc06      	bgt.n	1a002e28 <__svfiscanf_r+0x260>
1a002e1a:	466b      	mov	r3, sp
1a002e1c:	4622      	mov	r2, r4
1a002e1e:	a941      	add	r1, sp, #260	; 0x104
1a002e20:	4630      	mov	r0, r6
1a002e22:	f000 f8ad 	bl	1a002f80 <_scanf_i>
1a002e26:	e788      	b.n	1a002d3a <__svfiscanf_r+0x172>
1a002e28:	4b0e      	ldr	r3, [pc, #56]	; (1a002e64 <__svfiscanf_r+0x29c>)
1a002e2a:	2b00      	cmp	r3, #0
1a002e2c:	f43f aefc 	beq.w	1a002c28 <__svfiscanf_r+0x60>
1a002e30:	466b      	mov	r3, sp
1a002e32:	4622      	mov	r2, r4
1a002e34:	a941      	add	r1, sp, #260	; 0x104
1a002e36:	4630      	mov	r0, r6
1a002e38:	f3af 8000 	nop.w
1a002e3c:	e77d      	b.n	1a002d3a <__svfiscanf_r+0x172>
1a002e3e:	89a3      	ldrh	r3, [r4, #12]
1a002e40:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002e44:	bf18      	it	ne
1a002e46:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a002e4a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
1a002e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002e52:	9844      	ldr	r0, [sp, #272]	; 0x110
1a002e54:	e7f9      	b.n	1a002e4a <__svfiscanf_r+0x282>
1a002e56:	bf00      	nop
1a002e58:	1a003625 	.word	0x1a003625
1a002e5c:	1a00317d 	.word	0x1a00317d
1a002e60:	1a003c32 	.word	0x1a003c32
1a002e64:	00000000 	.word	0x00000000

1a002e68 <_vfiscanf_r>:
1a002e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002e6c:	460c      	mov	r4, r1
1a002e6e:	4616      	mov	r6, r2
1a002e70:	461f      	mov	r7, r3
1a002e72:	4605      	mov	r5, r0
1a002e74:	b118      	cbz	r0, 1a002e7e <_vfiscanf_r+0x16>
1a002e76:	6983      	ldr	r3, [r0, #24]
1a002e78:	b90b      	cbnz	r3, 1a002e7e <_vfiscanf_r+0x16>
1a002e7a:	f7ff fa2b 	bl	1a0022d4 <__sinit>
1a002e7e:	4b0b      	ldr	r3, [pc, #44]	; (1a002eac <_vfiscanf_r+0x44>)
1a002e80:	429c      	cmp	r4, r3
1a002e82:	d108      	bne.n	1a002e96 <_vfiscanf_r+0x2e>
1a002e84:	686c      	ldr	r4, [r5, #4]
1a002e86:	463b      	mov	r3, r7
1a002e88:	4632      	mov	r2, r6
1a002e8a:	4621      	mov	r1, r4
1a002e8c:	4628      	mov	r0, r5
1a002e8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002e92:	f7ff be99 	b.w	1a002bc8 <__svfiscanf_r>
1a002e96:	4b06      	ldr	r3, [pc, #24]	; (1a002eb0 <_vfiscanf_r+0x48>)
1a002e98:	429c      	cmp	r4, r3
1a002e9a:	d101      	bne.n	1a002ea0 <_vfiscanf_r+0x38>
1a002e9c:	68ac      	ldr	r4, [r5, #8]
1a002e9e:	e7f2      	b.n	1a002e86 <_vfiscanf_r+0x1e>
1a002ea0:	4b04      	ldr	r3, [pc, #16]	; (1a002eb4 <_vfiscanf_r+0x4c>)
1a002ea2:	429c      	cmp	r4, r3
1a002ea4:	bf08      	it	eq
1a002ea6:	68ec      	ldreq	r4, [r5, #12]
1a002ea8:	e7ed      	b.n	1a002e86 <_vfiscanf_r+0x1e>
1a002eaa:	bf00      	nop
1a002eac:	1a003be8 	.word	0x1a003be8
1a002eb0:	1a003c08 	.word	0x1a003c08
1a002eb4:	1a003bc8 	.word	0x1a003bc8

1a002eb8 <_scanf_chars>:
1a002eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002ebc:	4615      	mov	r5, r2
1a002ebe:	688a      	ldr	r2, [r1, #8]
1a002ec0:	4680      	mov	r8, r0
1a002ec2:	460c      	mov	r4, r1
1a002ec4:	b932      	cbnz	r2, 1a002ed4 <_scanf_chars+0x1c>
1a002ec6:	698a      	ldr	r2, [r1, #24]
1a002ec8:	2a00      	cmp	r2, #0
1a002eca:	bf14      	ite	ne
1a002ecc:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
1a002ed0:	2201      	moveq	r2, #1
1a002ed2:	608a      	str	r2, [r1, #8]
1a002ed4:	6822      	ldr	r2, [r4, #0]
1a002ed6:	06d1      	lsls	r1, r2, #27
1a002ed8:	bf5f      	itttt	pl
1a002eda:	681a      	ldrpl	r2, [r3, #0]
1a002edc:	1d11      	addpl	r1, r2, #4
1a002ede:	6019      	strpl	r1, [r3, #0]
1a002ee0:	6817      	ldrpl	r7, [r2, #0]
1a002ee2:	2600      	movs	r6, #0
1a002ee4:	69a3      	ldr	r3, [r4, #24]
1a002ee6:	b1db      	cbz	r3, 1a002f20 <_scanf_chars+0x68>
1a002ee8:	2b01      	cmp	r3, #1
1a002eea:	d107      	bne.n	1a002efc <_scanf_chars+0x44>
1a002eec:	682b      	ldr	r3, [r5, #0]
1a002eee:	6962      	ldr	r2, [r4, #20]
1a002ef0:	781b      	ldrb	r3, [r3, #0]
1a002ef2:	5cd3      	ldrb	r3, [r2, r3]
1a002ef4:	b9a3      	cbnz	r3, 1a002f20 <_scanf_chars+0x68>
1a002ef6:	2e00      	cmp	r6, #0
1a002ef8:	d132      	bne.n	1a002f60 <_scanf_chars+0xa8>
1a002efa:	e006      	b.n	1a002f0a <_scanf_chars+0x52>
1a002efc:	2b02      	cmp	r3, #2
1a002efe:	d007      	beq.n	1a002f10 <_scanf_chars+0x58>
1a002f00:	2e00      	cmp	r6, #0
1a002f02:	d12d      	bne.n	1a002f60 <_scanf_chars+0xa8>
1a002f04:	69a3      	ldr	r3, [r4, #24]
1a002f06:	2b01      	cmp	r3, #1
1a002f08:	d12a      	bne.n	1a002f60 <_scanf_chars+0xa8>
1a002f0a:	2001      	movs	r0, #1
1a002f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002f10:	f000 fbfe 	bl	1a003710 <__locale_ctype_ptr>
1a002f14:	682b      	ldr	r3, [r5, #0]
1a002f16:	781b      	ldrb	r3, [r3, #0]
1a002f18:	4418      	add	r0, r3
1a002f1a:	7843      	ldrb	r3, [r0, #1]
1a002f1c:	071b      	lsls	r3, r3, #28
1a002f1e:	d4ef      	bmi.n	1a002f00 <_scanf_chars+0x48>
1a002f20:	6823      	ldr	r3, [r4, #0]
1a002f22:	06da      	lsls	r2, r3, #27
1a002f24:	bf5e      	ittt	pl
1a002f26:	682b      	ldrpl	r3, [r5, #0]
1a002f28:	781b      	ldrbpl	r3, [r3, #0]
1a002f2a:	703b      	strbpl	r3, [r7, #0]
1a002f2c:	682a      	ldr	r2, [r5, #0]
1a002f2e:	686b      	ldr	r3, [r5, #4]
1a002f30:	f102 0201 	add.w	r2, r2, #1
1a002f34:	602a      	str	r2, [r5, #0]
1a002f36:	68a2      	ldr	r2, [r4, #8]
1a002f38:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
1a002f3c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
1a002f40:	606b      	str	r3, [r5, #4]
1a002f42:	f106 0601 	add.w	r6, r6, #1
1a002f46:	bf58      	it	pl
1a002f48:	3701      	addpl	r7, #1
1a002f4a:	60a2      	str	r2, [r4, #8]
1a002f4c:	b142      	cbz	r2, 1a002f60 <_scanf_chars+0xa8>
1a002f4e:	2b00      	cmp	r3, #0
1a002f50:	dcc8      	bgt.n	1a002ee4 <_scanf_chars+0x2c>
1a002f52:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
1a002f56:	4629      	mov	r1, r5
1a002f58:	4640      	mov	r0, r8
1a002f5a:	4798      	blx	r3
1a002f5c:	2800      	cmp	r0, #0
1a002f5e:	d0c1      	beq.n	1a002ee4 <_scanf_chars+0x2c>
1a002f60:	6823      	ldr	r3, [r4, #0]
1a002f62:	f013 0310 	ands.w	r3, r3, #16
1a002f66:	d105      	bne.n	1a002f74 <_scanf_chars+0xbc>
1a002f68:	68e2      	ldr	r2, [r4, #12]
1a002f6a:	3201      	adds	r2, #1
1a002f6c:	60e2      	str	r2, [r4, #12]
1a002f6e:	69a2      	ldr	r2, [r4, #24]
1a002f70:	b102      	cbz	r2, 1a002f74 <_scanf_chars+0xbc>
1a002f72:	703b      	strb	r3, [r7, #0]
1a002f74:	6923      	ldr	r3, [r4, #16]
1a002f76:	441e      	add	r6, r3
1a002f78:	6126      	str	r6, [r4, #16]
1a002f7a:	2000      	movs	r0, #0
1a002f7c:	e7c6      	b.n	1a002f0c <_scanf_chars+0x54>
1a002f7e:	Address 0x000000001a002f7e is out of bounds.


1a002f80 <_scanf_i>:
1a002f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002f84:	469a      	mov	sl, r3
1a002f86:	4b74      	ldr	r3, [pc, #464]	; (1a003158 <_scanf_i+0x1d8>)
1a002f88:	460c      	mov	r4, r1
1a002f8a:	4683      	mov	fp, r0
1a002f8c:	4616      	mov	r6, r2
1a002f8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
1a002f92:	b087      	sub	sp, #28
1a002f94:	ab03      	add	r3, sp, #12
1a002f96:	68a7      	ldr	r7, [r4, #8]
1a002f98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
1a002f9c:	4b6f      	ldr	r3, [pc, #444]	; (1a00315c <_scanf_i+0x1dc>)
1a002f9e:	69a1      	ldr	r1, [r4, #24]
1a002fa0:	4a6f      	ldr	r2, [pc, #444]	; (1a003160 <_scanf_i+0x1e0>)
1a002fa2:	2903      	cmp	r1, #3
1a002fa4:	bf08      	it	eq
1a002fa6:	461a      	moveq	r2, r3
1a002fa8:	1e7b      	subs	r3, r7, #1
1a002faa:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
1a002fae:	bf84      	itt	hi
1a002fb0:	f240 135d 	movwhi	r3, #349	; 0x15d
1a002fb4:	60a3      	strhi	r3, [r4, #8]
1a002fb6:	6823      	ldr	r3, [r4, #0]
1a002fb8:	9200      	str	r2, [sp, #0]
1a002fba:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
1a002fbe:	bf88      	it	hi
1a002fc0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
1a002fc4:	f104 091c 	add.w	r9, r4, #28
1a002fc8:	6023      	str	r3, [r4, #0]
1a002fca:	bf8c      	ite	hi
1a002fcc:	197f      	addhi	r7, r7, r5
1a002fce:	2700      	movls	r7, #0
1a002fd0:	464b      	mov	r3, r9
1a002fd2:	f04f 0800 	mov.w	r8, #0
1a002fd6:	9301      	str	r3, [sp, #4]
1a002fd8:	6831      	ldr	r1, [r6, #0]
1a002fda:	ab03      	add	r3, sp, #12
1a002fdc:	2202      	movs	r2, #2
1a002fde:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
1a002fe2:	7809      	ldrb	r1, [r1, #0]
1a002fe4:	f000 fbb4 	bl	1a003750 <memchr>
1a002fe8:	9b01      	ldr	r3, [sp, #4]
1a002fea:	b330      	cbz	r0, 1a00303a <_scanf_i+0xba>
1a002fec:	f1b8 0f01 	cmp.w	r8, #1
1a002ff0:	d15a      	bne.n	1a0030a8 <_scanf_i+0x128>
1a002ff2:	6862      	ldr	r2, [r4, #4]
1a002ff4:	b92a      	cbnz	r2, 1a003002 <_scanf_i+0x82>
1a002ff6:	6822      	ldr	r2, [r4, #0]
1a002ff8:	2108      	movs	r1, #8
1a002ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
1a002ffe:	6061      	str	r1, [r4, #4]
1a003000:	6022      	str	r2, [r4, #0]
1a003002:	6822      	ldr	r2, [r4, #0]
1a003004:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
1a003008:	6022      	str	r2, [r4, #0]
1a00300a:	68a2      	ldr	r2, [r4, #8]
1a00300c:	1e51      	subs	r1, r2, #1
1a00300e:	60a1      	str	r1, [r4, #8]
1a003010:	b19a      	cbz	r2, 1a00303a <_scanf_i+0xba>
1a003012:	6832      	ldr	r2, [r6, #0]
1a003014:	1c51      	adds	r1, r2, #1
1a003016:	6031      	str	r1, [r6, #0]
1a003018:	7812      	ldrb	r2, [r2, #0]
1a00301a:	701a      	strb	r2, [r3, #0]
1a00301c:	1c5d      	adds	r5, r3, #1
1a00301e:	6873      	ldr	r3, [r6, #4]
1a003020:	3b01      	subs	r3, #1
1a003022:	2b00      	cmp	r3, #0
1a003024:	6073      	str	r3, [r6, #4]
1a003026:	dc07      	bgt.n	1a003038 <_scanf_i+0xb8>
1a003028:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
1a00302c:	4631      	mov	r1, r6
1a00302e:	4658      	mov	r0, fp
1a003030:	4798      	blx	r3
1a003032:	2800      	cmp	r0, #0
1a003034:	f040 8086 	bne.w	1a003144 <_scanf_i+0x1c4>
1a003038:	462b      	mov	r3, r5
1a00303a:	f108 0801 	add.w	r8, r8, #1
1a00303e:	f1b8 0f03 	cmp.w	r8, #3
1a003042:	d1c8      	bne.n	1a002fd6 <_scanf_i+0x56>
1a003044:	6862      	ldr	r2, [r4, #4]
1a003046:	b90a      	cbnz	r2, 1a00304c <_scanf_i+0xcc>
1a003048:	220a      	movs	r2, #10
1a00304a:	6062      	str	r2, [r4, #4]
1a00304c:	6862      	ldr	r2, [r4, #4]
1a00304e:	4945      	ldr	r1, [pc, #276]	; (1a003164 <_scanf_i+0x1e4>)
1a003050:	6960      	ldr	r0, [r4, #20]
1a003052:	9301      	str	r3, [sp, #4]
1a003054:	1a89      	subs	r1, r1, r2
1a003056:	f000 f91d 	bl	1a003294 <__sccl>
1a00305a:	9b01      	ldr	r3, [sp, #4]
1a00305c:	f04f 0800 	mov.w	r8, #0
1a003060:	461d      	mov	r5, r3
1a003062:	68a3      	ldr	r3, [r4, #8]
1a003064:	6822      	ldr	r2, [r4, #0]
1a003066:	2b00      	cmp	r3, #0
1a003068:	d03a      	beq.n	1a0030e0 <_scanf_i+0x160>
1a00306a:	6831      	ldr	r1, [r6, #0]
1a00306c:	6960      	ldr	r0, [r4, #20]
1a00306e:	f891 c000 	ldrb.w	ip, [r1]
1a003072:	f810 000c 	ldrb.w	r0, [r0, ip]
1a003076:	2800      	cmp	r0, #0
1a003078:	d032      	beq.n	1a0030e0 <_scanf_i+0x160>
1a00307a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
1a00307e:	d121      	bne.n	1a0030c4 <_scanf_i+0x144>
1a003080:	0510      	lsls	r0, r2, #20
1a003082:	d51f      	bpl.n	1a0030c4 <_scanf_i+0x144>
1a003084:	f108 0801 	add.w	r8, r8, #1
1a003088:	b117      	cbz	r7, 1a003090 <_scanf_i+0x110>
1a00308a:	3301      	adds	r3, #1
1a00308c:	3f01      	subs	r7, #1
1a00308e:	60a3      	str	r3, [r4, #8]
1a003090:	6873      	ldr	r3, [r6, #4]
1a003092:	3b01      	subs	r3, #1
1a003094:	2b00      	cmp	r3, #0
1a003096:	6073      	str	r3, [r6, #4]
1a003098:	dd1b      	ble.n	1a0030d2 <_scanf_i+0x152>
1a00309a:	6833      	ldr	r3, [r6, #0]
1a00309c:	3301      	adds	r3, #1
1a00309e:	6033      	str	r3, [r6, #0]
1a0030a0:	68a3      	ldr	r3, [r4, #8]
1a0030a2:	3b01      	subs	r3, #1
1a0030a4:	60a3      	str	r3, [r4, #8]
1a0030a6:	e7dc      	b.n	1a003062 <_scanf_i+0xe2>
1a0030a8:	f1b8 0f02 	cmp.w	r8, #2
1a0030ac:	d1ad      	bne.n	1a00300a <_scanf_i+0x8a>
1a0030ae:	6822      	ldr	r2, [r4, #0]
1a0030b0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
1a0030b4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
1a0030b8:	d1bf      	bne.n	1a00303a <_scanf_i+0xba>
1a0030ba:	2110      	movs	r1, #16
1a0030bc:	6061      	str	r1, [r4, #4]
1a0030be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
1a0030c2:	e7a1      	b.n	1a003008 <_scanf_i+0x88>
1a0030c4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
1a0030c8:	6022      	str	r2, [r4, #0]
1a0030ca:	780b      	ldrb	r3, [r1, #0]
1a0030cc:	702b      	strb	r3, [r5, #0]
1a0030ce:	3501      	adds	r5, #1
1a0030d0:	e7de      	b.n	1a003090 <_scanf_i+0x110>
1a0030d2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
1a0030d6:	4631      	mov	r1, r6
1a0030d8:	4658      	mov	r0, fp
1a0030da:	4798      	blx	r3
1a0030dc:	2800      	cmp	r0, #0
1a0030de:	d0df      	beq.n	1a0030a0 <_scanf_i+0x120>
1a0030e0:	6823      	ldr	r3, [r4, #0]
1a0030e2:	05d9      	lsls	r1, r3, #23
1a0030e4:	d50c      	bpl.n	1a003100 <_scanf_i+0x180>
1a0030e6:	454d      	cmp	r5, r9
1a0030e8:	d908      	bls.n	1a0030fc <_scanf_i+0x17c>
1a0030ea:	f815 1c01 	ldrb.w	r1, [r5, #-1]
1a0030ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
1a0030f2:	4632      	mov	r2, r6
1a0030f4:	4658      	mov	r0, fp
1a0030f6:	4798      	blx	r3
1a0030f8:	1e6f      	subs	r7, r5, #1
1a0030fa:	463d      	mov	r5, r7
1a0030fc:	454d      	cmp	r5, r9
1a0030fe:	d029      	beq.n	1a003154 <_scanf_i+0x1d4>
1a003100:	6822      	ldr	r2, [r4, #0]
1a003102:	f012 0210 	ands.w	r2, r2, #16
1a003106:	d113      	bne.n	1a003130 <_scanf_i+0x1b0>
1a003108:	702a      	strb	r2, [r5, #0]
1a00310a:	6863      	ldr	r3, [r4, #4]
1a00310c:	9e00      	ldr	r6, [sp, #0]
1a00310e:	4649      	mov	r1, r9
1a003110:	4658      	mov	r0, fp
1a003112:	47b0      	blx	r6
1a003114:	f8da 3000 	ldr.w	r3, [sl]
1a003118:	6821      	ldr	r1, [r4, #0]
1a00311a:	1d1a      	adds	r2, r3, #4
1a00311c:	f8ca 2000 	str.w	r2, [sl]
1a003120:	f011 0f20 	tst.w	r1, #32
1a003124:	681b      	ldr	r3, [r3, #0]
1a003126:	d010      	beq.n	1a00314a <_scanf_i+0x1ca>
1a003128:	6018      	str	r0, [r3, #0]
1a00312a:	68e3      	ldr	r3, [r4, #12]
1a00312c:	3301      	adds	r3, #1
1a00312e:	60e3      	str	r3, [r4, #12]
1a003130:	eba5 0509 	sub.w	r5, r5, r9
1a003134:	44a8      	add	r8, r5
1a003136:	6925      	ldr	r5, [r4, #16]
1a003138:	4445      	add	r5, r8
1a00313a:	6125      	str	r5, [r4, #16]
1a00313c:	2000      	movs	r0, #0
1a00313e:	b007      	add	sp, #28
1a003140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003144:	f04f 0800 	mov.w	r8, #0
1a003148:	e7ca      	b.n	1a0030e0 <_scanf_i+0x160>
1a00314a:	07ca      	lsls	r2, r1, #31
1a00314c:	bf4c      	ite	mi
1a00314e:	8018      	strhmi	r0, [r3, #0]
1a003150:	6018      	strpl	r0, [r3, #0]
1a003152:	e7ea      	b.n	1a00312a <_scanf_i+0x1aa>
1a003154:	2001      	movs	r0, #1
1a003156:	e7f2      	b.n	1a00313e <_scanf_i+0x1be>
1a003158:	1a003c60 	.word	0x1a003c60
1a00315c:	1a003475 	.word	0x1a003475
1a003160:	1a00358d 	.word	0x1a00358d
1a003164:	1a003c7c 	.word	0x1a003c7c

1a003168 <lflush>:
1a003168:	8983      	ldrh	r3, [r0, #12]
1a00316a:	f003 0309 	and.w	r3, r3, #9
1a00316e:	2b09      	cmp	r3, #9
1a003170:	d101      	bne.n	1a003176 <lflush+0xe>
1a003172:	f7ff b85d 	b.w	1a002230 <fflush>
1a003176:	2000      	movs	r0, #0
1a003178:	4770      	bx	lr
1a00317a:	Address 0x000000001a00317a is out of bounds.


1a00317c <__srefill_r>:
1a00317c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00317e:	460c      	mov	r4, r1
1a003180:	4605      	mov	r5, r0
1a003182:	b118      	cbz	r0, 1a00318c <__srefill_r+0x10>
1a003184:	6983      	ldr	r3, [r0, #24]
1a003186:	b90b      	cbnz	r3, 1a00318c <__srefill_r+0x10>
1a003188:	f7ff f8a4 	bl	1a0022d4 <__sinit>
1a00318c:	4b3c      	ldr	r3, [pc, #240]	; (1a003280 <__srefill_r+0x104>)
1a00318e:	429c      	cmp	r4, r3
1a003190:	d10a      	bne.n	1a0031a8 <__srefill_r+0x2c>
1a003192:	686c      	ldr	r4, [r5, #4]
1a003194:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a003198:	2300      	movs	r3, #0
1a00319a:	6063      	str	r3, [r4, #4]
1a00319c:	b293      	uxth	r3, r2
1a00319e:	069e      	lsls	r6, r3, #26
1a0031a0:	d50c      	bpl.n	1a0031bc <__srefill_r+0x40>
1a0031a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0031a6:	e067      	b.n	1a003278 <__srefill_r+0xfc>
1a0031a8:	4b36      	ldr	r3, [pc, #216]	; (1a003284 <__srefill_r+0x108>)
1a0031aa:	429c      	cmp	r4, r3
1a0031ac:	d101      	bne.n	1a0031b2 <__srefill_r+0x36>
1a0031ae:	68ac      	ldr	r4, [r5, #8]
1a0031b0:	e7f0      	b.n	1a003194 <__srefill_r+0x18>
1a0031b2:	4b35      	ldr	r3, [pc, #212]	; (1a003288 <__srefill_r+0x10c>)
1a0031b4:	429c      	cmp	r4, r3
1a0031b6:	bf08      	it	eq
1a0031b8:	68ec      	ldreq	r4, [r5, #12]
1a0031ba:	e7eb      	b.n	1a003194 <__srefill_r+0x18>
1a0031bc:	0758      	lsls	r0, r3, #29
1a0031be:	d449      	bmi.n	1a003254 <__srefill_r+0xd8>
1a0031c0:	06d9      	lsls	r1, r3, #27
1a0031c2:	d405      	bmi.n	1a0031d0 <__srefill_r+0x54>
1a0031c4:	2309      	movs	r3, #9
1a0031c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
1a0031ca:	602b      	str	r3, [r5, #0]
1a0031cc:	81a2      	strh	r2, [r4, #12]
1a0031ce:	e7e8      	b.n	1a0031a2 <__srefill_r+0x26>
1a0031d0:	071a      	lsls	r2, r3, #28
1a0031d2:	d50b      	bpl.n	1a0031ec <__srefill_r+0x70>
1a0031d4:	4621      	mov	r1, r4
1a0031d6:	4628      	mov	r0, r5
1a0031d8:	f7ff f800 	bl	1a0021dc <_fflush_r>
1a0031dc:	2800      	cmp	r0, #0
1a0031de:	d1e0      	bne.n	1a0031a2 <__srefill_r+0x26>
1a0031e0:	89a3      	ldrh	r3, [r4, #12]
1a0031e2:	60a0      	str	r0, [r4, #8]
1a0031e4:	f023 0308 	bic.w	r3, r3, #8
1a0031e8:	81a3      	strh	r3, [r4, #12]
1a0031ea:	61a0      	str	r0, [r4, #24]
1a0031ec:	89a3      	ldrh	r3, [r4, #12]
1a0031ee:	f043 0304 	orr.w	r3, r3, #4
1a0031f2:	81a3      	strh	r3, [r4, #12]
1a0031f4:	6923      	ldr	r3, [r4, #16]
1a0031f6:	b91b      	cbnz	r3, 1a003200 <__srefill_r+0x84>
1a0031f8:	4621      	mov	r1, r4
1a0031fa:	4628      	mov	r0, r5
1a0031fc:	f7ff f934 	bl	1a002468 <__smakebuf_r>
1a003200:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
1a003204:	b2be      	uxth	r6, r7
1a003206:	07b3      	lsls	r3, r6, #30
1a003208:	d00f      	beq.n	1a00322a <__srefill_r+0xae>
1a00320a:	2301      	movs	r3, #1
1a00320c:	81a3      	strh	r3, [r4, #12]
1a00320e:	4b1f      	ldr	r3, [pc, #124]	; (1a00328c <__srefill_r+0x110>)
1a003210:	491f      	ldr	r1, [pc, #124]	; (1a003290 <__srefill_r+0x114>)
1a003212:	6818      	ldr	r0, [r3, #0]
1a003214:	f006 0609 	and.w	r6, r6, #9
1a003218:	f7ff f8c8 	bl	1a0023ac <_fwalk>
1a00321c:	2e09      	cmp	r6, #9
1a00321e:	81a7      	strh	r7, [r4, #12]
1a003220:	d103      	bne.n	1a00322a <__srefill_r+0xae>
1a003222:	4621      	mov	r1, r4
1a003224:	4628      	mov	r0, r5
1a003226:	f7fe ff53 	bl	1a0020d0 <__sflush_r>
1a00322a:	6922      	ldr	r2, [r4, #16]
1a00322c:	6022      	str	r2, [r4, #0]
1a00322e:	6a66      	ldr	r6, [r4, #36]	; 0x24
1a003230:	6963      	ldr	r3, [r4, #20]
1a003232:	6a21      	ldr	r1, [r4, #32]
1a003234:	4628      	mov	r0, r5
1a003236:	47b0      	blx	r6
1a003238:	2800      	cmp	r0, #0
1a00323a:	6060      	str	r0, [r4, #4]
1a00323c:	dc1d      	bgt.n	1a00327a <__srefill_r+0xfe>
1a00323e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003242:	bf17      	itett	ne
1a003244:	2200      	movne	r2, #0
1a003246:	f043 0320 	orreq.w	r3, r3, #32
1a00324a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
1a00324e:	6062      	strne	r2, [r4, #4]
1a003250:	81a3      	strh	r3, [r4, #12]
1a003252:	e7a6      	b.n	1a0031a2 <__srefill_r+0x26>
1a003254:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003256:	2900      	cmp	r1, #0
1a003258:	d0cc      	beq.n	1a0031f4 <__srefill_r+0x78>
1a00325a:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00325e:	4299      	cmp	r1, r3
1a003260:	d002      	beq.n	1a003268 <__srefill_r+0xec>
1a003262:	4628      	mov	r0, r5
1a003264:	f7ff f940 	bl	1a0024e8 <_free_r>
1a003268:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00326a:	6063      	str	r3, [r4, #4]
1a00326c:	2000      	movs	r0, #0
1a00326e:	6360      	str	r0, [r4, #52]	; 0x34
1a003270:	2b00      	cmp	r3, #0
1a003272:	d0bf      	beq.n	1a0031f4 <__srefill_r+0x78>
1a003274:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a003276:	6023      	str	r3, [r4, #0]
1a003278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00327a:	2000      	movs	r0, #0
1a00327c:	e7fc      	b.n	1a003278 <__srefill_r+0xfc>
1a00327e:	bf00      	nop
1a003280:	1a003be8 	.word	0x1a003be8
1a003284:	1a003c08 	.word	0x1a003c08
1a003288:	1a003bc8 	.word	0x1a003bc8
1a00328c:	1a003c28 	.word	0x1a003c28
1a003290:	1a003169 	.word	0x1a003169

1a003294 <__sccl>:
1a003294:	b570      	push	{r4, r5, r6, lr}
1a003296:	780b      	ldrb	r3, [r1, #0]
1a003298:	2b5e      	cmp	r3, #94	; 0x5e
1a00329a:	bf13      	iteet	ne
1a00329c:	1c4a      	addne	r2, r1, #1
1a00329e:	1c8a      	addeq	r2, r1, #2
1a0032a0:	784b      	ldrbeq	r3, [r1, #1]
1a0032a2:	2100      	movne	r1, #0
1a0032a4:	bf08      	it	eq
1a0032a6:	2101      	moveq	r1, #1
1a0032a8:	1e44      	subs	r4, r0, #1
1a0032aa:	f100 05ff 	add.w	r5, r0, #255	; 0xff
1a0032ae:	f804 1f01 	strb.w	r1, [r4, #1]!
1a0032b2:	42ac      	cmp	r4, r5
1a0032b4:	d1fb      	bne.n	1a0032ae <__sccl+0x1a>
1a0032b6:	b913      	cbnz	r3, 1a0032be <__sccl+0x2a>
1a0032b8:	3a01      	subs	r2, #1
1a0032ba:	4610      	mov	r0, r2
1a0032bc:	bd70      	pop	{r4, r5, r6, pc}
1a0032be:	f081 0401 	eor.w	r4, r1, #1
1a0032c2:	54c4      	strb	r4, [r0, r3]
1a0032c4:	1c51      	adds	r1, r2, #1
1a0032c6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
1a0032ca:	2d2d      	cmp	r5, #45	; 0x2d
1a0032cc:	f101 36ff 	add.w	r6, r1, #4294967295	; 0xffffffff
1a0032d0:	460a      	mov	r2, r1
1a0032d2:	d006      	beq.n	1a0032e2 <__sccl+0x4e>
1a0032d4:	2d5d      	cmp	r5, #93	; 0x5d
1a0032d6:	d0f0      	beq.n	1a0032ba <__sccl+0x26>
1a0032d8:	b90d      	cbnz	r5, 1a0032de <__sccl+0x4a>
1a0032da:	4632      	mov	r2, r6
1a0032dc:	e7ed      	b.n	1a0032ba <__sccl+0x26>
1a0032de:	462b      	mov	r3, r5
1a0032e0:	e7ef      	b.n	1a0032c2 <__sccl+0x2e>
1a0032e2:	780e      	ldrb	r6, [r1, #0]
1a0032e4:	2e5d      	cmp	r6, #93	; 0x5d
1a0032e6:	d0fa      	beq.n	1a0032de <__sccl+0x4a>
1a0032e8:	42b3      	cmp	r3, r6
1a0032ea:	dcf8      	bgt.n	1a0032de <__sccl+0x4a>
1a0032ec:	3301      	adds	r3, #1
1a0032ee:	429e      	cmp	r6, r3
1a0032f0:	54c4      	strb	r4, [r0, r3]
1a0032f2:	dcfb      	bgt.n	1a0032ec <__sccl+0x58>
1a0032f4:	3102      	adds	r1, #2
1a0032f6:	e7e6      	b.n	1a0032c6 <__sccl+0x32>

1a0032f8 <__sread>:
1a0032f8:	b510      	push	{r4, lr}
1a0032fa:	460c      	mov	r4, r1
1a0032fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003300:	f7fd f96a 	bl	1a0005d8 <_read_r>
1a003304:	2800      	cmp	r0, #0
1a003306:	bfab      	itete	ge
1a003308:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a00330a:	89a3      	ldrhlt	r3, [r4, #12]
1a00330c:	181b      	addge	r3, r3, r0
1a00330e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a003312:	bfac      	ite	ge
1a003314:	6563      	strge	r3, [r4, #84]	; 0x54
1a003316:	81a3      	strhlt	r3, [r4, #12]
1a003318:	bd10      	pop	{r4, pc}

1a00331a <__swrite>:
1a00331a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00331e:	461f      	mov	r7, r3
1a003320:	898b      	ldrh	r3, [r1, #12]
1a003322:	05db      	lsls	r3, r3, #23
1a003324:	4605      	mov	r5, r0
1a003326:	460c      	mov	r4, r1
1a003328:	4616      	mov	r6, r2
1a00332a:	d505      	bpl.n	1a003338 <__swrite+0x1e>
1a00332c:	2302      	movs	r3, #2
1a00332e:	2200      	movs	r2, #0
1a003330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003334:	f7fd f94b 	bl	1a0005ce <_lseek_r>
1a003338:	89a3      	ldrh	r3, [r4, #12]
1a00333a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00333e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a003342:	81a3      	strh	r3, [r4, #12]
1a003344:	4632      	mov	r2, r6
1a003346:	463b      	mov	r3, r7
1a003348:	4628      	mov	r0, r5
1a00334a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a00334e:	f7fd b96a 	b.w	1a000626 <_write_r>

1a003352 <__sseek>:
1a003352:	b510      	push	{r4, lr}
1a003354:	460c      	mov	r4, r1
1a003356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00335a:	f7fd f938 	bl	1a0005ce <_lseek_r>
1a00335e:	1c43      	adds	r3, r0, #1
1a003360:	89a3      	ldrh	r3, [r4, #12]
1a003362:	bf15      	itete	ne
1a003364:	6560      	strne	r0, [r4, #84]	; 0x54
1a003366:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a00336a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a00336e:	81a3      	strheq	r3, [r4, #12]
1a003370:	bf18      	it	ne
1a003372:	81a3      	strhne	r3, [r4, #12]
1a003374:	bd10      	pop	{r4, pc}

1a003376 <__sclose>:
1a003376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00337a:	f7fd b915 	b.w	1a0005a8 <_close_r>

1a00337e <_strtol_l.isra.0>:
1a00337e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003382:	4680      	mov	r8, r0
1a003384:	4689      	mov	r9, r1
1a003386:	4692      	mov	sl, r2
1a003388:	461e      	mov	r6, r3
1a00338a:	460f      	mov	r7, r1
1a00338c:	463d      	mov	r5, r7
1a00338e:	9808      	ldr	r0, [sp, #32]
1a003390:	f815 4b01 	ldrb.w	r4, [r5], #1
1a003394:	f000 f9b8 	bl	1a003708 <__locale_ctype_ptr_l>
1a003398:	4420      	add	r0, r4
1a00339a:	7843      	ldrb	r3, [r0, #1]
1a00339c:	f013 0308 	ands.w	r3, r3, #8
1a0033a0:	d132      	bne.n	1a003408 <_strtol_l.isra.0+0x8a>
1a0033a2:	2c2d      	cmp	r4, #45	; 0x2d
1a0033a4:	d132      	bne.n	1a00340c <_strtol_l.isra.0+0x8e>
1a0033a6:	787c      	ldrb	r4, [r7, #1]
1a0033a8:	1cbd      	adds	r5, r7, #2
1a0033aa:	2201      	movs	r2, #1
1a0033ac:	2e00      	cmp	r6, #0
1a0033ae:	d05d      	beq.n	1a00346c <_strtol_l.isra.0+0xee>
1a0033b0:	2e10      	cmp	r6, #16
1a0033b2:	d109      	bne.n	1a0033c8 <_strtol_l.isra.0+0x4a>
1a0033b4:	2c30      	cmp	r4, #48	; 0x30
1a0033b6:	d107      	bne.n	1a0033c8 <_strtol_l.isra.0+0x4a>
1a0033b8:	782b      	ldrb	r3, [r5, #0]
1a0033ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
1a0033be:	2b58      	cmp	r3, #88	; 0x58
1a0033c0:	d14f      	bne.n	1a003462 <_strtol_l.isra.0+0xe4>
1a0033c2:	786c      	ldrb	r4, [r5, #1]
1a0033c4:	2610      	movs	r6, #16
1a0033c6:	3502      	adds	r5, #2
1a0033c8:	2a00      	cmp	r2, #0
1a0033ca:	bf14      	ite	ne
1a0033cc:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
1a0033d0:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
1a0033d4:	2700      	movs	r7, #0
1a0033d6:	fbb1 fcf6 	udiv	ip, r1, r6
1a0033da:	4638      	mov	r0, r7
1a0033dc:	fb06 1e1c 	mls	lr, r6, ip, r1
1a0033e0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
1a0033e4:	2b09      	cmp	r3, #9
1a0033e6:	d817      	bhi.n	1a003418 <_strtol_l.isra.0+0x9a>
1a0033e8:	461c      	mov	r4, r3
1a0033ea:	42a6      	cmp	r6, r4
1a0033ec:	dd23      	ble.n	1a003436 <_strtol_l.isra.0+0xb8>
1a0033ee:	1c7b      	adds	r3, r7, #1
1a0033f0:	d007      	beq.n	1a003402 <_strtol_l.isra.0+0x84>
1a0033f2:	4584      	cmp	ip, r0
1a0033f4:	d31c      	bcc.n	1a003430 <_strtol_l.isra.0+0xb2>
1a0033f6:	d101      	bne.n	1a0033fc <_strtol_l.isra.0+0x7e>
1a0033f8:	45a6      	cmp	lr, r4
1a0033fa:	db19      	blt.n	1a003430 <_strtol_l.isra.0+0xb2>
1a0033fc:	fb00 4006 	mla	r0, r0, r6, r4
1a003400:	2701      	movs	r7, #1
1a003402:	f815 4b01 	ldrb.w	r4, [r5], #1
1a003406:	e7eb      	b.n	1a0033e0 <_strtol_l.isra.0+0x62>
1a003408:	462f      	mov	r7, r5
1a00340a:	e7bf      	b.n	1a00338c <_strtol_l.isra.0+0xe>
1a00340c:	2c2b      	cmp	r4, #43	; 0x2b
1a00340e:	bf04      	itt	eq
1a003410:	1cbd      	addeq	r5, r7, #2
1a003412:	787c      	ldrbeq	r4, [r7, #1]
1a003414:	461a      	mov	r2, r3
1a003416:	e7c9      	b.n	1a0033ac <_strtol_l.isra.0+0x2e>
1a003418:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
1a00341c:	2b19      	cmp	r3, #25
1a00341e:	d801      	bhi.n	1a003424 <_strtol_l.isra.0+0xa6>
1a003420:	3c37      	subs	r4, #55	; 0x37
1a003422:	e7e2      	b.n	1a0033ea <_strtol_l.isra.0+0x6c>
1a003424:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
1a003428:	2b19      	cmp	r3, #25
1a00342a:	d804      	bhi.n	1a003436 <_strtol_l.isra.0+0xb8>
1a00342c:	3c57      	subs	r4, #87	; 0x57
1a00342e:	e7dc      	b.n	1a0033ea <_strtol_l.isra.0+0x6c>
1a003430:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a003434:	e7e5      	b.n	1a003402 <_strtol_l.isra.0+0x84>
1a003436:	1c7b      	adds	r3, r7, #1
1a003438:	d108      	bne.n	1a00344c <_strtol_l.isra.0+0xce>
1a00343a:	2322      	movs	r3, #34	; 0x22
1a00343c:	f8c8 3000 	str.w	r3, [r8]
1a003440:	4608      	mov	r0, r1
1a003442:	f1ba 0f00 	cmp.w	sl, #0
1a003446:	d107      	bne.n	1a003458 <_strtol_l.isra.0+0xda>
1a003448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00344c:	b102      	cbz	r2, 1a003450 <_strtol_l.isra.0+0xd2>
1a00344e:	4240      	negs	r0, r0
1a003450:	f1ba 0f00 	cmp.w	sl, #0
1a003454:	d0f8      	beq.n	1a003448 <_strtol_l.isra.0+0xca>
1a003456:	b10f      	cbz	r7, 1a00345c <_strtol_l.isra.0+0xde>
1a003458:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
1a00345c:	f8ca 9000 	str.w	r9, [sl]
1a003460:	e7f2      	b.n	1a003448 <_strtol_l.isra.0+0xca>
1a003462:	2430      	movs	r4, #48	; 0x30
1a003464:	2e00      	cmp	r6, #0
1a003466:	d1af      	bne.n	1a0033c8 <_strtol_l.isra.0+0x4a>
1a003468:	2608      	movs	r6, #8
1a00346a:	e7ad      	b.n	1a0033c8 <_strtol_l.isra.0+0x4a>
1a00346c:	2c30      	cmp	r4, #48	; 0x30
1a00346e:	d0a3      	beq.n	1a0033b8 <_strtol_l.isra.0+0x3a>
1a003470:	260a      	movs	r6, #10
1a003472:	e7a9      	b.n	1a0033c8 <_strtol_l.isra.0+0x4a>

1a003474 <_strtol_r>:
1a003474:	b537      	push	{r0, r1, r2, r4, r5, lr}
1a003476:	4c06      	ldr	r4, [pc, #24]	; (1a003490 <_strtol_r+0x1c>)
1a003478:	4d06      	ldr	r5, [pc, #24]	; (1a003494 <_strtol_r+0x20>)
1a00347a:	6824      	ldr	r4, [r4, #0]
1a00347c:	6a24      	ldr	r4, [r4, #32]
1a00347e:	2c00      	cmp	r4, #0
1a003480:	bf08      	it	eq
1a003482:	462c      	moveq	r4, r5
1a003484:	9400      	str	r4, [sp, #0]
1a003486:	f7ff ff7a 	bl	1a00337e <_strtol_l.isra.0>
1a00348a:	b003      	add	sp, #12
1a00348c:	bd30      	pop	{r4, r5, pc}
1a00348e:	bf00      	nop
1a003490:	10000048 	.word	0x10000048
1a003494:	100000ac 	.word	0x100000ac

1a003498 <_strtoul_l.isra.0>:
1a003498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00349c:	4680      	mov	r8, r0
1a00349e:	4689      	mov	r9, r1
1a0034a0:	4692      	mov	sl, r2
1a0034a2:	461e      	mov	r6, r3
1a0034a4:	460f      	mov	r7, r1
1a0034a6:	463d      	mov	r5, r7
1a0034a8:	9808      	ldr	r0, [sp, #32]
1a0034aa:	f815 4b01 	ldrb.w	r4, [r5], #1
1a0034ae:	f000 f92b 	bl	1a003708 <__locale_ctype_ptr_l>
1a0034b2:	4420      	add	r0, r4
1a0034b4:	7843      	ldrb	r3, [r0, #1]
1a0034b6:	f013 0308 	ands.w	r3, r3, #8
1a0034ba:	d130      	bne.n	1a00351e <_strtoul_l.isra.0+0x86>
1a0034bc:	2c2d      	cmp	r4, #45	; 0x2d
1a0034be:	d130      	bne.n	1a003522 <_strtoul_l.isra.0+0x8a>
1a0034c0:	787c      	ldrb	r4, [r7, #1]
1a0034c2:	1cbd      	adds	r5, r7, #2
1a0034c4:	2101      	movs	r1, #1
1a0034c6:	2e00      	cmp	r6, #0
1a0034c8:	d05c      	beq.n	1a003584 <_strtoul_l.isra.0+0xec>
1a0034ca:	2e10      	cmp	r6, #16
1a0034cc:	d109      	bne.n	1a0034e2 <_strtoul_l.isra.0+0x4a>
1a0034ce:	2c30      	cmp	r4, #48	; 0x30
1a0034d0:	d107      	bne.n	1a0034e2 <_strtoul_l.isra.0+0x4a>
1a0034d2:	782b      	ldrb	r3, [r5, #0]
1a0034d4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
1a0034d8:	2b58      	cmp	r3, #88	; 0x58
1a0034da:	d14e      	bne.n	1a00357a <_strtoul_l.isra.0+0xe2>
1a0034dc:	786c      	ldrb	r4, [r5, #1]
1a0034de:	2610      	movs	r6, #16
1a0034e0:	3502      	adds	r5, #2
1a0034e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0034e6:	2300      	movs	r3, #0
1a0034e8:	fbb2 f2f6 	udiv	r2, r2, r6
1a0034ec:	fb06 fc02 	mul.w	ip, r6, r2
1a0034f0:	ea6f 0c0c 	mvn.w	ip, ip
1a0034f4:	4618      	mov	r0, r3
1a0034f6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
1a0034fa:	2f09      	cmp	r7, #9
1a0034fc:	d817      	bhi.n	1a00352e <_strtoul_l.isra.0+0x96>
1a0034fe:	463c      	mov	r4, r7
1a003500:	42a6      	cmp	r6, r4
1a003502:	dd23      	ble.n	1a00354c <_strtoul_l.isra.0+0xb4>
1a003504:	2b00      	cmp	r3, #0
1a003506:	db1e      	blt.n	1a003546 <_strtoul_l.isra.0+0xae>
1a003508:	4282      	cmp	r2, r0
1a00350a:	d31c      	bcc.n	1a003546 <_strtoul_l.isra.0+0xae>
1a00350c:	d101      	bne.n	1a003512 <_strtoul_l.isra.0+0x7a>
1a00350e:	45a4      	cmp	ip, r4
1a003510:	db19      	blt.n	1a003546 <_strtoul_l.isra.0+0xae>
1a003512:	fb00 4006 	mla	r0, r0, r6, r4
1a003516:	2301      	movs	r3, #1
1a003518:	f815 4b01 	ldrb.w	r4, [r5], #1
1a00351c:	e7eb      	b.n	1a0034f6 <_strtoul_l.isra.0+0x5e>
1a00351e:	462f      	mov	r7, r5
1a003520:	e7c1      	b.n	1a0034a6 <_strtoul_l.isra.0+0xe>
1a003522:	2c2b      	cmp	r4, #43	; 0x2b
1a003524:	bf04      	itt	eq
1a003526:	1cbd      	addeq	r5, r7, #2
1a003528:	787c      	ldrbeq	r4, [r7, #1]
1a00352a:	4619      	mov	r1, r3
1a00352c:	e7cb      	b.n	1a0034c6 <_strtoul_l.isra.0+0x2e>
1a00352e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
1a003532:	2f19      	cmp	r7, #25
1a003534:	d801      	bhi.n	1a00353a <_strtoul_l.isra.0+0xa2>
1a003536:	3c37      	subs	r4, #55	; 0x37
1a003538:	e7e2      	b.n	1a003500 <_strtoul_l.isra.0+0x68>
1a00353a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
1a00353e:	2f19      	cmp	r7, #25
1a003540:	d804      	bhi.n	1a00354c <_strtoul_l.isra.0+0xb4>
1a003542:	3c57      	subs	r4, #87	; 0x57
1a003544:	e7dc      	b.n	1a003500 <_strtoul_l.isra.0+0x68>
1a003546:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a00354a:	e7e5      	b.n	1a003518 <_strtoul_l.isra.0+0x80>
1a00354c:	2b00      	cmp	r3, #0
1a00354e:	da09      	bge.n	1a003564 <_strtoul_l.isra.0+0xcc>
1a003550:	2322      	movs	r3, #34	; 0x22
1a003552:	f8c8 3000 	str.w	r3, [r8]
1a003556:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00355a:	f1ba 0f00 	cmp.w	sl, #0
1a00355e:	d107      	bne.n	1a003570 <_strtoul_l.isra.0+0xd8>
1a003560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003564:	b101      	cbz	r1, 1a003568 <_strtoul_l.isra.0+0xd0>
1a003566:	4240      	negs	r0, r0
1a003568:	f1ba 0f00 	cmp.w	sl, #0
1a00356c:	d0f8      	beq.n	1a003560 <_strtoul_l.isra.0+0xc8>
1a00356e:	b10b      	cbz	r3, 1a003574 <_strtoul_l.isra.0+0xdc>
1a003570:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
1a003574:	f8ca 9000 	str.w	r9, [sl]
1a003578:	e7f2      	b.n	1a003560 <_strtoul_l.isra.0+0xc8>
1a00357a:	2430      	movs	r4, #48	; 0x30
1a00357c:	2e00      	cmp	r6, #0
1a00357e:	d1b0      	bne.n	1a0034e2 <_strtoul_l.isra.0+0x4a>
1a003580:	2608      	movs	r6, #8
1a003582:	e7ae      	b.n	1a0034e2 <_strtoul_l.isra.0+0x4a>
1a003584:	2c30      	cmp	r4, #48	; 0x30
1a003586:	d0a4      	beq.n	1a0034d2 <_strtoul_l.isra.0+0x3a>
1a003588:	260a      	movs	r6, #10
1a00358a:	e7aa      	b.n	1a0034e2 <_strtoul_l.isra.0+0x4a>

1a00358c <_strtoul_r>:
1a00358c:	b537      	push	{r0, r1, r2, r4, r5, lr}
1a00358e:	4c06      	ldr	r4, [pc, #24]	; (1a0035a8 <_strtoul_r+0x1c>)
1a003590:	4d06      	ldr	r5, [pc, #24]	; (1a0035ac <_strtoul_r+0x20>)
1a003592:	6824      	ldr	r4, [r4, #0]
1a003594:	6a24      	ldr	r4, [r4, #32]
1a003596:	2c00      	cmp	r4, #0
1a003598:	bf08      	it	eq
1a00359a:	462c      	moveq	r4, r5
1a00359c:	9400      	str	r4, [sp, #0]
1a00359e:	f7ff ff7b 	bl	1a003498 <_strtoul_l.isra.0>
1a0035a2:	b003      	add	sp, #12
1a0035a4:	bd30      	pop	{r4, r5, pc}
1a0035a6:	bf00      	nop
1a0035a8:	10000048 	.word	0x10000048
1a0035ac:	100000ac 	.word	0x100000ac

1a0035b0 <__submore>:
1a0035b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0035b4:	460c      	mov	r4, r1
1a0035b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
1a0035b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0035bc:	4299      	cmp	r1, r3
1a0035be:	d11d      	bne.n	1a0035fc <__submore+0x4c>
1a0035c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
1a0035c4:	f7fe ffde 	bl	1a002584 <_malloc_r>
1a0035c8:	b918      	cbnz	r0, 1a0035d2 <__submore+0x22>
1a0035ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0035d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0035d6:	63a3      	str	r3, [r4, #56]	; 0x38
1a0035d8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
1a0035dc:	6360      	str	r0, [r4, #52]	; 0x34
1a0035de:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
1a0035e2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0035e6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
1a0035ea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0035ee:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
1a0035f2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
1a0035f6:	6020      	str	r0, [r4, #0]
1a0035f8:	2000      	movs	r0, #0
1a0035fa:	e7e8      	b.n	1a0035ce <__submore+0x1e>
1a0035fc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
1a0035fe:	0077      	lsls	r7, r6, #1
1a003600:	463a      	mov	r2, r7
1a003602:	f000 f8f7 	bl	1a0037f4 <_realloc_r>
1a003606:	4605      	mov	r5, r0
1a003608:	2800      	cmp	r0, #0
1a00360a:	d0de      	beq.n	1a0035ca <__submore+0x1a>
1a00360c:	eb00 0806 	add.w	r8, r0, r6
1a003610:	4601      	mov	r1, r0
1a003612:	4632      	mov	r2, r6
1a003614:	4640      	mov	r0, r8
1a003616:	f7fe fbf3 	bl	1a001e00 <memcpy>
1a00361a:	f8c4 8000 	str.w	r8, [r4]
1a00361e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
1a003622:	e7e9      	b.n	1a0035f8 <__submore+0x48>

1a003624 <_ungetc_r>:
1a003624:	1c4b      	adds	r3, r1, #1
1a003626:	b570      	push	{r4, r5, r6, lr}
1a003628:	4606      	mov	r6, r0
1a00362a:	460d      	mov	r5, r1
1a00362c:	4614      	mov	r4, r2
1a00362e:	d103      	bne.n	1a003638 <_ungetc_r+0x14>
1a003630:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
1a003634:	4628      	mov	r0, r5
1a003636:	bd70      	pop	{r4, r5, r6, pc}
1a003638:	b118      	cbz	r0, 1a003642 <_ungetc_r+0x1e>
1a00363a:	6983      	ldr	r3, [r0, #24]
1a00363c:	b90b      	cbnz	r3, 1a003642 <_ungetc_r+0x1e>
1a00363e:	f7fe fe49 	bl	1a0022d4 <__sinit>
1a003642:	4b2e      	ldr	r3, [pc, #184]	; (1a0036fc <_ungetc_r+0xd8>)
1a003644:	429c      	cmp	r4, r3
1a003646:	d12c      	bne.n	1a0036a2 <_ungetc_r+0x7e>
1a003648:	6874      	ldr	r4, [r6, #4]
1a00364a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00364e:	f023 0320 	bic.w	r3, r3, #32
1a003652:	81a3      	strh	r3, [r4, #12]
1a003654:	b29b      	uxth	r3, r3
1a003656:	0759      	lsls	r1, r3, #29
1a003658:	d413      	bmi.n	1a003682 <_ungetc_r+0x5e>
1a00365a:	06da      	lsls	r2, r3, #27
1a00365c:	d5e8      	bpl.n	1a003630 <_ungetc_r+0xc>
1a00365e:	071b      	lsls	r3, r3, #28
1a003660:	d50b      	bpl.n	1a00367a <_ungetc_r+0x56>
1a003662:	4621      	mov	r1, r4
1a003664:	4630      	mov	r0, r6
1a003666:	f7fe fdb9 	bl	1a0021dc <_fflush_r>
1a00366a:	2800      	cmp	r0, #0
1a00366c:	d1e0      	bne.n	1a003630 <_ungetc_r+0xc>
1a00366e:	89a3      	ldrh	r3, [r4, #12]
1a003670:	60a0      	str	r0, [r4, #8]
1a003672:	f023 0308 	bic.w	r3, r3, #8
1a003676:	81a3      	strh	r3, [r4, #12]
1a003678:	61a0      	str	r0, [r4, #24]
1a00367a:	89a3      	ldrh	r3, [r4, #12]
1a00367c:	f043 0304 	orr.w	r3, r3, #4
1a003680:	81a3      	strh	r3, [r4, #12]
1a003682:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a003684:	6862      	ldr	r2, [r4, #4]
1a003686:	b2ed      	uxtb	r5, r5
1a003688:	b1e3      	cbz	r3, 1a0036c4 <_ungetc_r+0xa0>
1a00368a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00368c:	4293      	cmp	r3, r2
1a00368e:	dd12      	ble.n	1a0036b6 <_ungetc_r+0x92>
1a003690:	6823      	ldr	r3, [r4, #0]
1a003692:	1e5a      	subs	r2, r3, #1
1a003694:	6022      	str	r2, [r4, #0]
1a003696:	f803 5c01 	strb.w	r5, [r3, #-1]
1a00369a:	6863      	ldr	r3, [r4, #4]
1a00369c:	3301      	adds	r3, #1
1a00369e:	6063      	str	r3, [r4, #4]
1a0036a0:	e7c8      	b.n	1a003634 <_ungetc_r+0x10>
1a0036a2:	4b17      	ldr	r3, [pc, #92]	; (1a003700 <_ungetc_r+0xdc>)
1a0036a4:	429c      	cmp	r4, r3
1a0036a6:	d101      	bne.n	1a0036ac <_ungetc_r+0x88>
1a0036a8:	68b4      	ldr	r4, [r6, #8]
1a0036aa:	e7ce      	b.n	1a00364a <_ungetc_r+0x26>
1a0036ac:	4b15      	ldr	r3, [pc, #84]	; (1a003704 <_ungetc_r+0xe0>)
1a0036ae:	429c      	cmp	r4, r3
1a0036b0:	bf08      	it	eq
1a0036b2:	68f4      	ldreq	r4, [r6, #12]
1a0036b4:	e7c9      	b.n	1a00364a <_ungetc_r+0x26>
1a0036b6:	4621      	mov	r1, r4
1a0036b8:	4630      	mov	r0, r6
1a0036ba:	f7ff ff79 	bl	1a0035b0 <__submore>
1a0036be:	2800      	cmp	r0, #0
1a0036c0:	d0e6      	beq.n	1a003690 <_ungetc_r+0x6c>
1a0036c2:	e7b5      	b.n	1a003630 <_ungetc_r+0xc>
1a0036c4:	6921      	ldr	r1, [r4, #16]
1a0036c6:	6823      	ldr	r3, [r4, #0]
1a0036c8:	b151      	cbz	r1, 1a0036e0 <_ungetc_r+0xbc>
1a0036ca:	4299      	cmp	r1, r3
1a0036cc:	d208      	bcs.n	1a0036e0 <_ungetc_r+0xbc>
1a0036ce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
1a0036d2:	42a9      	cmp	r1, r5
1a0036d4:	d104      	bne.n	1a0036e0 <_ungetc_r+0xbc>
1a0036d6:	3b01      	subs	r3, #1
1a0036d8:	3201      	adds	r2, #1
1a0036da:	6023      	str	r3, [r4, #0]
1a0036dc:	6062      	str	r2, [r4, #4]
1a0036de:	e7a9      	b.n	1a003634 <_ungetc_r+0x10>
1a0036e0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
1a0036e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0036e8:	6363      	str	r3, [r4, #52]	; 0x34
1a0036ea:	2303      	movs	r3, #3
1a0036ec:	63a3      	str	r3, [r4, #56]	; 0x38
1a0036ee:	4623      	mov	r3, r4
1a0036f0:	f803 5f46 	strb.w	r5, [r3, #70]!
1a0036f4:	6023      	str	r3, [r4, #0]
1a0036f6:	2301      	movs	r3, #1
1a0036f8:	e7d1      	b.n	1a00369e <_ungetc_r+0x7a>
1a0036fa:	bf00      	nop
1a0036fc:	1a003be8 	.word	0x1a003be8
1a003700:	1a003c08 	.word	0x1a003c08
1a003704:	1a003bc8 	.word	0x1a003bc8

1a003708 <__locale_ctype_ptr_l>:
1a003708:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
1a00370c:	4770      	bx	lr
1a00370e:	Address 0x000000001a00370e is out of bounds.


1a003710 <__locale_ctype_ptr>:
1a003710:	4b04      	ldr	r3, [pc, #16]	; (1a003724 <__locale_ctype_ptr+0x14>)
1a003712:	4a05      	ldr	r2, [pc, #20]	; (1a003728 <__locale_ctype_ptr+0x18>)
1a003714:	681b      	ldr	r3, [r3, #0]
1a003716:	6a1b      	ldr	r3, [r3, #32]
1a003718:	2b00      	cmp	r3, #0
1a00371a:	bf08      	it	eq
1a00371c:	4613      	moveq	r3, r2
1a00371e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
1a003722:	4770      	bx	lr
1a003724:	10000048 	.word	0x10000048
1a003728:	100000ac 	.word	0x100000ac

1a00372c <__ascii_mbtowc>:
1a00372c:	b082      	sub	sp, #8
1a00372e:	b901      	cbnz	r1, 1a003732 <__ascii_mbtowc+0x6>
1a003730:	a901      	add	r1, sp, #4
1a003732:	b142      	cbz	r2, 1a003746 <__ascii_mbtowc+0x1a>
1a003734:	b14b      	cbz	r3, 1a00374a <__ascii_mbtowc+0x1e>
1a003736:	7813      	ldrb	r3, [r2, #0]
1a003738:	600b      	str	r3, [r1, #0]
1a00373a:	7812      	ldrb	r2, [r2, #0]
1a00373c:	1c10      	adds	r0, r2, #0
1a00373e:	bf18      	it	ne
1a003740:	2001      	movne	r0, #1
1a003742:	b002      	add	sp, #8
1a003744:	4770      	bx	lr
1a003746:	4610      	mov	r0, r2
1a003748:	e7fb      	b.n	1a003742 <__ascii_mbtowc+0x16>
1a00374a:	f06f 0001 	mvn.w	r0, #1
1a00374e:	e7f8      	b.n	1a003742 <__ascii_mbtowc+0x16>

1a003750 <memchr>:
1a003750:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a003754:	2a10      	cmp	r2, #16
1a003756:	db2b      	blt.n	1a0037b0 <memchr+0x60>
1a003758:	f010 0f07 	tst.w	r0, #7
1a00375c:	d008      	beq.n	1a003770 <memchr+0x20>
1a00375e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a003762:	3a01      	subs	r2, #1
1a003764:	428b      	cmp	r3, r1
1a003766:	d02d      	beq.n	1a0037c4 <memchr+0x74>
1a003768:	f010 0f07 	tst.w	r0, #7
1a00376c:	b342      	cbz	r2, 1a0037c0 <memchr+0x70>
1a00376e:	d1f6      	bne.n	1a00375e <memchr+0xe>
1a003770:	b4f0      	push	{r4, r5, r6, r7}
1a003772:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a003776:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00377a:	f022 0407 	bic.w	r4, r2, #7
1a00377e:	f07f 0700 	mvns.w	r7, #0
1a003782:	2300      	movs	r3, #0
1a003784:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a003788:	3c08      	subs	r4, #8
1a00378a:	ea85 0501 	eor.w	r5, r5, r1
1a00378e:	ea86 0601 	eor.w	r6, r6, r1
1a003792:	fa85 f547 	uadd8	r5, r5, r7
1a003796:	faa3 f587 	sel	r5, r3, r7
1a00379a:	fa86 f647 	uadd8	r6, r6, r7
1a00379e:	faa5 f687 	sel	r6, r5, r7
1a0037a2:	b98e      	cbnz	r6, 1a0037c8 <memchr+0x78>
1a0037a4:	d1ee      	bne.n	1a003784 <memchr+0x34>
1a0037a6:	bcf0      	pop	{r4, r5, r6, r7}
1a0037a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0037ac:	f002 0207 	and.w	r2, r2, #7
1a0037b0:	b132      	cbz	r2, 1a0037c0 <memchr+0x70>
1a0037b2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0037b6:	3a01      	subs	r2, #1
1a0037b8:	ea83 0301 	eor.w	r3, r3, r1
1a0037bc:	b113      	cbz	r3, 1a0037c4 <memchr+0x74>
1a0037be:	d1f8      	bne.n	1a0037b2 <memchr+0x62>
1a0037c0:	2000      	movs	r0, #0
1a0037c2:	4770      	bx	lr
1a0037c4:	3801      	subs	r0, #1
1a0037c6:	4770      	bx	lr
1a0037c8:	2d00      	cmp	r5, #0
1a0037ca:	bf06      	itte	eq
1a0037cc:	4635      	moveq	r5, r6
1a0037ce:	3803      	subeq	r0, #3
1a0037d0:	3807      	subne	r0, #7
1a0037d2:	f015 0f01 	tst.w	r5, #1
1a0037d6:	d107      	bne.n	1a0037e8 <memchr+0x98>
1a0037d8:	3001      	adds	r0, #1
1a0037da:	f415 7f80 	tst.w	r5, #256	; 0x100
1a0037de:	bf02      	ittt	eq
1a0037e0:	3001      	addeq	r0, #1
1a0037e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a0037e6:	3001      	addeq	r0, #1
1a0037e8:	bcf0      	pop	{r4, r5, r6, r7}
1a0037ea:	3801      	subs	r0, #1
1a0037ec:	4770      	bx	lr
1a0037ee:	bf00      	nop

1a0037f0 <__malloc_lock>:
1a0037f0:	4770      	bx	lr

1a0037f2 <__malloc_unlock>:
1a0037f2:	4770      	bx	lr

1a0037f4 <_realloc_r>:
1a0037f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0037f6:	4607      	mov	r7, r0
1a0037f8:	4614      	mov	r4, r2
1a0037fa:	460e      	mov	r6, r1
1a0037fc:	b921      	cbnz	r1, 1a003808 <_realloc_r+0x14>
1a0037fe:	4611      	mov	r1, r2
1a003800:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a003804:	f7fe bebe 	b.w	1a002584 <_malloc_r>
1a003808:	b922      	cbnz	r2, 1a003814 <_realloc_r+0x20>
1a00380a:	f7fe fe6d 	bl	1a0024e8 <_free_r>
1a00380e:	4625      	mov	r5, r4
1a003810:	4628      	mov	r0, r5
1a003812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003814:	f000 f821 	bl	1a00385a <_malloc_usable_size_r>
1a003818:	42a0      	cmp	r0, r4
1a00381a:	d20f      	bcs.n	1a00383c <_realloc_r+0x48>
1a00381c:	4621      	mov	r1, r4
1a00381e:	4638      	mov	r0, r7
1a003820:	f7fe feb0 	bl	1a002584 <_malloc_r>
1a003824:	4605      	mov	r5, r0
1a003826:	2800      	cmp	r0, #0
1a003828:	d0f2      	beq.n	1a003810 <_realloc_r+0x1c>
1a00382a:	4631      	mov	r1, r6
1a00382c:	4622      	mov	r2, r4
1a00382e:	f7fe fae7 	bl	1a001e00 <memcpy>
1a003832:	4631      	mov	r1, r6
1a003834:	4638      	mov	r0, r7
1a003836:	f7fe fe57 	bl	1a0024e8 <_free_r>
1a00383a:	e7e9      	b.n	1a003810 <_realloc_r+0x1c>
1a00383c:	4635      	mov	r5, r6
1a00383e:	e7e7      	b.n	1a003810 <_realloc_r+0x1c>

1a003840 <__ascii_wctomb>:
1a003840:	b149      	cbz	r1, 1a003856 <__ascii_wctomb+0x16>
1a003842:	2aff      	cmp	r2, #255	; 0xff
1a003844:	bf85      	ittet	hi
1a003846:	238a      	movhi	r3, #138	; 0x8a
1a003848:	6003      	strhi	r3, [r0, #0]
1a00384a:	700a      	strbls	r2, [r1, #0]
1a00384c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
1a003850:	bf98      	it	ls
1a003852:	2001      	movls	r0, #1
1a003854:	4770      	bx	lr
1a003856:	4608      	mov	r0, r1
1a003858:	4770      	bx	lr

1a00385a <_malloc_usable_size_r>:
1a00385a:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a00385e:	1f18      	subs	r0, r3, #4
1a003860:	2b00      	cmp	r3, #0
1a003862:	bfbc      	itt	lt
1a003864:	580b      	ldrlt	r3, [r1, r0]
1a003866:	18c0      	addlt	r0, r0, r3
1a003868:	4770      	bx	lr
1a00386a:	ffff 454d 			; <UNDEFINED> instruction: 0xffff454d
1a00386e:	554e      	.short	0x554e
1a003870:	49525020 	.word	0x49525020
1a003874:	5049434e 	.word	0x5049434e
1a003878:	000d4c41 	.word	0x000d4c41
1a00387c:	20293128 	.word	0x20293128
1a003880:	6964654d 	.word	0x6964654d
1a003884:	61432072 	.word	0x61432072
1a003888:	0d6f706d 	.word	0x0d6f706d
1a00388c:	00000000 	.word	0x00000000
1a003890:	20293228 	.word	0x20293228
1a003894:	0d2d2d2d 	.word	0x0d2d2d2d
1a003898:	00000000 	.word	0x00000000
1a00389c:	20293328 	.word	0x20293328
1a0038a0:	202d2d2d 	.word	0x202d2d2d
1a0038a4:	0000000d 	.word	0x0000000d
1a0038a8:	00007325 	.word	0x00007325
1a0038ac:	76206c45 	.word	0x76206c45
1a0038b0:	726f6c61 	.word	0x726f6c61
1a0038b4:	676e6920 	.word	0x676e6920
1a0038b8:	61736572 	.word	0x61736572
1a0038bc:	203a6f64 	.word	0x203a6f64
1a0038c0:	0a0d7325 	.word	0x0a0d7325
1a0038c4:	00000000 	.word	0x00000000
1a0038c8:	45434e45 	.word	0x45434e45
1a0038cc:	5245444e 	.word	0x5245444e
1a0038d0:	4e4f5320 	.word	0x4e4f5320
1a0038d4:	2e2e4144 	.word	0x2e2e4144
1a0038d8:	000d202e 	.word	0x000d202e
1a0038dc:	41545345 	.word	0x41545345
1a0038e0:	44204f44 	.word	0x44204f44
1a0038e4:	4f532045 	.word	0x4f532045
1a0038e8:	3a41444e 	.word	0x3a41444e
1a0038ec:	0d4e4f20 	.word	0x0d4e4f20
1a0038f0:	00000000 	.word	0x00000000
1a0038f4:	4944454d 	.word	0x4944454d
1a0038f8:	41432052 	.word	0x41432052
1a0038fc:	2e4f504d 	.word	0x2e4f504d
1a003900:	0d202e2e 	.word	0x0d202e2e
1a003904:	00000000 	.word	0x00000000
1a003908:	7878443a 	.word	0x7878443a
1a00390c:	7978782e 	.word	0x7978782e
1a003910:	79792e79 	.word	0x79792e79
1a003914:	7a2e7a7a 	.word	0x7a2e7a7a
1a003918:	2e63637a 	.word	0x2e63637a
1a00391c:	004e6363 	.word	0x004e6363

1a003920 <ExtRateIn>:
1a003920:	00000000                                ....

1a003924 <GpioButtons>:
1a003924:	08000400 09010900                       ........

1a00392c <GpioLeds>:
1a00392c:	01050005 0e000205 0c010b01              ............

1a003938 <GpioPorts>:
1a003938:	03030003 0f050403 05031005 07030603     ................
1a003948:	ffff0802                                ....

1a00394c <OscRateIn>:
1a00394c:	00b71b00                                ....

1a003950 <InitClkStates>:
1a003950:	01010f01                                ....

1a003954 <pinmuxing>:
1a003954:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a003964:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a003974:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a003984:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a003994:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0039a4:	00d50301 00d50401 00160107 00560207     ..............V.
1a0039b4:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0039c4:	00570206                                ..W.

1a0039c8 <UART_BClock>:
1a0039c8:	01a201c2 01620182                       ......b.

1a0039d0 <UART_PClock>:
1a0039d0:	00820081 00a200a1 08040201 0f0f0f03     ................
1a0039e0:	000000ff                                ....

1a0039e4 <periph_to_base>:
1a0039e4:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0039f4:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a003a04:	000100e0 01000100 01200003 00060120     .......... . ...
1a003a14:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a003a24:	01820013 00120182 01a201a2 01c20011     ................
1a003a34:	001001c2 01e201e2 0202000f 000e0202     ................
1a003a44:	02220222 0223000d 001c0223              "."...#.#...

1a003a50 <InitClkStates>:
1a003a50:	00010100 00010909 0001090a 01010701     ................
1a003a60:	00010902 00010906 0101090c 0001090d     ................
1a003a70:	0001090e 0001090f 00010910 00010911     ................
1a003a80:	00010912 00010913 00011114 00011119     ................
1a003a90:	0001111a 0001111b                       ........

1a003a98 <lpcUarts>:
1a003a98:	40081000 06020406 00180205 40081000     ...@...........@
1a003aa8:	09070509 00180706 40082000 00000000     ......... .@....
1a003ab8:	00190000 400c1000 07060107 001a0602     .......@........
1a003ac8:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a003ad8:	02020302 001b0204                       ........

1a003ae0 <gpioPinsInit>:
1a003ae0:	02000104 00050701 05010d03 04080100     ................
1a003af0:	02020002 02000304 00000403 04070002     ................
1a003b00:	030c0300 09050402 05040103 04030208     ................
1a003b10:	04020305 06040504 0802000c 03000b06     ................
1a003b20:	00090607 07060503 060f0504 03030004     ................
1a003b30:	02000404 00050404 06040502 04060200     ................
1a003b40:	0c050408 05040a04 0003010e 14010a00     ................
1a003b50:	010f0000 0d000012 00001101 0010010c     ................
1a003b60:	07070300 000f0300 01000001 00000000     ................
1a003b70:	000a0600 08060603 06100504 04030005     ................
1a003b80:	03000106 04090400 04010d05 010b0000     ................
1a003b90:	0200000f 00000001 00010104 02010800     ................
1a003ba0:	01090000 09010006 05040002 04010200     ................
1a003bb0:	02020105 02020504 0e00000a 01000b02     ................
1a003bc0:	000c020b ffff0c01                       ........

1a003bc8 <__sf_fake_stderr>:
	...

1a003be8 <__sf_fake_stdin>:
	...

1a003c08 <__sf_fake_stdout>:
	...

1a003c28 <_global_impure_ptr>:
1a003c28:	1000004c 2b302d23 6c680020 6665004c     L...#-0+ .hlL.ef
1a003c38:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a003c48:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a003c58:	64636261 ff006665 1a003c7e 1a003c81     abcdef..~<...<..
1a003c68:	1a003c84 61462d41 3938662d 33323130     .<..A-Fa-f890123
1a003c78:	37363534 2d2b005d 00303000 43005878     4567].+-.00.xX.C
1a003c88:	534f5000 2e005849                        .POSIX...

1a003c91 <_ctype_>:
1a003c91:	20202000 20202020 28282020 20282828     .         ((((( 
1a003ca1:	20202020 20202020 20202020 20202020                     
1a003cb1:	10108820 10101010 10101010 10101010      ...............
1a003cc1:	04040410 04040404 10040404 10101010     ................
1a003cd1:	41411010 41414141 01010101 01010101     ..AAAAAA........
1a003ce1:	01010101 01010101 01010101 10101010     ................
1a003cf1:	42421010 42424242 02020202 02020202     ..BBBBBB........
1a003d01:	02020202 02020202 02020202 10101010     ................
1a003d11:	00000020 00000000 00000000 00000000      ...............
	...
1a003d91:	                                         ...
