#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 22 22:45:50 2017
# Process ID: 9088
# Current directory: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/synth_1
# Command line: vivado.exe -log mem_test.vds -mode batch -messageDb vivado.pb -notrace -source mem_test.tcl
# Log file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/synth_1/mem_test.vds
# Journal file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mem_test.tcl -notrace
Command: synth_design -top mem_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2300 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 297.395 ; gain = 88.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mem_test' [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_test.vhd:13]
INFO: [Synth 8-3491] module 'mem_controller' declared at 'H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_controller.vhd:5' bound to instance 'my_mem_controller' of component 'mem_controller' [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_test.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mem_controller' [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_controller.vhd:19]
INFO: [Synth 8-3491] module 'mem_mod' declared at 'H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_mod.vhd:5' bound to instance 'MEM' of component 'mem_mod' [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'mem_mod' [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_mod.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mem_mod' (1#1) [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_mod.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mem_controller' (2#1) [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mem_test' (3#1) [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_test.vhd:13]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[23]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[22]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[21]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[20]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[19]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[18]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[17]
WARNING: [Synth 8-3331] design mem_controller has unconnected port dataIn[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 351.563 ; gain = 142.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 351.563 ; gain = 142.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 351.563 ; gain = 142.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mem_controller'
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "owner" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   inita |                             0000 |                             0000
                   initb |                             0001 |                             0001
                   initc |                             0010 |                             0010
                 waiting |                             0011 |                             0011
               memaccess |                             0100 |                             0101
                memclock |                             0101 |                             0110
                  memget |                             0110 |                             0111
               raisedone |                             0111 |                             1000
              waitfinish |                             1000 |                             1001
            ownedwaiting |                             1001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'mem_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 393.008 ; gain = 184.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 2     
	  10 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_mod 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module mem_controller 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 2     
	  10 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 469.582 ; gain = 260.629
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'my_mem_controller/done_reg' and it is trimmed from '3' to '1' bits. [H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.srcs/sources_1/new/mem_controller.vhd:67]
INFO: [Synth 8-5544] ROM "my_mem_controller/dataOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 470.625 ; gain = 261.672
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 470.625 ; gain = 261.672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem_mod     | sys_RAM_reg | 64 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'my_mem_controller/currentGame_reg[0]' (FDE) to 'my_mem_controller/currentGame_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/currentGame_reg[1]' (FDE) to 'my_mem_controller/currentGame_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/currentGame_reg[2]' (FDE) to 'my_mem_controller/currentGame_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_controller/currentGame_reg[3] )
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[0]' (FDE) to 'my_mem_controller/s_dataIn_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[1]' (FDE) to 'my_mem_controller/s_dataIn_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[2]' (FDE) to 'my_mem_controller/s_dataIn_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[3]' (FDE) to 'my_mem_controller/s_dataIn_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[4]' (FDE) to 'my_mem_controller/s_dataIn_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[5]' (FDE) to 'my_mem_controller/s_dataIn_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[6]' (FDE) to 'my_mem_controller/s_dataIn_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_controller/s_we_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_controller/s_dataIn_reg[7] )
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_dataIn_reg[7]' (FDE) to 'my_mem_controller/s_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_address_reg[12]' (FDE) to 'my_mem_controller/s_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_address_reg[13]' (FDE) to 'my_mem_controller/s_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_mem_controller/s_address_reg[14]' (FDE) to 'my_mem_controller/s_address_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_mem_controller/s_address_reg[15] )
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/currentGame_reg[3]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/currentGame_reg[2]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/currentGame_reg[1]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/currentGame_reg[0]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[23]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[22]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[21]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[20]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[19]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[18]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[17]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[16]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[15]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[14]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[13]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[12]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[11]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[10]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[9]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/dataOut_reg[8]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_we_reg) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[6]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[5]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[4]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[3]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[2]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[1]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[0]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_address_reg[12]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_dataIn_reg[7]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_address_reg[13]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_address_reg[14]) is unused and will be removed from module mem_test.
WARNING: [Synth 8-3332] Sequential element (my_mem_controller/s_address_reg[15]) is unused and will be removed from module mem_test.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 495.656 ; gain = 286.703
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 495.656 ; gain = 286.703

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 495.656 ; gain = 286.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_mem_controller/MEM/sys_RAM_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 504.547 ; gain = 295.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     5|
|3     |LUT3     |     3|
|4     |LUT4     |    11|
|5     |LUT5     |    18|
|6     |LUT6     |     5|
|7     |RAMB36E1 |    16|
|8     |FDCE     |     5|
|9     |FDRE     |    24|
|10    |IBUF     |    15|
|11    |OBUF     |     9|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   112|
|2     |  my_mem_controller |mem_controller |    87|
|3     |    MEM             |mem_mod        |    24|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 504.547 ; gain = 284.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 504.547 ; gain = 295.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 566.773 ; gain = 351.621
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 566.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 22 22:46:23 2017...
