
Project3-Bank.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08005b98  08005b98  00015b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cac  08005cac  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005cac  08005cac  00015cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cb4  08005cb4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cb4  08005cb4  00015cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cb8  08005cb8  00015cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005cbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019c0  20000010  08005ccc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019d0  08005ccc  000219d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014023  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cbb  00000000  00000000  000340a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b8  00000000  00000000  00036d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd8  00000000  00000000  00037e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002eac  00000000  00000000  00038af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012f79  00000000  00000000  0003b9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2f3f  00000000  00000000  0004e91d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000044f4  00000000  00000000  0014185c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00145d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005b80 	.word	0x08005b80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08005b80 	.word	0x08005b80

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b970 	b.w	80004c8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	460f      	mov	r7, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4694      	mov	ip, r2
 8000214:	d965      	bls.n	80002e2 <__udivmoddi4+0xe2>
 8000216:	fab2 f382 	clz	r3, r2
 800021a:	b143      	cbz	r3, 800022e <__udivmoddi4+0x2e>
 800021c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000220:	f1c3 0220 	rsb	r2, r3, #32
 8000224:	409f      	lsls	r7, r3
 8000226:	fa20 f202 	lsr.w	r2, r0, r2
 800022a:	4317      	orrs	r7, r2
 800022c:	409c      	lsls	r4, r3
 800022e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000232:	fa1f f58c 	uxth.w	r5, ip
 8000236:	fbb7 f1fe 	udiv	r1, r7, lr
 800023a:	0c22      	lsrs	r2, r4, #16
 800023c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000240:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000244:	fb01 f005 	mul.w	r0, r1, r5
 8000248:	4290      	cmp	r0, r2
 800024a:	d90a      	bls.n	8000262 <__udivmoddi4+0x62>
 800024c:	eb1c 0202 	adds.w	r2, ip, r2
 8000250:	f101 37ff 	add.w	r7, r1, #4294967295
 8000254:	f080 811c 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000258:	4290      	cmp	r0, r2
 800025a:	f240 8119 	bls.w	8000490 <__udivmoddi4+0x290>
 800025e:	3902      	subs	r1, #2
 8000260:	4462      	add	r2, ip
 8000262:	1a12      	subs	r2, r2, r0
 8000264:	b2a4      	uxth	r4, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000272:	fb00 f505 	mul.w	r5, r0, r5
 8000276:	42a5      	cmp	r5, r4
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x90>
 800027a:	eb1c 0404 	adds.w	r4, ip, r4
 800027e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000282:	f080 8107 	bcs.w	8000494 <__udivmoddi4+0x294>
 8000286:	42a5      	cmp	r5, r4
 8000288:	f240 8104 	bls.w	8000494 <__udivmoddi4+0x294>
 800028c:	4464      	add	r4, ip
 800028e:	3802      	subs	r0, #2
 8000290:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000294:	1b64      	subs	r4, r4, r5
 8000296:	2100      	movs	r1, #0
 8000298:	b11e      	cbz	r6, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40dc      	lsrs	r4, r3
 800029c:	2300      	movs	r3, #0
 800029e:	e9c6 4300 	strd	r4, r3, [r6]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d908      	bls.n	80002bc <__udivmoddi4+0xbc>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80ed 	beq.w	800048a <__udivmoddi4+0x28a>
 80002b0:	2100      	movs	r1, #0
 80002b2:	e9c6 0500 	strd	r0, r5, [r6]
 80002b6:	4608      	mov	r0, r1
 80002b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002bc:	fab3 f183 	clz	r1, r3
 80002c0:	2900      	cmp	r1, #0
 80002c2:	d149      	bne.n	8000358 <__udivmoddi4+0x158>
 80002c4:	42ab      	cmp	r3, r5
 80002c6:	d302      	bcc.n	80002ce <__udivmoddi4+0xce>
 80002c8:	4282      	cmp	r2, r0
 80002ca:	f200 80f8 	bhi.w	80004be <__udivmoddi4+0x2be>
 80002ce:	1a84      	subs	r4, r0, r2
 80002d0:	eb65 0203 	sbc.w	r2, r5, r3
 80002d4:	2001      	movs	r0, #1
 80002d6:	4617      	mov	r7, r2
 80002d8:	2e00      	cmp	r6, #0
 80002da:	d0e2      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	e9c6 4700 	strd	r4, r7, [r6]
 80002e0:	e7df      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002e2:	b902      	cbnz	r2, 80002e6 <__udivmoddi4+0xe6>
 80002e4:	deff      	udf	#255	; 0xff
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8090 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2101      	movs	r1, #1
 80002fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000300:	fb07 2015 	mls	r0, r7, r5, r2
 8000304:	0c22      	lsrs	r2, r4, #16
 8000306:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800030a:	fb0e f005 	mul.w	r0, lr, r5
 800030e:	4290      	cmp	r0, r2
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x124>
 8000312:	eb1c 0202 	adds.w	r2, ip, r2
 8000316:	f105 38ff 	add.w	r8, r5, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4290      	cmp	r0, r2
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2b8>
 8000322:	4645      	mov	r5, r8
 8000324:	1a12      	subs	r2, r2, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb2 f0f7 	udiv	r0, r2, r7
 800032c:	fb07 2210 	mls	r2, r7, r0, r2
 8000330:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x14e>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 32ff 	add.w	r2, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x14c>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2c2>
 800034c:	4610      	mov	r0, r2
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000356:	e79f      	b.n	8000298 <__udivmoddi4+0x98>
 8000358:	f1c1 0720 	rsb	r7, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa05 f401 	lsl.w	r4, r5, r1
 800036a:	fa20 f307 	lsr.w	r3, r0, r7
 800036e:	40fd      	lsrs	r5, r7
 8000370:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000374:	4323      	orrs	r3, r4
 8000376:	fbb5 f8f9 	udiv	r8, r5, r9
 800037a:	fa1f fe8c 	uxth.w	lr, ip
 800037e:	fb09 5518 	mls	r5, r9, r8, r5
 8000382:	0c1c      	lsrs	r4, r3, #16
 8000384:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000388:	fb08 f50e 	mul.w	r5, r8, lr
 800038c:	42a5      	cmp	r5, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	fa00 f001 	lsl.w	r0, r0, r1
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1c 0404 	adds.w	r4, ip, r4
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2b4>
 80003a4:	42a5      	cmp	r5, r4
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2b4>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4464      	add	r4, ip
 80003b0:	1b64      	subs	r4, r4, r5
 80003b2:	b29d      	uxth	r5, r3
 80003b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b8:	fb09 4413 	mls	r4, r9, r3, r4
 80003bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1c 0404 	adds.w	r4, ip, r4
 80003cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2ac>
 80003d2:	45a6      	cmp	lr, r4
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2ac>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	4464      	add	r4, ip
 80003da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003de:	fba3 9502 	umull	r9, r5, r3, r2
 80003e2:	eba4 040e 	sub.w	r4, r4, lr
 80003e6:	42ac      	cmp	r4, r5
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46ae      	mov	lr, r5
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x29c>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x298>
 80003f0:	b156      	cbz	r6, 8000408 <__udivmoddi4+0x208>
 80003f2:	ebb0 0208 	subs.w	r2, r0, r8
 80003f6:	eb64 040e 	sbc.w	r4, r4, lr
 80003fa:	fa04 f707 	lsl.w	r7, r4, r7
 80003fe:	40ca      	lsrs	r2, r1
 8000400:	40cc      	lsrs	r4, r1
 8000402:	4317      	orrs	r7, r2
 8000404:	e9c6 7400 	strd	r7, r4, [r6]
 8000408:	4618      	mov	r0, r3
 800040a:	2100      	movs	r1, #0
 800040c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000410:	f1c3 0120 	rsb	r1, r3, #32
 8000414:	fa02 fc03 	lsl.w	ip, r2, r3
 8000418:	fa20 f201 	lsr.w	r2, r0, r1
 800041c:	fa25 f101 	lsr.w	r1, r5, r1
 8000420:	409d      	lsls	r5, r3
 8000422:	432a      	orrs	r2, r5
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000430:	fb07 1510 	mls	r5, r7, r0, r1
 8000434:	0c11      	lsrs	r1, r2, #16
 8000436:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800043a:	fb00 f50e 	mul.w	r5, r0, lr
 800043e:	428d      	cmp	r5, r1
 8000440:	fa04 f403 	lsl.w	r4, r4, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x258>
 8000446:	eb1c 0101 	adds.w	r1, ip, r1
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000450:	428d      	cmp	r5, r1
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000454:	3802      	subs	r0, #2
 8000456:	4461      	add	r1, ip
 8000458:	1b49      	subs	r1, r1, r5
 800045a:	b292      	uxth	r2, r2
 800045c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000460:	fb07 1115 	mls	r1, r7, r5, r1
 8000464:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000468:	fb05 f10e 	mul.w	r1, r5, lr
 800046c:	4291      	cmp	r1, r2
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x282>
 8000470:	eb1c 0202 	adds.w	r2, ip, r2
 8000474:	f105 38ff 	add.w	r8, r5, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2a8>
 800047a:	4291      	cmp	r1, r2
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2a8>
 800047e:	3d02      	subs	r5, #2
 8000480:	4462      	add	r2, ip
 8000482:	1a52      	subs	r2, r2, r1
 8000484:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0xfc>
 800048a:	4631      	mov	r1, r6
 800048c:	4630      	mov	r0, r6
 800048e:	e708      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000490:	4639      	mov	r1, r7
 8000492:	e6e6      	b.n	8000262 <__udivmoddi4+0x62>
 8000494:	4610      	mov	r0, r2
 8000496:	e6fb      	b.n	8000290 <__udivmoddi4+0x90>
 8000498:	4548      	cmp	r0, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004a4:	3b01      	subs	r3, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a8:	4645      	mov	r5, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x282>
 80004ac:	462b      	mov	r3, r5
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1da>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x258>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b8:	3d02      	subs	r5, #2
 80004ba:	4462      	add	r2, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x124>
 80004be:	4608      	mov	r0, r1
 80004c0:	e70a      	b.n	80002d8 <__udivmoddi4+0xd8>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x14e>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d0:	f000 fa36 	bl	8000940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d4:	f000 f842 	bl	800055c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d8:	f000 f8c2 	bl	8000660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004dc:	f000 f890 	bl	8000600 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004e0:	f002 fdc2 	bl	8003068 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Tellers */
  TellersHandle = osThreadNew(StartTellers, NULL, &Tellers_attributes);
 80004e4:	4a11      	ldr	r2, [pc, #68]	; (800052c <main+0x60>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	4811      	ldr	r0, [pc, #68]	; (8000530 <main+0x64>)
 80004ea:	f002 fe07 	bl	80030fc <osThreadNew>
 80004ee:	4603      	mov	r3, r0
 80004f0:	4a10      	ldr	r2, [pc, #64]	; (8000534 <main+0x68>)
 80004f2:	6013      	str	r3, [r2, #0]

  /* creation of Customers */
  CustomersHandle = osThreadNew(StartCustomers, NULL, &Customers_attributes);
 80004f4:	4a10      	ldr	r2, [pc, #64]	; (8000538 <main+0x6c>)
 80004f6:	2100      	movs	r1, #0
 80004f8:	4810      	ldr	r0, [pc, #64]	; (800053c <main+0x70>)
 80004fa:	f002 fdff 	bl	80030fc <osThreadNew>
 80004fe:	4603      	mov	r3, r0
 8000500:	4a0f      	ldr	r2, [pc, #60]	; (8000540 <main+0x74>)
 8000502:	6013      	str	r3, [r2, #0]

  /* creation of Clock */
  ClockHandle = osThreadNew(StartClock, NULL, &Clock_attributes);
 8000504:	4a0f      	ldr	r2, [pc, #60]	; (8000544 <main+0x78>)
 8000506:	2100      	movs	r1, #0
 8000508:	480f      	ldr	r0, [pc, #60]	; (8000548 <main+0x7c>)
 800050a:	f002 fdf7 	bl	80030fc <osThreadNew>
 800050e:	4603      	mov	r3, r0
 8000510:	4a0e      	ldr	r2, [pc, #56]	; (800054c <main+0x80>)
 8000512:	6013      	str	r3, [r2, #0]

  /* creation of Manager */
  ManagerHandle = osThreadNew(StartManager, NULL, &Manager_attributes);
 8000514:	4a0e      	ldr	r2, [pc, #56]	; (8000550 <main+0x84>)
 8000516:	2100      	movs	r1, #0
 8000518:	480e      	ldr	r0, [pc, #56]	; (8000554 <main+0x88>)
 800051a:	f002 fdef 	bl	80030fc <osThreadNew>
 800051e:	4603      	mov	r3, r0
 8000520:	4a0d      	ldr	r2, [pc, #52]	; (8000558 <main+0x8c>)
 8000522:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000524:	f002 fdc4 	bl	80030b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000528:	e7fe      	b.n	8000528 <main+0x5c>
 800052a:	bf00      	nop
 800052c:	08005bd4 	.word	0x08005bd4
 8000530:	0800072d 	.word	0x0800072d
 8000534:	200000b4 	.word	0x200000b4
 8000538:	08005bf8 	.word	0x08005bf8
 800053c:	0800073d 	.word	0x0800073d
 8000540:	200000b8 	.word	0x200000b8
 8000544:	08005c1c 	.word	0x08005c1c
 8000548:	0800074d 	.word	0x0800074d
 800054c:	200000bc 	.word	0x200000bc
 8000550:	08005c40 	.word	0x08005c40
 8000554:	0800075d 	.word	0x0800075d
 8000558:	200000c0 	.word	0x200000c0

0800055c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b096      	sub	sp, #88	; 0x58
 8000560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000562:	f107 0314 	add.w	r3, r7, #20
 8000566:	2244      	movs	r2, #68	; 0x44
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f005 face 	bl	8005b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000570:	463b      	mov	r3, r7
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]
 800057c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800057e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000582:	f000 fd0f 	bl	8000fa4 <HAL_PWREx_ControlVoltageScaling>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800058c:	f000 f8ee 	bl	800076c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000590:	2302      	movs	r3, #2
 8000592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000594:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000598:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800059a:	2310      	movs	r3, #16
 800059c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059e:	2302      	movs	r3, #2
 80005a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005a2:	2302      	movs	r3, #2
 80005a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005a6:	2301      	movs	r3, #1
 80005a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80005aa:	230a      	movs	r3, #10
 80005ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005ae:	2307      	movs	r3, #7
 80005b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005b2:	2302      	movs	r3, #2
 80005b4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005b6:	2302      	movs	r3, #2
 80005b8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ba:	f107 0314 	add.w	r3, r7, #20
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 fd46 	bl	8001050 <HAL_RCC_OscConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005ca:	f000 f8cf 	bl	800076c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ce:	230f      	movs	r3, #15
 80005d0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d2:	2303      	movs	r3, #3
 80005d4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005de:	2300      	movs	r3, #0
 80005e0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005e2:	463b      	mov	r3, r7
 80005e4:	2104      	movs	r1, #4
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 f90e 	bl	8001808 <HAL_RCC_ClockConfig>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005f2:	f000 f8bb 	bl	800076c <Error_Handler>
  }
}
 80005f6:	bf00      	nop
 80005f8:	3758      	adds	r7, #88	; 0x58
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
	...

08000600 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000604:	4b14      	ldr	r3, [pc, #80]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000606:	4a15      	ldr	r2, [pc, #84]	; (800065c <MX_USART2_UART_Init+0x5c>)
 8000608:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800060a:	4b13      	ldr	r3, [pc, #76]	; (8000658 <MX_USART2_UART_Init+0x58>)
 800060c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000610:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000612:	4b11      	ldr	r3, [pc, #68]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000618:	4b0f      	ldr	r3, [pc, #60]	; (8000658 <MX_USART2_UART_Init+0x58>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800061e:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000626:	220c      	movs	r2, #12
 8000628:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062a:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <MX_USART2_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000630:	4b09      	ldr	r3, [pc, #36]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000638:	2200      	movs	r2, #0
 800063a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <MX_USART2_UART_Init+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000642:	4805      	ldr	r0, [pc, #20]	; (8000658 <MX_USART2_UART_Init+0x58>)
 8000644:	f001 ffc0 	bl	80025c8 <HAL_UART_Init>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800064e:	f000 f88d 	bl	800076c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	2000002c 	.word	0x2000002c
 800065c:	40004400 	.word	0x40004400

08000660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b08a      	sub	sp, #40	; 0x28
 8000664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000666:	f107 0314 	add.w	r3, r7, #20
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	60da      	str	r2, [r3, #12]
 8000674:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000676:	4b2b      	ldr	r3, [pc, #172]	; (8000724 <MX_GPIO_Init+0xc4>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800067a:	4a2a      	ldr	r2, [pc, #168]	; (8000724 <MX_GPIO_Init+0xc4>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000682:	4b28      	ldr	r3, [pc, #160]	; (8000724 <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000686:	f003 0304 	and.w	r3, r3, #4
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b25      	ldr	r3, [pc, #148]	; (8000724 <MX_GPIO_Init+0xc4>)
 8000690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000692:	4a24      	ldr	r2, [pc, #144]	; (8000724 <MX_GPIO_Init+0xc4>)
 8000694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000698:	64d3      	str	r3, [r2, #76]	; 0x4c
 800069a:	4b22      	ldr	r3, [pc, #136]	; (8000724 <MX_GPIO_Init+0xc4>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	4b1f      	ldr	r3, [pc, #124]	; (8000724 <MX_GPIO_Init+0xc4>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006aa:	4a1e      	ldr	r2, [pc, #120]	; (8000724 <MX_GPIO_Init+0xc4>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006b2:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <MX_GPIO_Init+0xc4>)
 80006b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006be:	4b19      	ldr	r3, [pc, #100]	; (8000724 <MX_GPIO_Init+0xc4>)
 80006c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c2:	4a18      	ldr	r2, [pc, #96]	; (8000724 <MX_GPIO_Init+0xc4>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006ca:	4b16      	ldr	r3, [pc, #88]	; (8000724 <MX_GPIO_Init+0xc4>)
 80006cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	2120      	movs	r1, #32
 80006da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006de:	f000 fc3b 	bl	8000f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006e8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80006ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	2300      	movs	r3, #0
 80006f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	480b      	ldr	r0, [pc, #44]	; (8000728 <MX_GPIO_Init+0xc8>)
 80006fa:	f000 fa83 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006fe:	2320      	movs	r3, #32
 8000700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000702:	2301      	movs	r3, #1
 8000704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	2300      	movs	r3, #0
 800070c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	4619      	mov	r1, r3
 8000714:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000718:	f000 fa74 	bl	8000c04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800071c:	bf00      	nop
 800071e:	3728      	adds	r7, #40	; 0x28
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40021000 	.word	0x40021000
 8000728:	48000800 	.word	0x48000800

0800072c <StartTellers>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTellers */
void StartTellers(void *argument)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000734:	2001      	movs	r0, #1
 8000736:	f002 fd73 	bl	8003220 <osDelay>
 800073a:	e7fb      	b.n	8000734 <StartTellers+0x8>

0800073c <StartCustomers>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCustomers */
void StartCustomers(void *argument)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCustomers */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000744:	2001      	movs	r0, #1
 8000746:	f002 fd6b 	bl	8003220 <osDelay>
 800074a:	e7fb      	b.n	8000744 <StartCustomers+0x8>

0800074c <StartClock>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClock */
void StartClock(void *argument)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClock */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000754:	2001      	movs	r0, #1
 8000756:	f002 fd63 	bl	8003220 <osDelay>
 800075a:	e7fb      	b.n	8000754 <StartClock+0x8>

0800075c <StartManager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManager */
void StartManager(void *argument)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartManager */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000764:	2001      	movs	r0, #1
 8000766:	f002 fd5b 	bl	8003220 <osDelay>
 800076a:	e7fb      	b.n	8000764 <StartManager+0x8>

0800076c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000770:	b672      	cpsid	i
}
 8000772:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000774:	e7fe      	b.n	8000774 <Error_Handler+0x8>
	...

08000778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800077e:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <HAL_MspInit+0x4c>)
 8000780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000782:	4a10      	ldr	r2, [pc, #64]	; (80007c4 <HAL_MspInit+0x4c>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6613      	str	r3, [r2, #96]	; 0x60
 800078a:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <HAL_MspInit+0x4c>)
 800078c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000796:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <HAL_MspInit+0x4c>)
 8000798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800079a:	4a0a      	ldr	r2, [pc, #40]	; (80007c4 <HAL_MspInit+0x4c>)
 800079c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a0:	6593      	str	r3, [r2, #88]	; 0x58
 80007a2:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <HAL_MspInit+0x4c>)
 80007a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	210f      	movs	r1, #15
 80007b2:	f06f 0001 	mvn.w	r0, #1
 80007b6:	f000 f9fc 	bl	8000bb2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000

080007c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0ac      	sub	sp, #176	; 0xb0
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	2288      	movs	r2, #136	; 0x88
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f005 f98f 	bl	8005b0c <memset>
  if(huart->Instance==USART2)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a21      	ldr	r2, [pc, #132]	; (8000878 <HAL_UART_MspInit+0xb0>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d13b      	bne.n	8000870 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4618      	mov	r0, r3
 8000806:	f001 fa23 	bl	8001c50 <HAL_RCCEx_PeriphCLKConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000810:	f7ff ffac 	bl	800076c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000814:	4b19      	ldr	r3, [pc, #100]	; (800087c <HAL_UART_MspInit+0xb4>)
 8000816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000818:	4a18      	ldr	r2, [pc, #96]	; (800087c <HAL_UART_MspInit+0xb4>)
 800081a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800081e:	6593      	str	r3, [r2, #88]	; 0x58
 8000820:	4b16      	ldr	r3, [pc, #88]	; (800087c <HAL_UART_MspInit+0xb4>)
 8000822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000828:	613b      	str	r3, [r7, #16]
 800082a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082c:	4b13      	ldr	r3, [pc, #76]	; (800087c <HAL_UART_MspInit+0xb4>)
 800082e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000830:	4a12      	ldr	r2, [pc, #72]	; (800087c <HAL_UART_MspInit+0xb4>)
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000838:	4b10      	ldr	r3, [pc, #64]	; (800087c <HAL_UART_MspInit+0xb4>)
 800083a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083c:	f003 0301 	and.w	r3, r3, #1
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000844:	230c      	movs	r3, #12
 8000846:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084a:	2302      	movs	r3, #2
 800084c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000856:	2303      	movs	r3, #3
 8000858:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800085c:	2307      	movs	r3, #7
 800085e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000866:	4619      	mov	r1, r3
 8000868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086c:	f000 f9ca 	bl	8000c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000870:	bf00      	nop
 8000872:	37b0      	adds	r7, #176	; 0xb0
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40004400 	.word	0x40004400
 800087c:	40021000 	.word	0x40021000

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000884:	e7fe      	b.n	8000884 <NMI_Handler+0x4>

08000886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088a:	e7fe      	b.n	800088a <HardFault_Handler+0x4>

0800088c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000890:	e7fe      	b.n	8000890 <MemManage_Handler+0x4>

08000892 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000896:	e7fe      	b.n	8000896 <BusFault_Handler+0x4>

08000898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800089c:	e7fe      	b.n	800089c <UsageFault_Handler+0x4>

0800089e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b0:	f000 f8a2 	bl	80009f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80008b4:	f004 f8c2 	bl	8004a3c <xTaskGetSchedulerState>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d001      	beq.n	80008c2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008be:	f004 feab 	bl	8005618 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <SystemInit+0x20>)
 80008ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008d2:	4a05      	ldr	r2, [pc, #20]	; (80008e8 <SystemInit+0x20>)
 80008d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80008ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000924 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008f0:	f7ff ffea 	bl	80008c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f4:	480c      	ldr	r0, [pc, #48]	; (8000928 <LoopForever+0x6>)
  ldr r1, =_edata
 80008f6:	490d      	ldr	r1, [pc, #52]	; (800092c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008f8:	4a0d      	ldr	r2, [pc, #52]	; (8000930 <LoopForever+0xe>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008fc:	e002      	b.n	8000904 <LoopCopyDataInit>

080008fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000902:	3304      	adds	r3, #4

08000904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000908:	d3f9      	bcc.n	80008fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800090a:	4a0a      	ldr	r2, [pc, #40]	; (8000934 <LoopForever+0x12>)
  ldr r4, =_ebss
 800090c:	4c0a      	ldr	r4, [pc, #40]	; (8000938 <LoopForever+0x16>)
  movs r3, #0
 800090e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000910:	e001      	b.n	8000916 <LoopFillZerobss>

08000912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000914:	3204      	adds	r2, #4

08000916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000918:	d3fb      	bcc.n	8000912 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800091a:	f005 f8ff 	bl	8005b1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800091e:	f7ff fdd5 	bl	80004cc <main>

08000922 <LoopForever>:

LoopForever:
    b LoopForever
 8000922:	e7fe      	b.n	8000922 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000924:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800092c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000930:	08005cbc 	.word	0x08005cbc
  ldr r2, =_sbss
 8000934:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000938:	200019d0 	.word	0x200019d0

0800093c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800093c:	e7fe      	b.n	800093c <ADC1_2_IRQHandler>
	...

08000940 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000946:	2300      	movs	r3, #0
 8000948:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <HAL_Init+0x3c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0b      	ldr	r2, [pc, #44]	; (800097c <HAL_Init+0x3c>)
 8000950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000954:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000956:	2003      	movs	r0, #3
 8000958:	f000 f920 	bl	8000b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800095c:	200f      	movs	r0, #15
 800095e:	f000 f80f 	bl	8000980 <HAL_InitTick>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d002      	beq.n	800096e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000968:	2301      	movs	r3, #1
 800096a:	71fb      	strb	r3, [r7, #7]
 800096c:	e001      	b.n	8000972 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800096e:	f7ff ff03 	bl	8000778 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000972:	79fb      	ldrb	r3, [r7, #7]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40022000 	.word	0x40022000

08000980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000988:	2300      	movs	r3, #0
 800098a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800098c:	4b17      	ldr	r3, [pc, #92]	; (80009ec <HAL_InitTick+0x6c>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d023      	beq.n	80009dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <HAL_InitTick+0x70>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	4b14      	ldr	r3, [pc, #80]	; (80009ec <HAL_InitTick+0x6c>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4619      	mov	r1, r3
 800099e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f91d 	bl	8000bea <HAL_SYSTICK_Config>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d10f      	bne.n	80009d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2b0f      	cmp	r3, #15
 80009ba:	d809      	bhi.n	80009d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009bc:	2200      	movs	r2, #0
 80009be:	6879      	ldr	r1, [r7, #4]
 80009c0:	f04f 30ff 	mov.w	r0, #4294967295
 80009c4:	f000 f8f5 	bl	8000bb2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c8:	4a0a      	ldr	r2, [pc, #40]	; (80009f4 <HAL_InitTick+0x74>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6013      	str	r3, [r2, #0]
 80009ce:	e007      	b.n	80009e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009d0:	2301      	movs	r3, #1
 80009d2:	73fb      	strb	r3, [r7, #15]
 80009d4:	e004      	b.n	80009e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009d6:	2301      	movs	r3, #1
 80009d8:	73fb      	strb	r3, [r7, #15]
 80009da:	e001      	b.n	80009e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009dc:	2301      	movs	r3, #1
 80009de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000000 	.word	0x20000000
 80009f4:	20000004 	.word	0x20000004

080009f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <HAL_IncTick+0x20>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	461a      	mov	r2, r3
 8000a02:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <HAL_IncTick+0x24>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4413      	add	r3, r2
 8000a08:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <HAL_IncTick+0x24>)
 8000a0a:	6013      	str	r3, [r2, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	20000008 	.word	0x20000008
 8000a1c:	200000c4 	.word	0x200000c4

08000a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return uwTick;
 8000a24:	4b03      	ldr	r3, [pc, #12]	; (8000a34 <HAL_GetTick+0x14>)
 8000a26:	681b      	ldr	r3, [r3, #0]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	200000c4 	.word	0x200000c4

08000a38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b085      	sub	sp, #20
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	f003 0307 	and.w	r3, r3, #7
 8000a46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <__NVIC_SetPriorityGrouping+0x44>)
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a4e:	68ba      	ldr	r2, [r7, #8]
 8000a50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a54:	4013      	ands	r3, r2
 8000a56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a6a:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <__NVIC_SetPriorityGrouping+0x44>)
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	60d3      	str	r3, [r2, #12]
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a84:	4b04      	ldr	r3, [pc, #16]	; (8000a98 <__NVIC_GetPriorityGrouping+0x18>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	0a1b      	lsrs	r3, r3, #8
 8000a8a:	f003 0307 	and.w	r3, r3, #7
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	6039      	str	r1, [r7, #0]
 8000aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	db0a      	blt.n	8000ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	490c      	ldr	r1, [pc, #48]	; (8000ae8 <__NVIC_SetPriority+0x4c>)
 8000ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aba:	0112      	lsls	r2, r2, #4
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	440b      	add	r3, r1
 8000ac0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac4:	e00a      	b.n	8000adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	4908      	ldr	r1, [pc, #32]	; (8000aec <__NVIC_SetPriority+0x50>)
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	f003 030f 	and.w	r3, r3, #15
 8000ad2:	3b04      	subs	r3, #4
 8000ad4:	0112      	lsls	r2, r2, #4
 8000ad6:	b2d2      	uxtb	r2, r2
 8000ad8:	440b      	add	r3, r1
 8000ada:	761a      	strb	r2, [r3, #24]
}
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	e000e100 	.word	0xe000e100
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b089      	sub	sp, #36	; 0x24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	60f8      	str	r0, [r7, #12]
 8000af8:	60b9      	str	r1, [r7, #8]
 8000afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	f003 0307 	and.w	r3, r3, #7
 8000b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b04:	69fb      	ldr	r3, [r7, #28]
 8000b06:	f1c3 0307 	rsb	r3, r3, #7
 8000b0a:	2b04      	cmp	r3, #4
 8000b0c:	bf28      	it	cs
 8000b0e:	2304      	movcs	r3, #4
 8000b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	3304      	adds	r3, #4
 8000b16:	2b06      	cmp	r3, #6
 8000b18:	d902      	bls.n	8000b20 <NVIC_EncodePriority+0x30>
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3b03      	subs	r3, #3
 8000b1e:	e000      	b.n	8000b22 <NVIC_EncodePriority+0x32>
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b24:	f04f 32ff 	mov.w	r2, #4294967295
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2e:	43da      	mvns	r2, r3
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	401a      	ands	r2, r3
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b38:	f04f 31ff 	mov.w	r1, #4294967295
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b42:	43d9      	mvns	r1, r3
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b48:	4313      	orrs	r3, r2
         );
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3724      	adds	r7, #36	; 0x24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
	...

08000b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b68:	d301      	bcc.n	8000b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	e00f      	b.n	8000b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <SysTick_Config+0x40>)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	3b01      	subs	r3, #1
 8000b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b76:	210f      	movs	r1, #15
 8000b78:	f04f 30ff 	mov.w	r0, #4294967295
 8000b7c:	f7ff ff8e 	bl	8000a9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b80:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <SysTick_Config+0x40>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b86:	4b04      	ldr	r3, [pc, #16]	; (8000b98 <SysTick_Config+0x40>)
 8000b88:	2207      	movs	r2, #7
 8000b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	e000e010 	.word	0xe000e010

08000b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f7ff ff47 	bl	8000a38 <__NVIC_SetPriorityGrouping>
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b086      	sub	sp, #24
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	4603      	mov	r3, r0
 8000bba:	60b9      	str	r1, [r7, #8]
 8000bbc:	607a      	str	r2, [r7, #4]
 8000bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000bc4:	f7ff ff5c 	bl	8000a80 <__NVIC_GetPriorityGrouping>
 8000bc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	68b9      	ldr	r1, [r7, #8]
 8000bce:	6978      	ldr	r0, [r7, #20]
 8000bd0:	f7ff ff8e 	bl	8000af0 <NVIC_EncodePriority>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bda:	4611      	mov	r1, r2
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff5d 	bl	8000a9c <__NVIC_SetPriority>
}
 8000be2:	bf00      	nop
 8000be4:	3718      	adds	r7, #24
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff ffb0 	bl	8000b58 <SysTick_Config>
 8000bf8:	4603      	mov	r3, r0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b087      	sub	sp, #28
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c12:	e17f      	b.n	8000f14 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	2101      	movs	r1, #1
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	4013      	ands	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f000 8171 	beq.w	8000f0e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f003 0303 	and.w	r3, r3, #3
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d005      	beq.n	8000c44 <HAL_GPIO_Init+0x40>
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f003 0303 	and.w	r3, r3, #3
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d130      	bne.n	8000ca6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	2203      	movs	r2, #3
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	43db      	mvns	r3, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	68da      	ldr	r2, [r3, #12]
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	693a      	ldr	r2, [r7, #16]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	43db      	mvns	r3, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	091b      	lsrs	r3, r3, #4
 8000c90:	f003 0201 	and.w	r2, r3, #1
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f003 0303 	and.w	r3, r3, #3
 8000cae:	2b03      	cmp	r3, #3
 8000cb0:	d118      	bne.n	8000ce4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000cb8:	2201      	movs	r2, #1
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	08db      	lsrs	r3, r3, #3
 8000cce:	f003 0201 	and.w	r2, r3, #1
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	693a      	ldr	r2, [r7, #16]
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f003 0303 	and.w	r3, r3, #3
 8000cec:	2b03      	cmp	r3, #3
 8000cee:	d017      	beq.n	8000d20 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	2203      	movs	r2, #3
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	43db      	mvns	r3, r3
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f003 0303 	and.w	r3, r3, #3
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d123      	bne.n	8000d74 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	08da      	lsrs	r2, r3, #3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	3208      	adds	r2, #8
 8000d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d38:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	f003 0307 	and.w	r3, r3, #7
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	220f      	movs	r2, #15
 8000d44:	fa02 f303 	lsl.w	r3, r2, r3
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	691a      	ldr	r2, [r3, #16]
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	4313      	orrs	r3, r2
 8000d64:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	08da      	lsrs	r2, r3, #3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3208      	adds	r2, #8
 8000d6e:	6939      	ldr	r1, [r7, #16]
 8000d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	2203      	movs	r2, #3
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f003 0203 	and.w	r2, r3, #3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f000 80ac 	beq.w	8000f0e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db6:	4b5f      	ldr	r3, [pc, #380]	; (8000f34 <HAL_GPIO_Init+0x330>)
 8000db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dba:	4a5e      	ldr	r2, [pc, #376]	; (8000f34 <HAL_GPIO_Init+0x330>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6613      	str	r3, [r2, #96]	; 0x60
 8000dc2:	4b5c      	ldr	r3, [pc, #368]	; (8000f34 <HAL_GPIO_Init+0x330>)
 8000dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	60bb      	str	r3, [r7, #8]
 8000dcc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000dce:	4a5a      	ldr	r2, [pc, #360]	; (8000f38 <HAL_GPIO_Init+0x334>)
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	089b      	lsrs	r3, r3, #2
 8000dd4:	3302      	adds	r3, #2
 8000dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	f003 0303 	and.w	r3, r3, #3
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	220f      	movs	r2, #15
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	4013      	ands	r3, r2
 8000df0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000df8:	d025      	beq.n	8000e46 <HAL_GPIO_Init+0x242>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a4f      	ldr	r2, [pc, #316]	; (8000f3c <HAL_GPIO_Init+0x338>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d01f      	beq.n	8000e42 <HAL_GPIO_Init+0x23e>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a4e      	ldr	r2, [pc, #312]	; (8000f40 <HAL_GPIO_Init+0x33c>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d019      	beq.n	8000e3e <HAL_GPIO_Init+0x23a>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a4d      	ldr	r2, [pc, #308]	; (8000f44 <HAL_GPIO_Init+0x340>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d013      	beq.n	8000e3a <HAL_GPIO_Init+0x236>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a4c      	ldr	r2, [pc, #304]	; (8000f48 <HAL_GPIO_Init+0x344>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d00d      	beq.n	8000e36 <HAL_GPIO_Init+0x232>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a4b      	ldr	r2, [pc, #300]	; (8000f4c <HAL_GPIO_Init+0x348>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d007      	beq.n	8000e32 <HAL_GPIO_Init+0x22e>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a4a      	ldr	r2, [pc, #296]	; (8000f50 <HAL_GPIO_Init+0x34c>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d101      	bne.n	8000e2e <HAL_GPIO_Init+0x22a>
 8000e2a:	2306      	movs	r3, #6
 8000e2c:	e00c      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e2e:	2307      	movs	r3, #7
 8000e30:	e00a      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e32:	2305      	movs	r3, #5
 8000e34:	e008      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e36:	2304      	movs	r3, #4
 8000e38:	e006      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e004      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e3e:	2302      	movs	r3, #2
 8000e40:	e002      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <HAL_GPIO_Init+0x244>
 8000e46:	2300      	movs	r3, #0
 8000e48:	697a      	ldr	r2, [r7, #20]
 8000e4a:	f002 0203 	and.w	r2, r2, #3
 8000e4e:	0092      	lsls	r2, r2, #2
 8000e50:	4093      	lsls	r3, r2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e58:	4937      	ldr	r1, [pc, #220]	; (8000f38 <HAL_GPIO_Init+0x334>)
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	089b      	lsrs	r3, r3, #2
 8000e5e:	3302      	adds	r3, #2
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e66:	4b3b      	ldr	r3, [pc, #236]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e8a:	4a32      	ldr	r2, [pc, #200]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e90:	4b30      	ldr	r3, [pc, #192]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d003      	beq.n	8000eb4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000eb4:	4a27      	ldr	r2, [pc, #156]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000eba:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ede:	4a1d      	ldr	r2, [pc, #116]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	43db      	mvns	r3, r3
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d003      	beq.n	8000f08 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f08:	4a12      	ldr	r2, [pc, #72]	; (8000f54 <HAL_GPIO_Init+0x350>)
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	3301      	adds	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f47f ae78 	bne.w	8000c14 <HAL_GPIO_Init+0x10>
  }
}
 8000f24:	bf00      	nop
 8000f26:	bf00      	nop
 8000f28:	371c      	adds	r7, #28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40010000 	.word	0x40010000
 8000f3c:	48000400 	.word	0x48000400
 8000f40:	48000800 	.word	0x48000800
 8000f44:	48000c00 	.word	0x48000c00
 8000f48:	48001000 	.word	0x48001000
 8000f4c:	48001400 	.word	0x48001400
 8000f50:	48001800 	.word	0x48001800
 8000f54:	40010400 	.word	0x40010400

08000f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	807b      	strh	r3, [r7, #2]
 8000f64:	4613      	mov	r3, r2
 8000f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f68:	787b      	ldrb	r3, [r7, #1]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f6e:	887a      	ldrh	r2, [r7, #2]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f74:	e002      	b.n	8000f7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f76:	887a      	ldrh	r2, [r7, #2]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000f8c:	4b04      	ldr	r3, [pc, #16]	; (8000fa0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40007000 	.word	0x40007000

08000fa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fb2:	d130      	bne.n	8001016 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fb4:	4b23      	ldr	r3, [pc, #140]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fc0:	d038      	beq.n	8001034 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc2:	4b20      	ldr	r3, [pc, #128]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fca:	4a1e      	ldr	r2, [pc, #120]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2232      	movs	r2, #50	; 0x32
 8000fd8:	fb02 f303 	mul.w	r3, r2, r3
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	; (800104c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000fde:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe2:	0c9b      	lsrs	r3, r3, #18
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fe8:	e002      	b.n	8000ff0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ff0:	4b14      	ldr	r3, [pc, #80]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ffc:	d102      	bne.n	8001004 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f2      	bne.n	8000fea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001004:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800100c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001010:	d110      	bne.n	8001034 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e00f      	b.n	8001036 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001016:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800101e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001022:	d007      	beq.n	8001034 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001024:	4b07      	ldr	r3, [pc, #28]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800102c:	4a05      	ldr	r2, [pc, #20]	; (8001044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800102e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001032:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40007000 	.word	0x40007000
 8001048:	20000000 	.word	0x20000000
 800104c:	431bde83 	.word	0x431bde83

08001050 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e3ca      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001062:	4b97      	ldr	r3, [pc, #604]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f003 030c 	and.w	r3, r3, #12
 800106a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800106c:	4b94      	ldr	r3, [pc, #592]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	f003 0303 	and.w	r3, r3, #3
 8001074:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0310 	and.w	r3, r3, #16
 800107e:	2b00      	cmp	r3, #0
 8001080:	f000 80e4 	beq.w	800124c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <HAL_RCC_OscConfig+0x4a>
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	2b0c      	cmp	r3, #12
 800108e:	f040 808b 	bne.w	80011a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2b01      	cmp	r3, #1
 8001096:	f040 8087 	bne.w	80011a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800109a:	4b89      	ldr	r3, [pc, #548]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_OscConfig+0x62>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	699b      	ldr	r3, [r3, #24]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e3a2      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a1a      	ldr	r2, [r3, #32]
 80010b6:	4b82      	ldr	r3, [pc, #520]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0308 	and.w	r3, r3, #8
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d004      	beq.n	80010cc <HAL_RCC_OscConfig+0x7c>
 80010c2:	4b7f      	ldr	r3, [pc, #508]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010ca:	e005      	b.n	80010d8 <HAL_RCC_OscConfig+0x88>
 80010cc:	4b7c      	ldr	r3, [pc, #496]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80010ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010d2:	091b      	lsrs	r3, r3, #4
 80010d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010d8:	4293      	cmp	r3, r2
 80010da:	d223      	bcs.n	8001124 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a1b      	ldr	r3, [r3, #32]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 fd55 	bl	8001b90 <RCC_SetFlashLatencyFromMSIRange>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e383      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010f0:	4b73      	ldr	r3, [pc, #460]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a72      	ldr	r2, [pc, #456]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80010f6:	f043 0308 	orr.w	r3, r3, #8
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b70      	ldr	r3, [pc, #448]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	496d      	ldr	r1, [pc, #436]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800110e:	4b6c      	ldr	r3, [pc, #432]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	021b      	lsls	r3, r3, #8
 800111c:	4968      	ldr	r1, [pc, #416]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800111e:	4313      	orrs	r3, r2
 8001120:	604b      	str	r3, [r1, #4]
 8001122:	e025      	b.n	8001170 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001124:	4b66      	ldr	r3, [pc, #408]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a65      	ldr	r2, [pc, #404]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800112a:	f043 0308 	orr.w	r3, r3, #8
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	4b63      	ldr	r3, [pc, #396]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	4960      	ldr	r1, [pc, #384]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800113e:	4313      	orrs	r3, r2
 8001140:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001142:	4b5f      	ldr	r3, [pc, #380]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	69db      	ldr	r3, [r3, #28]
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	495b      	ldr	r1, [pc, #364]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001152:	4313      	orrs	r3, r2
 8001154:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d109      	bne.n	8001170 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	4618      	mov	r0, r3
 8001162:	f000 fd15 	bl	8001b90 <RCC_SetFlashLatencyFromMSIRange>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e343      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001170:	f000 fc4a 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 8001174:	4602      	mov	r2, r0
 8001176:	4b52      	ldr	r3, [pc, #328]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	091b      	lsrs	r3, r3, #4
 800117c:	f003 030f 	and.w	r3, r3, #15
 8001180:	4950      	ldr	r1, [pc, #320]	; (80012c4 <HAL_RCC_OscConfig+0x274>)
 8001182:	5ccb      	ldrb	r3, [r1, r3]
 8001184:	f003 031f 	and.w	r3, r3, #31
 8001188:	fa22 f303 	lsr.w	r3, r2, r3
 800118c:	4a4e      	ldr	r2, [pc, #312]	; (80012c8 <HAL_RCC_OscConfig+0x278>)
 800118e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001190:	4b4e      	ldr	r3, [pc, #312]	; (80012cc <HAL_RCC_OscConfig+0x27c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fbf3 	bl	8000980 <HAL_InitTick>
 800119a:	4603      	mov	r3, r0
 800119c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d052      	beq.n	800124a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	e327      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d032      	beq.n	8001216 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011b0:	4b43      	ldr	r3, [pc, #268]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a42      	ldr	r2, [pc, #264]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011bc:	f7ff fc30 	bl	8000a20 <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011c4:	f7ff fc2c 	bl	8000a20 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e310      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011d6:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f0      	beq.n	80011c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011e2:	4b37      	ldr	r3, [pc, #220]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a36      	ldr	r2, [pc, #216]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011e8:	f043 0308 	orr.w	r3, r3, #8
 80011ec:	6013      	str	r3, [r2, #0]
 80011ee:	4b34      	ldr	r3, [pc, #208]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4931      	ldr	r1, [pc, #196]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001200:	4b2f      	ldr	r3, [pc, #188]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	021b      	lsls	r3, r3, #8
 800120e:	492c      	ldr	r1, [pc, #176]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001210:	4313      	orrs	r3, r2
 8001212:	604b      	str	r3, [r1, #4]
 8001214:	e01a      	b.n	800124c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a29      	ldr	r2, [pc, #164]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800121c:	f023 0301 	bic.w	r3, r3, #1
 8001220:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001222:	f7ff fbfd 	bl	8000a20 <HAL_GetTick>
 8001226:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001228:	e008      	b.n	800123c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800122a:	f7ff fbf9 	bl	8000a20 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e2dd      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800123c:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1f0      	bne.n	800122a <HAL_RCC_OscConfig+0x1da>
 8001248:	e000      	b.n	800124c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800124a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0301 	and.w	r3, r3, #1
 8001254:	2b00      	cmp	r3, #0
 8001256:	d074      	beq.n	8001342 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	2b08      	cmp	r3, #8
 800125c:	d005      	beq.n	800126a <HAL_RCC_OscConfig+0x21a>
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	2b0c      	cmp	r3, #12
 8001262:	d10e      	bne.n	8001282 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2b03      	cmp	r3, #3
 8001268:	d10b      	bne.n	8001282 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d064      	beq.n	8001340 <HAL_RCC_OscConfig+0x2f0>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d160      	bne.n	8001340 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e2ba      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800128a:	d106      	bne.n	800129a <HAL_RCC_OscConfig+0x24a>
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0b      	ldr	r2, [pc, #44]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 8001292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	e026      	b.n	80012e8 <HAL_RCC_OscConfig+0x298>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012a2:	d115      	bne.n	80012d0 <HAL_RCC_OscConfig+0x280>
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a05      	ldr	r2, [pc, #20]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80012aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a02      	ldr	r2, [pc, #8]	; (80012c0 <HAL_RCC_OscConfig+0x270>)
 80012b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	e014      	b.n	80012e8 <HAL_RCC_OscConfig+0x298>
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000
 80012c4:	08005c64 	.word	0x08005c64
 80012c8:	20000000 	.word	0x20000000
 80012cc:	20000004 	.word	0x20000004
 80012d0:	4ba0      	ldr	r3, [pc, #640]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a9f      	ldr	r2, [pc, #636]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80012d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	4b9d      	ldr	r3, [pc, #628]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a9c      	ldr	r2, [pc, #624]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80012e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d013      	beq.n	8001318 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f0:	f7ff fb96 	bl	8000a20 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012f8:	f7ff fb92 	bl	8000a20 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b64      	cmp	r3, #100	; 0x64
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e276      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800130a:	4b92      	ldr	r3, [pc, #584]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d0f0      	beq.n	80012f8 <HAL_RCC_OscConfig+0x2a8>
 8001316:	e014      	b.n	8001342 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001318:	f7ff fb82 	bl	8000a20 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001320:	f7ff fb7e 	bl	8000a20 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b64      	cmp	r3, #100	; 0x64
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e262      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001332:	4b88      	ldr	r3, [pc, #544]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f0      	bne.n	8001320 <HAL_RCC_OscConfig+0x2d0>
 800133e:	e000      	b.n	8001342 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d060      	beq.n	8001410 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	2b04      	cmp	r3, #4
 8001352:	d005      	beq.n	8001360 <HAL_RCC_OscConfig+0x310>
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	2b0c      	cmp	r3, #12
 8001358:	d119      	bne.n	800138e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d116      	bne.n	800138e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001360:	4b7c      	ldr	r3, [pc, #496]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001368:	2b00      	cmp	r3, #0
 800136a:	d005      	beq.n	8001378 <HAL_RCC_OscConfig+0x328>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d101      	bne.n	8001378 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e23f      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001378:	4b76      	ldr	r3, [pc, #472]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	061b      	lsls	r3, r3, #24
 8001386:	4973      	ldr	r1, [pc, #460]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001388:	4313      	orrs	r3, r2
 800138a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800138c:	e040      	b.n	8001410 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d023      	beq.n	80013de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001396:	4b6f      	ldr	r3, [pc, #444]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a6e      	ldr	r2, [pc, #440]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 800139c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a2:	f7ff fb3d 	bl	8000a20 <HAL_GetTick>
 80013a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013a8:	e008      	b.n	80013bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013aa:	f7ff fb39 	bl	8000a20 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e21d      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013bc:	4b65      	ldr	r3, [pc, #404]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0f0      	beq.n	80013aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c8:	4b62      	ldr	r3, [pc, #392]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	061b      	lsls	r3, r3, #24
 80013d6:	495f      	ldr	r1, [pc, #380]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80013d8:	4313      	orrs	r3, r2
 80013da:	604b      	str	r3, [r1, #4]
 80013dc:	e018      	b.n	8001410 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013de:	4b5d      	ldr	r3, [pc, #372]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a5c      	ldr	r2, [pc, #368]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80013e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ea:	f7ff fb19 	bl	8000a20 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f2:	f7ff fb15 	bl	8000a20 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e1f9      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001404:	4b53      	ldr	r3, [pc, #332]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f0      	bne.n	80013f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	2b00      	cmp	r3, #0
 800141a:	d03c      	beq.n	8001496 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	695b      	ldr	r3, [r3, #20]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d01c      	beq.n	800145e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001424:	4b4b      	ldr	r3, [pc, #300]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800142a:	4a4a      	ldr	r2, [pc, #296]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001434:	f7ff faf4 	bl	8000a20 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143c:	f7ff faf0 	bl	8000a20 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e1d4      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800144e:	4b41      	ldr	r3, [pc, #260]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001450:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001454:	f003 0302 	and.w	r3, r3, #2
 8001458:	2b00      	cmp	r3, #0
 800145a:	d0ef      	beq.n	800143c <HAL_RCC_OscConfig+0x3ec>
 800145c:	e01b      	b.n	8001496 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800145e:	4b3d      	ldr	r3, [pc, #244]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001460:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001464:	4a3b      	ldr	r2, [pc, #236]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001466:	f023 0301 	bic.w	r3, r3, #1
 800146a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146e:	f7ff fad7 	bl	8000a20 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001476:	f7ff fad3 	bl	8000a20 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e1b7      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001488:	4b32      	ldr	r3, [pc, #200]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 800148a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1ef      	bne.n	8001476 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0304 	and.w	r3, r3, #4
 800149e:	2b00      	cmp	r3, #0
 80014a0:	f000 80a6 	beq.w	80015f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014a4:	2300      	movs	r3, #0
 80014a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80014a8:	4b2a      	ldr	r3, [pc, #168]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80014aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d10d      	bne.n	80014d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014b4:	4b27      	ldr	r3, [pc, #156]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80014b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b8:	4a26      	ldr	r2, [pc, #152]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80014ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014be:	6593      	str	r3, [r2, #88]	; 0x58
 80014c0:	4b24      	ldr	r3, [pc, #144]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 80014c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014cc:	2301      	movs	r3, #1
 80014ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014d0:	4b21      	ldr	r3, [pc, #132]	; (8001558 <HAL_RCC_OscConfig+0x508>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d118      	bne.n	800150e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014dc:	4b1e      	ldr	r3, [pc, #120]	; (8001558 <HAL_RCC_OscConfig+0x508>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a1d      	ldr	r2, [pc, #116]	; (8001558 <HAL_RCC_OscConfig+0x508>)
 80014e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014e8:	f7ff fa9a 	bl	8000a20 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014f0:	f7ff fa96 	bl	8000a20 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e17a      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001502:	4b15      	ldr	r3, [pc, #84]	; (8001558 <HAL_RCC_OscConfig+0x508>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800150a:	2b00      	cmp	r3, #0
 800150c:	d0f0      	beq.n	80014f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d108      	bne.n	8001528 <HAL_RCC_OscConfig+0x4d8>
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800151c:	4a0d      	ldr	r2, [pc, #52]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 800151e:	f043 0301 	orr.w	r3, r3, #1
 8001522:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001526:	e029      	b.n	800157c <HAL_RCC_OscConfig+0x52c>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2b05      	cmp	r3, #5
 800152e:	d115      	bne.n	800155c <HAL_RCC_OscConfig+0x50c>
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001536:	4a07      	ldr	r2, [pc, #28]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001538:	f043 0304 	orr.w	r3, r3, #4
 800153c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001546:	4a03      	ldr	r2, [pc, #12]	; (8001554 <HAL_RCC_OscConfig+0x504>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001550:	e014      	b.n	800157c <HAL_RCC_OscConfig+0x52c>
 8001552:	bf00      	nop
 8001554:	40021000 	.word	0x40021000
 8001558:	40007000 	.word	0x40007000
 800155c:	4b9c      	ldr	r3, [pc, #624]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800155e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001562:	4a9b      	ldr	r2, [pc, #620]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001564:	f023 0301 	bic.w	r3, r3, #1
 8001568:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800156c:	4b98      	ldr	r3, [pc, #608]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800156e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001572:	4a97      	ldr	r2, [pc, #604]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001574:	f023 0304 	bic.w	r3, r3, #4
 8001578:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d016      	beq.n	80015b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001584:	f7ff fa4c 	bl	8000a20 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800158a:	e00a      	b.n	80015a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800158c:	f7ff fa48 	bl	8000a20 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f241 3288 	movw	r2, #5000	; 0x1388
 800159a:	4293      	cmp	r3, r2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e12a      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a2:	4b8b      	ldr	r3, [pc, #556]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80015a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0ed      	beq.n	800158c <HAL_RCC_OscConfig+0x53c>
 80015b0:	e015      	b.n	80015de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b2:	f7ff fa35 	bl	8000a20 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015b8:	e00a      	b.n	80015d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ba:	f7ff fa31 	bl	8000a20 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e113      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015d0:	4b7f      	ldr	r3, [pc, #508]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80015d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1ed      	bne.n	80015ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015de:	7ffb      	ldrb	r3, [r7, #31]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d105      	bne.n	80015f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015e4:	4b7a      	ldr	r3, [pc, #488]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80015e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015e8:	4a79      	ldr	r2, [pc, #484]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80015ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015ee:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80fe 	beq.w	80017f6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fe:	2b02      	cmp	r3, #2
 8001600:	f040 80d0 	bne.w	80017a4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001604:	4b72      	ldr	r3, [pc, #456]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	f003 0203 	and.w	r2, r3, #3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001614:	429a      	cmp	r2, r3
 8001616:	d130      	bne.n	800167a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	3b01      	subs	r3, #1
 8001624:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001626:	429a      	cmp	r2, r3
 8001628:	d127      	bne.n	800167a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001634:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001636:	429a      	cmp	r2, r3
 8001638:	d11f      	bne.n	800167a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001644:	2a07      	cmp	r2, #7
 8001646:	bf14      	ite	ne
 8001648:	2201      	movne	r2, #1
 800164a:	2200      	moveq	r2, #0
 800164c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800164e:	4293      	cmp	r3, r2
 8001650:	d113      	bne.n	800167a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800165c:	085b      	lsrs	r3, r3, #1
 800165e:	3b01      	subs	r3, #1
 8001660:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001662:	429a      	cmp	r2, r3
 8001664:	d109      	bne.n	800167a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	085b      	lsrs	r3, r3, #1
 8001672:	3b01      	subs	r3, #1
 8001674:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001676:	429a      	cmp	r2, r3
 8001678:	d06e      	beq.n	8001758 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	2b0c      	cmp	r3, #12
 800167e:	d069      	beq.n	8001754 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001680:	4b53      	ldr	r3, [pc, #332]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d105      	bne.n	8001698 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800168c:	4b50      	ldr	r3, [pc, #320]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e0ad      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800169c:	4b4c      	ldr	r3, [pc, #304]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a4b      	ldr	r2, [pc, #300]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80016a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016a8:	f7ff f9ba 	bl	8000a20 <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b0:	f7ff f9b6 	bl	8000a20 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e09a      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016c2:	4b43      	ldr	r3, [pc, #268]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f0      	bne.n	80016b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ce:	4b40      	ldr	r3, [pc, #256]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80016d0:	68da      	ldr	r2, [r3, #12]
 80016d2:	4b40      	ldr	r3, [pc, #256]	; (80017d4 <HAL_RCC_OscConfig+0x784>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016de:	3a01      	subs	r2, #1
 80016e0:	0112      	lsls	r2, r2, #4
 80016e2:	4311      	orrs	r1, r2
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016e8:	0212      	lsls	r2, r2, #8
 80016ea:	4311      	orrs	r1, r2
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80016f0:	0852      	lsrs	r2, r2, #1
 80016f2:	3a01      	subs	r2, #1
 80016f4:	0552      	lsls	r2, r2, #21
 80016f6:	4311      	orrs	r1, r2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016fc:	0852      	lsrs	r2, r2, #1
 80016fe:	3a01      	subs	r2, #1
 8001700:	0652      	lsls	r2, r2, #25
 8001702:	4311      	orrs	r1, r2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001708:	0912      	lsrs	r2, r2, #4
 800170a:	0452      	lsls	r2, r2, #17
 800170c:	430a      	orrs	r2, r1
 800170e:	4930      	ldr	r1, [pc, #192]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001710:	4313      	orrs	r3, r2
 8001712:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001714:	4b2e      	ldr	r3, [pc, #184]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a2d      	ldr	r2, [pc, #180]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800171a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800171e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001720:	4b2b      	ldr	r3, [pc, #172]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4a2a      	ldr	r2, [pc, #168]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001726:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800172a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800172c:	f7ff f978 	bl	8000a20 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001734:	f7ff f974 	bl	8000a20 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e058      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001746:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0f0      	beq.n	8001734 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001752:	e050      	b.n	80017f6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e04f      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001758:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d148      	bne.n	80017f6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001764:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a19      	ldr	r2, [pc, #100]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 800176a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800176e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	4a16      	ldr	r2, [pc, #88]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800177a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800177c:	f7ff f950 	bl	8000a20 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001784:	f7ff f94c 	bl	8000a20 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e030      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0f0      	beq.n	8001784 <HAL_RCC_OscConfig+0x734>
 80017a2:	e028      	b.n	80017f6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	2b0c      	cmp	r3, #12
 80017a8:	d023      	beq.n	80017f2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <HAL_RCC_OscConfig+0x780>)
 80017b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b6:	f7ff f933 	bl	8000a20 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017bc:	e00c      	b.n	80017d8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017be:	f7ff f92f 	bl	8000a20 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d905      	bls.n	80017d8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e013      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
 80017d0:	40021000 	.word	0x40021000
 80017d4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_RCC_OscConfig+0x7b0>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1ec      	bne.n	80017be <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_RCC_OscConfig+0x7b0>)
 80017e6:	68da      	ldr	r2, [r3, #12]
 80017e8:	4905      	ldr	r1, [pc, #20]	; (8001800 <HAL_RCC_OscConfig+0x7b0>)
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_RCC_OscConfig+0x7b4>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	60cb      	str	r3, [r1, #12]
 80017f0:	e001      	b.n	80017f6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3720      	adds	r7, #32
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000
 8001804:	feeefffc 	.word	0xfeeefffc

08001808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d101      	bne.n	800181c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e0e7      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800181c:	4b75      	ldr	r3, [pc, #468]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0307 	and.w	r3, r3, #7
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d910      	bls.n	800184c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182a:	4b72      	ldr	r3, [pc, #456]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f023 0207 	bic.w	r2, r3, #7
 8001832:	4970      	ldr	r1, [pc, #448]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	4313      	orrs	r3, r2
 8001838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800183a:	4b6e      	ldr	r3, [pc, #440]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	429a      	cmp	r2, r3
 8001846:	d001      	beq.n	800184c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e0cf      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d010      	beq.n	800187a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	4b66      	ldr	r3, [pc, #408]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001864:	429a      	cmp	r2, r3
 8001866:	d908      	bls.n	800187a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001868:	4b63      	ldr	r3, [pc, #396]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	4960      	ldr	r1, [pc, #384]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 8001876:	4313      	orrs	r3, r2
 8001878:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	2b00      	cmp	r3, #0
 8001884:	d04c      	beq.n	8001920 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b03      	cmp	r3, #3
 800188c:	d107      	bne.n	800189e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800188e:	4b5a      	ldr	r3, [pc, #360]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d121      	bne.n	80018de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e0a6      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d107      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018a6:	4b54      	ldr	r3, [pc, #336]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d115      	bne.n	80018de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e09a      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d107      	bne.n	80018ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018be:	4b4e      	ldr	r3, [pc, #312]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d109      	bne.n	80018de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e08e      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ce:	4b4a      	ldr	r3, [pc, #296]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e086      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018de:	4b46      	ldr	r3, [pc, #280]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f023 0203 	bic.w	r2, r3, #3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	4943      	ldr	r1, [pc, #268]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80018ec:	4313      	orrs	r3, r2
 80018ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018f0:	f7ff f896 	bl	8000a20 <HAL_GetTick>
 80018f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018f6:	e00a      	b.n	800190e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018f8:	f7ff f892 	bl	8000a20 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	f241 3288 	movw	r2, #5000	; 0x1388
 8001906:	4293      	cmp	r3, r2
 8001908:	d901      	bls.n	800190e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e06e      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800190e:	4b3a      	ldr	r3, [pc, #232]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 020c 	and.w	r2, r3, #12
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	429a      	cmp	r2, r3
 800191e:	d1eb      	bne.n	80018f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d010      	beq.n	800194e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	4b31      	ldr	r3, [pc, #196]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001938:	429a      	cmp	r2, r3
 800193a:	d208      	bcs.n	800194e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800193c:	4b2e      	ldr	r3, [pc, #184]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	492b      	ldr	r1, [pc, #172]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 800194a:	4313      	orrs	r3, r2
 800194c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800194e:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d210      	bcs.n	800197e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195c:	4b25      	ldr	r3, [pc, #148]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f023 0207 	bic.w	r2, r3, #7
 8001964:	4923      	ldr	r1, [pc, #140]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	4313      	orrs	r3, r2
 800196a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800196c:	4b21      	ldr	r3, [pc, #132]	; (80019f4 <HAL_RCC_ClockConfig+0x1ec>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d001      	beq.n	800197e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e036      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	2b00      	cmp	r3, #0
 8001988:	d008      	beq.n	800199c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800198a:	4b1b      	ldr	r3, [pc, #108]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	4918      	ldr	r1, [pc, #96]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 8001998:	4313      	orrs	r3, r2
 800199a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0308 	and.w	r3, r3, #8
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d009      	beq.n	80019bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019a8:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	691b      	ldr	r3, [r3, #16]
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	4910      	ldr	r1, [pc, #64]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019bc:	f000 f824 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 80019c0:	4602      	mov	r2, r0
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <HAL_RCC_ClockConfig+0x1f0>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	091b      	lsrs	r3, r3, #4
 80019c8:	f003 030f 	and.w	r3, r3, #15
 80019cc:	490b      	ldr	r1, [pc, #44]	; (80019fc <HAL_RCC_ClockConfig+0x1f4>)
 80019ce:	5ccb      	ldrb	r3, [r1, r3]
 80019d0:	f003 031f 	and.w	r3, r3, #31
 80019d4:	fa22 f303 	lsr.w	r3, r2, r3
 80019d8:	4a09      	ldr	r2, [pc, #36]	; (8001a00 <HAL_RCC_ClockConfig+0x1f8>)
 80019da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019dc:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_RCC_ClockConfig+0x1fc>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe ffcd 	bl	8000980 <HAL_InitTick>
 80019e6:	4603      	mov	r3, r0
 80019e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80019ea:	7afb      	ldrb	r3, [r7, #11]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40022000 	.word	0x40022000
 80019f8:	40021000 	.word	0x40021000
 80019fc:	08005c64 	.word	0x08005c64
 8001a00:	20000000 	.word	0x20000000
 8001a04:	20000004 	.word	0x20000004

08001a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b089      	sub	sp, #36	; 0x24
 8001a0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
 8001a12:	2300      	movs	r3, #0
 8001a14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a16:	4b3e      	ldr	r3, [pc, #248]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
 8001a1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a20:	4b3b      	ldr	r3, [pc, #236]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	f003 0303 	and.w	r3, r3, #3
 8001a28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d005      	beq.n	8001a3c <HAL_RCC_GetSysClockFreq+0x34>
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	2b0c      	cmp	r3, #12
 8001a34:	d121      	bne.n	8001a7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d11e      	bne.n	8001a7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a3c:	4b34      	ldr	r3, [pc, #208]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d107      	bne.n	8001a58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a48:	4b31      	ldr	r3, [pc, #196]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a4e:	0a1b      	lsrs	r3, r3, #8
 8001a50:	f003 030f 	and.w	r3, r3, #15
 8001a54:	61fb      	str	r3, [r7, #28]
 8001a56:	e005      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a58:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	091b      	lsrs	r3, r3, #4
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a64:	4a2b      	ldr	r2, [pc, #172]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d10d      	bne.n	8001a90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a78:	e00a      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d102      	bne.n	8001a86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a82:	61bb      	str	r3, [r7, #24]
 8001a84:	e004      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d101      	bne.n	8001a90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a8c:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x114>)
 8001a8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	2b0c      	cmp	r3, #12
 8001a94:	d134      	bne.n	8001b00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a96:	4b1e      	ldr	r3, [pc, #120]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d003      	beq.n	8001aae <HAL_RCC_GetSysClockFreq+0xa6>
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	2b03      	cmp	r3, #3
 8001aaa:	d003      	beq.n	8001ab4 <HAL_RCC_GetSysClockFreq+0xac>
 8001aac:	e005      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001aae:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x110>)
 8001ab0:	617b      	str	r3, [r7, #20]
      break;
 8001ab2:	e005      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ab4:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <HAL_RCC_GetSysClockFreq+0x114>)
 8001ab6:	617b      	str	r3, [r7, #20]
      break;
 8001ab8:	e002      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	617b      	str	r3, [r7, #20]
      break;
 8001abe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	091b      	lsrs	r3, r3, #4
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	3301      	adds	r3, #1
 8001acc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	0a1b      	lsrs	r3, r3, #8
 8001ad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	fb03 f202 	mul.w	r2, r3, r2
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	0e5b      	lsrs	r3, r3, #25
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	3301      	adds	r3, #1
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001afe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b00:	69bb      	ldr	r3, [r7, #24]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3724      	adds	r7, #36	; 0x24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40021000 	.word	0x40021000
 8001b14:	08005c7c 	.word	0x08005c7c
 8001b18:	00f42400 	.word	0x00f42400
 8001b1c:	007a1200 	.word	0x007a1200

08001b20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000000 	.word	0x20000000

08001b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b3c:	f7ff fff0 	bl	8001b20 <HAL_RCC_GetHCLKFreq>
 8001b40:	4602      	mov	r2, r0
 8001b42:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	0a1b      	lsrs	r3, r3, #8
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	4904      	ldr	r1, [pc, #16]	; (8001b60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b4e:	5ccb      	ldrb	r3, [r1, r3]
 8001b50:	f003 031f 	and.w	r3, r3, #31
 8001b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	08005c74 	.word	0x08005c74

08001b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b68:	f7ff ffda 	bl	8001b20 <HAL_RCC_GetHCLKFreq>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	0adb      	lsrs	r3, r3, #11
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	4904      	ldr	r1, [pc, #16]	; (8001b8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b7a:	5ccb      	ldrb	r3, [r1, r3]
 8001b7c:	f003 031f 	and.w	r3, r3, #31
 8001b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	08005c74 	.word	0x08005c74

08001b90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b98:	2300      	movs	r3, #0
 8001b9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b9c:	4b2a      	ldr	r3, [pc, #168]	; (8001c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d003      	beq.n	8001bb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ba8:	f7ff f9ee 	bl	8000f88 <HAL_PWREx_GetVoltageRange>
 8001bac:	6178      	str	r0, [r7, #20]
 8001bae:	e014      	b.n	8001bda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bb0:	4b25      	ldr	r3, [pc, #148]	; (8001c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb4:	4a24      	ldr	r2, [pc, #144]	; (8001c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bba:	6593      	str	r3, [r2, #88]	; 0x58
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001bc8:	f7ff f9de 	bl	8000f88 <HAL_PWREx_GetVoltageRange>
 8001bcc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001bce:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd2:	4a1d      	ldr	r2, [pc, #116]	; (8001c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001be0:	d10b      	bne.n	8001bfa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b80      	cmp	r3, #128	; 0x80
 8001be6:	d919      	bls.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2ba0      	cmp	r3, #160	; 0xa0
 8001bec:	d902      	bls.n	8001bf4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bee:	2302      	movs	r3, #2
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	e013      	b.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	e010      	b.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b80      	cmp	r3, #128	; 0x80
 8001bfe:	d902      	bls.n	8001c06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c00:	2303      	movs	r3, #3
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	e00a      	b.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b80      	cmp	r3, #128	; 0x80
 8001c0a:	d102      	bne.n	8001c12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	e004      	b.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b70      	cmp	r3, #112	; 0x70
 8001c16:	d101      	bne.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c18:	2301      	movs	r3, #1
 8001c1a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f023 0207 	bic.w	r2, r3, #7
 8001c24:	4909      	ldr	r1, [pc, #36]	; (8001c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d001      	beq.n	8001c3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40022000 	.word	0x40022000

08001c50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c58:	2300      	movs	r3, #0
 8001c5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d041      	beq.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c70:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001c74:	d02a      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001c76:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001c7a:	d824      	bhi.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001c7c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001c80:	d008      	beq.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001c82:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001c86:	d81e      	bhi.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d00a      	beq.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001c8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c90:	d010      	beq.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001c92:	e018      	b.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001c94:	4b86      	ldr	r3, [pc, #536]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	4a85      	ldr	r2, [pc, #532]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ca0:	e015      	b.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f000 fabb 	bl	8002224 <RCCEx_PLLSAI1_Config>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001cb2:	e00c      	b.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3320      	adds	r3, #32
 8001cb8:	2100      	movs	r1, #0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fba6 	bl	800240c <RCCEx_PLLSAI2_Config>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001cc4:	e003      	b.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	74fb      	strb	r3, [r7, #19]
      break;
 8001cca:	e000      	b.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001ccc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001cce:	7cfb      	ldrb	r3, [r7, #19]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10b      	bne.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cd4:	4b76      	ldr	r3, [pc, #472]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001ce2:	4973      	ldr	r1, [pc, #460]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001cea:	e001      	b.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001cec:	7cfb      	ldrb	r3, [r7, #19]
 8001cee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d041      	beq.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d00:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001d04:	d02a      	beq.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001d06:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001d0a:	d824      	bhi.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001d0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d10:	d008      	beq.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001d12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d16:	d81e      	bhi.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00a      	beq.n	8001d32 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001d1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d20:	d010      	beq.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001d22:	e018      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001d24:	4b62      	ldr	r3, [pc, #392]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	4a61      	ldr	r2, [pc, #388]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d2e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d30:	e015      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3304      	adds	r3, #4
 8001d36:	2100      	movs	r1, #0
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 fa73 	bl	8002224 <RCCEx_PLLSAI1_Config>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d42:	e00c      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3320      	adds	r3, #32
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 fb5e 	bl	800240c <RCCEx_PLLSAI2_Config>
 8001d50:	4603      	mov	r3, r0
 8001d52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d54:	e003      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	74fb      	strb	r3, [r7, #19]
      break;
 8001d5a:	e000      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001d5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001d5e:	7cfb      	ldrb	r3, [r7, #19]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10b      	bne.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d64:	4b52      	ldr	r3, [pc, #328]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d6a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d72:	494f      	ldr	r1, [pc, #316]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d74:	4313      	orrs	r3, r2
 8001d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001d7a:	e001      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d7c:	7cfb      	ldrb	r3, [r7, #19]
 8001d7e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 80a0 	beq.w	8001ece <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d92:	4b47      	ldr	r3, [pc, #284]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d101      	bne.n	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e000      	b.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001da2:	2300      	movs	r3, #0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00d      	beq.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da8:	4b41      	ldr	r3, [pc, #260]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dac:	4a40      	ldr	r2, [pc, #256]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001dae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db2:	6593      	str	r3, [r2, #88]	; 0x58
 8001db4:	4b3e      	ldr	r3, [pc, #248]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dc4:	4b3b      	ldr	r3, [pc, #236]	; (8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a3a      	ldr	r2, [pc, #232]	; (8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001dca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001dd0:	f7fe fe26 	bl	8000a20 <HAL_GetTick>
 8001dd4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001dd6:	e009      	b.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd8:	f7fe fe22 	bl	8000a20 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d902      	bls.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	74fb      	strb	r3, [r7, #19]
        break;
 8001dea:	e005      	b.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001dec:	4b31      	ldr	r3, [pc, #196]	; (8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0ef      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001df8:	7cfb      	ldrb	r3, [r7, #19]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d15c      	bne.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001dfe:	4b2c      	ldr	r3, [pc, #176]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d01f      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d019      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001e1c:	4b24      	ldr	r3, [pc, #144]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001e28:	4b21      	ldr	r3, [pc, #132]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2e:	4a20      	ldr	r2, [pc, #128]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001e38:	4b1d      	ldr	r3, [pc, #116]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e3e:	4a1c      	ldr	r2, [pc, #112]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001e48:	4a19      	ldr	r2, [pc, #100]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d016      	beq.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e5a:	f7fe fde1 	bl	8000a20 <HAL_GetTick>
 8001e5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e60:	e00b      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7fe fddd 	bl	8000a20 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d902      	bls.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	74fb      	strb	r3, [r7, #19]
            break;
 8001e78:	e006      	b.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e7a:	4b0d      	ldr	r3, [pc, #52]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0ec      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8001e88:	7cfb      	ldrb	r3, [r7, #19]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e9e:	4904      	ldr	r1, [pc, #16]	; (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001ea6:	e009      	b.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001ea8:	7cfb      	ldrb	r3, [r7, #19]
 8001eaa:	74bb      	strb	r3, [r7, #18]
 8001eac:	e006      	b.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8001eae:	bf00      	nop
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001eb8:	7cfb      	ldrb	r3, [r7, #19]
 8001eba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ebc:	7c7b      	ldrb	r3, [r7, #17]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d105      	bne.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec2:	4b9e      	ldr	r3, [pc, #632]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	4a9d      	ldr	r2, [pc, #628]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00a      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001eda:	4b98      	ldr	r3, [pc, #608]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee0:	f023 0203 	bic.w	r2, r3, #3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee8:	4994      	ldr	r1, [pc, #592]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00a      	beq.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001efc:	4b8f      	ldr	r3, [pc, #572]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f02:	f023 020c 	bic.w	r2, r3, #12
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0a:	498c      	ldr	r1, [pc, #560]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00a      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001f1e:	4b87      	ldr	r3, [pc, #540]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f24:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2c:	4983      	ldr	r1, [pc, #524]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d00a      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001f40:	4b7e      	ldr	r3, [pc, #504]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f46:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	497b      	ldr	r1, [pc, #492]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0310 	and.w	r3, r3, #16
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00a      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001f62:	4b76      	ldr	r3, [pc, #472]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f70:	4972      	ldr	r1, [pc, #456]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0320 	and.w	r3, r3, #32
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00a      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f84:	4b6d      	ldr	r3, [pc, #436]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f92:	496a      	ldr	r1, [pc, #424]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00a      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fa6:	4b65      	ldr	r3, [pc, #404]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb4:	4961      	ldr	r1, [pc, #388]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00a      	beq.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001fc8:	4b5c      	ldr	r3, [pc, #368]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fd6:	4959      	ldr	r1, [pc, #356]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00a      	beq.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fea:	4b54      	ldr	r3, [pc, #336]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ff8:	4950      	ldr	r1, [pc, #320]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00a      	beq.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800200c:	4b4b      	ldr	r3, [pc, #300]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002012:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800201a:	4948      	ldr	r1, [pc, #288]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800201c:	4313      	orrs	r3, r2
 800201e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00a      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800202e:	4b43      	ldr	r3, [pc, #268]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002034:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203c:	493f      	ldr	r1, [pc, #252]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800203e:	4313      	orrs	r3, r2
 8002040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d028      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002050:	4b3a      	ldr	r3, [pc, #232]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002056:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800205e:	4937      	ldr	r1, [pc, #220]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002060:	4313      	orrs	r3, r2
 8002062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800206a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800206e:	d106      	bne.n	800207e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002070:	4b32      	ldr	r3, [pc, #200]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	4a31      	ldr	r2, [pc, #196]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002076:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800207a:	60d3      	str	r3, [r2, #12]
 800207c:	e011      	b.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002082:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002086:	d10c      	bne.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3304      	adds	r3, #4
 800208c:	2101      	movs	r1, #1
 800208e:	4618      	mov	r0, r3
 8002090:	f000 f8c8 	bl	8002224 <RCCEx_PLLSAI1_Config>
 8002094:	4603      	mov	r3, r0
 8002096:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002098:	7cfb      	ldrb	r3, [r7, #19]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800209e:	7cfb      	ldrb	r3, [r7, #19]
 80020a0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d028      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80020ae:	4b23      	ldr	r3, [pc, #140]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020b4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020bc:	491f      	ldr	r1, [pc, #124]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020cc:	d106      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020ce:	4b1b      	ldr	r3, [pc, #108]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	4a1a      	ldr	r2, [pc, #104]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020d8:	60d3      	str	r3, [r2, #12]
 80020da:	e011      	b.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80020e4:	d10c      	bne.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	3304      	adds	r3, #4
 80020ea:	2101      	movs	r1, #1
 80020ec:	4618      	mov	r0, r3
 80020ee:	f000 f899 	bl	8002224 <RCCEx_PLLSAI1_Config>
 80020f2:	4603      	mov	r3, r0
 80020f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80020f6:	7cfb      	ldrb	r3, [r7, #19]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80020fc:	7cfb      	ldrb	r3, [r7, #19]
 80020fe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d02b      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800210c:	4b0b      	ldr	r3, [pc, #44]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800210e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002112:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800211a:	4908      	ldr	r1, [pc, #32]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800211c:	4313      	orrs	r3, r2
 800211e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002126:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800212a:	d109      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800212c:	4b03      	ldr	r3, [pc, #12]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	4a02      	ldr	r2, [pc, #8]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002136:	60d3      	str	r3, [r2, #12]
 8002138:	e014      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002144:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002148:	d10c      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3304      	adds	r3, #4
 800214e:	2101      	movs	r1, #1
 8002150:	4618      	mov	r0, r3
 8002152:	f000 f867 	bl	8002224 <RCCEx_PLLSAI1_Config>
 8002156:	4603      	mov	r3, r0
 8002158:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800215a:	7cfb      	ldrb	r3, [r7, #19]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002160:	7cfb      	ldrb	r3, [r7, #19]
 8002162:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d02f      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002170:	4b2b      	ldr	r3, [pc, #172]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002176:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800217e:	4928      	ldr	r1, [pc, #160]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002180:	4313      	orrs	r3, r2
 8002182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800218a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800218e:	d10d      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3304      	adds	r3, #4
 8002194:	2102      	movs	r1, #2
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f844 	bl	8002224 <RCCEx_PLLSAI1_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021a0:	7cfb      	ldrb	r3, [r7, #19]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d014      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80021a6:	7cfb      	ldrb	r3, [r7, #19]
 80021a8:	74bb      	strb	r3, [r7, #18]
 80021aa:	e011      	b.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021b4:	d10c      	bne.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3320      	adds	r3, #32
 80021ba:	2102      	movs	r1, #2
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 f925 	bl	800240c <RCCEx_PLLSAI2_Config>
 80021c2:	4603      	mov	r3, r0
 80021c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021c6:	7cfb      	ldrb	r3, [r7, #19]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80021cc:	7cfb      	ldrb	r3, [r7, #19]
 80021ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00a      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80021de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021ea:	490d      	ldr	r1, [pc, #52]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00b      	beq.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002204:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800220e:	4904      	ldr	r1, [pc, #16]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002210:	4313      	orrs	r3, r2
 8002212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002216:	7cbb      	ldrb	r3, [r7, #18]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40021000 	.word	0x40021000

08002224 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002232:	4b75      	ldr	r3, [pc, #468]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d018      	beq.n	8002270 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800223e:	4b72      	ldr	r3, [pc, #456]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f003 0203 	and.w	r2, r3, #3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	429a      	cmp	r2, r3
 800224c:	d10d      	bne.n	800226a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
       ||
 8002252:	2b00      	cmp	r3, #0
 8002254:	d009      	beq.n	800226a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002256:	4b6c      	ldr	r3, [pc, #432]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	091b      	lsrs	r3, r3, #4
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
       ||
 8002266:	429a      	cmp	r2, r3
 8002268:	d047      	beq.n	80022fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	73fb      	strb	r3, [r7, #15]
 800226e:	e044      	b.n	80022fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b03      	cmp	r3, #3
 8002276:	d018      	beq.n	80022aa <RCCEx_PLLSAI1_Config+0x86>
 8002278:	2b03      	cmp	r3, #3
 800227a:	d825      	bhi.n	80022c8 <RCCEx_PLLSAI1_Config+0xa4>
 800227c:	2b01      	cmp	r3, #1
 800227e:	d002      	beq.n	8002286 <RCCEx_PLLSAI1_Config+0x62>
 8002280:	2b02      	cmp	r3, #2
 8002282:	d009      	beq.n	8002298 <RCCEx_PLLSAI1_Config+0x74>
 8002284:	e020      	b.n	80022c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002286:	4b60      	ldr	r3, [pc, #384]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d11d      	bne.n	80022ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002296:	e01a      	b.n	80022ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002298:	4b5b      	ldr	r3, [pc, #364]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d116      	bne.n	80022d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022a8:	e013      	b.n	80022d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80022aa:	4b57      	ldr	r3, [pc, #348]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10f      	bne.n	80022d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80022b6:	4b54      	ldr	r3, [pc, #336]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80022c6:	e006      	b.n	80022d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
      break;
 80022cc:	e004      	b.n	80022d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80022ce:	bf00      	nop
 80022d0:	e002      	b.n	80022d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80022d2:	bf00      	nop
 80022d4:	e000      	b.n	80022d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80022d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10d      	bne.n	80022fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80022de:	4b4a      	ldr	r3, [pc, #296]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6819      	ldr	r1, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	430b      	orrs	r3, r1
 80022f4:	4944      	ldr	r1, [pc, #272]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d17d      	bne.n	80023fc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002300:	4b41      	ldr	r3, [pc, #260]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a40      	ldr	r2, [pc, #256]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002306:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800230a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800230c:	f7fe fb88 	bl	8000a20 <HAL_GetTick>
 8002310:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002312:	e009      	b.n	8002328 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002314:	f7fe fb84 	bl	8000a20 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d902      	bls.n	8002328 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	73fb      	strb	r3, [r7, #15]
        break;
 8002326:	e005      	b.n	8002334 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002328:	4b37      	ldr	r3, [pc, #220]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1ef      	bne.n	8002314 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002334:	7bfb      	ldrb	r3, [r7, #15]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d160      	bne.n	80023fc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d111      	bne.n	8002364 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002340:	4b31      	ldr	r3, [pc, #196]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6892      	ldr	r2, [r2, #8]
 8002350:	0211      	lsls	r1, r2, #8
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68d2      	ldr	r2, [r2, #12]
 8002356:	0912      	lsrs	r2, r2, #4
 8002358:	0452      	lsls	r2, r2, #17
 800235a:	430a      	orrs	r2, r1
 800235c:	492a      	ldr	r1, [pc, #168]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800235e:	4313      	orrs	r3, r2
 8002360:	610b      	str	r3, [r1, #16]
 8002362:	e027      	b.n	80023b4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d112      	bne.n	8002390 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800236a:	4b27      	ldr	r3, [pc, #156]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002372:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6892      	ldr	r2, [r2, #8]
 800237a:	0211      	lsls	r1, r2, #8
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	6912      	ldr	r2, [r2, #16]
 8002380:	0852      	lsrs	r2, r2, #1
 8002382:	3a01      	subs	r2, #1
 8002384:	0552      	lsls	r2, r2, #21
 8002386:	430a      	orrs	r2, r1
 8002388:	491f      	ldr	r1, [pc, #124]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800238a:	4313      	orrs	r3, r2
 800238c:	610b      	str	r3, [r1, #16]
 800238e:	e011      	b.n	80023b4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002390:	4b1d      	ldr	r3, [pc, #116]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002398:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6892      	ldr	r2, [r2, #8]
 80023a0:	0211      	lsls	r1, r2, #8
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6952      	ldr	r2, [r2, #20]
 80023a6:	0852      	lsrs	r2, r2, #1
 80023a8:	3a01      	subs	r2, #1
 80023aa:	0652      	lsls	r2, r2, #25
 80023ac:	430a      	orrs	r2, r1
 80023ae:	4916      	ldr	r1, [pc, #88]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80023b4:	4b14      	ldr	r3, [pc, #80]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a13      	ldr	r2, [pc, #76]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c0:	f7fe fb2e 	bl	8000a20 <HAL_GetTick>
 80023c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023c6:	e009      	b.n	80023dc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023c8:	f7fe fb2a 	bl	8000a20 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d902      	bls.n	80023dc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	73fb      	strb	r3, [r7, #15]
          break;
 80023da:	e005      	b.n	80023e8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023dc:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0ef      	beq.n	80023c8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d106      	bne.n	80023fc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80023ee:	4b06      	ldr	r3, [pc, #24]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023f0:	691a      	ldr	r2, [r3, #16]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	4904      	ldr	r1, [pc, #16]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000

0800240c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002416:	2300      	movs	r3, #0
 8002418:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800241a:	4b6a      	ldr	r3, [pc, #424]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d018      	beq.n	8002458 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002426:	4b67      	ldr	r3, [pc, #412]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	f003 0203 	and.w	r2, r3, #3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d10d      	bne.n	8002452 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
       ||
 800243a:	2b00      	cmp	r3, #0
 800243c:	d009      	beq.n	8002452 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800243e:	4b61      	ldr	r3, [pc, #388]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	091b      	lsrs	r3, r3, #4
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	1c5a      	adds	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
       ||
 800244e:	429a      	cmp	r2, r3
 8002450:	d047      	beq.n	80024e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	73fb      	strb	r3, [r7, #15]
 8002456:	e044      	b.n	80024e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b03      	cmp	r3, #3
 800245e:	d018      	beq.n	8002492 <RCCEx_PLLSAI2_Config+0x86>
 8002460:	2b03      	cmp	r3, #3
 8002462:	d825      	bhi.n	80024b0 <RCCEx_PLLSAI2_Config+0xa4>
 8002464:	2b01      	cmp	r3, #1
 8002466:	d002      	beq.n	800246e <RCCEx_PLLSAI2_Config+0x62>
 8002468:	2b02      	cmp	r3, #2
 800246a:	d009      	beq.n	8002480 <RCCEx_PLLSAI2_Config+0x74>
 800246c:	e020      	b.n	80024b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800246e:	4b55      	ldr	r3, [pc, #340]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11d      	bne.n	80024b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800247e:	e01a      	b.n	80024b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002480:	4b50      	ldr	r3, [pc, #320]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002488:	2b00      	cmp	r3, #0
 800248a:	d116      	bne.n	80024ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002490:	e013      	b.n	80024ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002492:	4b4c      	ldr	r3, [pc, #304]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10f      	bne.n	80024be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800249e:	4b49      	ldr	r3, [pc, #292]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d109      	bne.n	80024be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024ae:	e006      	b.n	80024be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	73fb      	strb	r3, [r7, #15]
      break;
 80024b4:	e004      	b.n	80024c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80024b6:	bf00      	nop
 80024b8:	e002      	b.n	80024c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80024ba:	bf00      	nop
 80024bc:	e000      	b.n	80024c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80024be:	bf00      	nop
    }

    if(status == HAL_OK)
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10d      	bne.n	80024e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024c6:	4b3f      	ldr	r3, [pc, #252]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6819      	ldr	r1, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	3b01      	subs	r3, #1
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	430b      	orrs	r3, r1
 80024dc:	4939      	ldr	r1, [pc, #228]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d167      	bne.n	80025b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80024e8:	4b36      	ldr	r3, [pc, #216]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a35      	ldr	r2, [pc, #212]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80024ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024f4:	f7fe fa94 	bl	8000a20 <HAL_GetTick>
 80024f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80024fa:	e009      	b.n	8002510 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80024fc:	f7fe fa90 	bl	8000a20 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d902      	bls.n	8002510 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	73fb      	strb	r3, [r7, #15]
        break;
 800250e:	e005      	b.n	800251c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002510:	4b2c      	ldr	r3, [pc, #176]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d1ef      	bne.n	80024fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800251c:	7bfb      	ldrb	r3, [r7, #15]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d14a      	bne.n	80025b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d111      	bne.n	800254c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002528:	4b26      	ldr	r3, [pc, #152]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002530:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6892      	ldr	r2, [r2, #8]
 8002538:	0211      	lsls	r1, r2, #8
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68d2      	ldr	r2, [r2, #12]
 800253e:	0912      	lsrs	r2, r2, #4
 8002540:	0452      	lsls	r2, r2, #17
 8002542:	430a      	orrs	r2, r1
 8002544:	491f      	ldr	r1, [pc, #124]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002546:	4313      	orrs	r3, r2
 8002548:	614b      	str	r3, [r1, #20]
 800254a:	e011      	b.n	8002570 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800254c:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002554:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6892      	ldr	r2, [r2, #8]
 800255c:	0211      	lsls	r1, r2, #8
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6912      	ldr	r2, [r2, #16]
 8002562:	0852      	lsrs	r2, r2, #1
 8002564:	3a01      	subs	r2, #1
 8002566:	0652      	lsls	r2, r2, #25
 8002568:	430a      	orrs	r2, r1
 800256a:	4916      	ldr	r1, [pc, #88]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800256c:	4313      	orrs	r3, r2
 800256e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002570:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a13      	ldr	r2, [pc, #76]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257c:	f7fe fa50 	bl	8000a20 <HAL_GetTick>
 8002580:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002582:	e009      	b.n	8002598 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002584:	f7fe fa4c 	bl	8000a20 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d902      	bls.n	8002598 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	73fb      	strb	r3, [r7, #15]
          break;
 8002596:	e005      	b.n	80025a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002598:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0ef      	beq.n	8002584 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d106      	bne.n	80025b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025ac:	695a      	ldr	r2, [r3, #20]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	4904      	ldr	r1, [pc, #16]	; (80025c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40021000 	.word	0x40021000

080025c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e040      	b.n	800265c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d106      	bne.n	80025f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7fe f8ec 	bl	80007c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2224      	movs	r2, #36	; 0x24
 80025f4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0201 	bic.w	r2, r2, #1
 8002604:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	2b00      	cmp	r3, #0
 800260c:	d002      	beq.n	8002614 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fae0 	bl	8002bd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 f825 	bl	8002664 <UART_SetConfig>
 800261a:	4603      	mov	r3, r0
 800261c:	2b01      	cmp	r3, #1
 800261e:	d101      	bne.n	8002624 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e01b      	b.n	800265c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002632:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689a      	ldr	r2, [r3, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002642:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 fb5f 	bl	8002d18 <UART_CheckIdleState>
 800265a:	4603      	mov	r3, r0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002668:	b08a      	sub	sp, #40	; 0x28
 800266a:	af00      	add	r7, sp, #0
 800266c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	431a      	orrs	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	431a      	orrs	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	4313      	orrs	r3, r2
 800268a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	4ba4      	ldr	r3, [pc, #656]	; (8002924 <UART_SetConfig+0x2c0>)
 8002694:	4013      	ands	r3, r2
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	6812      	ldr	r2, [r2, #0]
 800269a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800269c:	430b      	orrs	r3, r1
 800269e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a99      	ldr	r2, [pc, #612]	; (8002928 <UART_SetConfig+0x2c4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d004      	beq.n	80026d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026cc:	4313      	orrs	r3, r2
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e0:	430a      	orrs	r2, r1
 80026e2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a90      	ldr	r2, [pc, #576]	; (800292c <UART_SetConfig+0x2c8>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d126      	bne.n	800273c <UART_SetConfig+0xd8>
 80026ee:	4b90      	ldr	r3, [pc, #576]	; (8002930 <UART_SetConfig+0x2cc>)
 80026f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d81b      	bhi.n	8002734 <UART_SetConfig+0xd0>
 80026fc:	a201      	add	r2, pc, #4	; (adr r2, 8002704 <UART_SetConfig+0xa0>)
 80026fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002702:	bf00      	nop
 8002704:	08002715 	.word	0x08002715
 8002708:	08002725 	.word	0x08002725
 800270c:	0800271d 	.word	0x0800271d
 8002710:	0800272d 	.word	0x0800272d
 8002714:	2301      	movs	r3, #1
 8002716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800271a:	e116      	b.n	800294a <UART_SetConfig+0x2e6>
 800271c:	2302      	movs	r3, #2
 800271e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002722:	e112      	b.n	800294a <UART_SetConfig+0x2e6>
 8002724:	2304      	movs	r3, #4
 8002726:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800272a:	e10e      	b.n	800294a <UART_SetConfig+0x2e6>
 800272c:	2308      	movs	r3, #8
 800272e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002732:	e10a      	b.n	800294a <UART_SetConfig+0x2e6>
 8002734:	2310      	movs	r3, #16
 8002736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800273a:	e106      	b.n	800294a <UART_SetConfig+0x2e6>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a7c      	ldr	r2, [pc, #496]	; (8002934 <UART_SetConfig+0x2d0>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d138      	bne.n	80027b8 <UART_SetConfig+0x154>
 8002746:	4b7a      	ldr	r3, [pc, #488]	; (8002930 <UART_SetConfig+0x2cc>)
 8002748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274c:	f003 030c 	and.w	r3, r3, #12
 8002750:	2b0c      	cmp	r3, #12
 8002752:	d82d      	bhi.n	80027b0 <UART_SetConfig+0x14c>
 8002754:	a201      	add	r2, pc, #4	; (adr r2, 800275c <UART_SetConfig+0xf8>)
 8002756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275a:	bf00      	nop
 800275c:	08002791 	.word	0x08002791
 8002760:	080027b1 	.word	0x080027b1
 8002764:	080027b1 	.word	0x080027b1
 8002768:	080027b1 	.word	0x080027b1
 800276c:	080027a1 	.word	0x080027a1
 8002770:	080027b1 	.word	0x080027b1
 8002774:	080027b1 	.word	0x080027b1
 8002778:	080027b1 	.word	0x080027b1
 800277c:	08002799 	.word	0x08002799
 8002780:	080027b1 	.word	0x080027b1
 8002784:	080027b1 	.word	0x080027b1
 8002788:	080027b1 	.word	0x080027b1
 800278c:	080027a9 	.word	0x080027a9
 8002790:	2300      	movs	r3, #0
 8002792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002796:	e0d8      	b.n	800294a <UART_SetConfig+0x2e6>
 8002798:	2302      	movs	r3, #2
 800279a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800279e:	e0d4      	b.n	800294a <UART_SetConfig+0x2e6>
 80027a0:	2304      	movs	r3, #4
 80027a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80027a6:	e0d0      	b.n	800294a <UART_SetConfig+0x2e6>
 80027a8:	2308      	movs	r3, #8
 80027aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80027ae:	e0cc      	b.n	800294a <UART_SetConfig+0x2e6>
 80027b0:	2310      	movs	r3, #16
 80027b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80027b6:	e0c8      	b.n	800294a <UART_SetConfig+0x2e6>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a5e      	ldr	r2, [pc, #376]	; (8002938 <UART_SetConfig+0x2d4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d125      	bne.n	800280e <UART_SetConfig+0x1aa>
 80027c2:	4b5b      	ldr	r3, [pc, #364]	; (8002930 <UART_SetConfig+0x2cc>)
 80027c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027c8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80027cc:	2b30      	cmp	r3, #48	; 0x30
 80027ce:	d016      	beq.n	80027fe <UART_SetConfig+0x19a>
 80027d0:	2b30      	cmp	r3, #48	; 0x30
 80027d2:	d818      	bhi.n	8002806 <UART_SetConfig+0x1a2>
 80027d4:	2b20      	cmp	r3, #32
 80027d6:	d00a      	beq.n	80027ee <UART_SetConfig+0x18a>
 80027d8:	2b20      	cmp	r3, #32
 80027da:	d814      	bhi.n	8002806 <UART_SetConfig+0x1a2>
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d002      	beq.n	80027e6 <UART_SetConfig+0x182>
 80027e0:	2b10      	cmp	r3, #16
 80027e2:	d008      	beq.n	80027f6 <UART_SetConfig+0x192>
 80027e4:	e00f      	b.n	8002806 <UART_SetConfig+0x1a2>
 80027e6:	2300      	movs	r3, #0
 80027e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80027ec:	e0ad      	b.n	800294a <UART_SetConfig+0x2e6>
 80027ee:	2302      	movs	r3, #2
 80027f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80027f4:	e0a9      	b.n	800294a <UART_SetConfig+0x2e6>
 80027f6:	2304      	movs	r3, #4
 80027f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80027fc:	e0a5      	b.n	800294a <UART_SetConfig+0x2e6>
 80027fe:	2308      	movs	r3, #8
 8002800:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002804:	e0a1      	b.n	800294a <UART_SetConfig+0x2e6>
 8002806:	2310      	movs	r3, #16
 8002808:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800280c:	e09d      	b.n	800294a <UART_SetConfig+0x2e6>
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a4a      	ldr	r2, [pc, #296]	; (800293c <UART_SetConfig+0x2d8>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d125      	bne.n	8002864 <UART_SetConfig+0x200>
 8002818:	4b45      	ldr	r3, [pc, #276]	; (8002930 <UART_SetConfig+0x2cc>)
 800281a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002822:	2bc0      	cmp	r3, #192	; 0xc0
 8002824:	d016      	beq.n	8002854 <UART_SetConfig+0x1f0>
 8002826:	2bc0      	cmp	r3, #192	; 0xc0
 8002828:	d818      	bhi.n	800285c <UART_SetConfig+0x1f8>
 800282a:	2b80      	cmp	r3, #128	; 0x80
 800282c:	d00a      	beq.n	8002844 <UART_SetConfig+0x1e0>
 800282e:	2b80      	cmp	r3, #128	; 0x80
 8002830:	d814      	bhi.n	800285c <UART_SetConfig+0x1f8>
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <UART_SetConfig+0x1d8>
 8002836:	2b40      	cmp	r3, #64	; 0x40
 8002838:	d008      	beq.n	800284c <UART_SetConfig+0x1e8>
 800283a:	e00f      	b.n	800285c <UART_SetConfig+0x1f8>
 800283c:	2300      	movs	r3, #0
 800283e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002842:	e082      	b.n	800294a <UART_SetConfig+0x2e6>
 8002844:	2302      	movs	r3, #2
 8002846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800284a:	e07e      	b.n	800294a <UART_SetConfig+0x2e6>
 800284c:	2304      	movs	r3, #4
 800284e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002852:	e07a      	b.n	800294a <UART_SetConfig+0x2e6>
 8002854:	2308      	movs	r3, #8
 8002856:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800285a:	e076      	b.n	800294a <UART_SetConfig+0x2e6>
 800285c:	2310      	movs	r3, #16
 800285e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002862:	e072      	b.n	800294a <UART_SetConfig+0x2e6>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a35      	ldr	r2, [pc, #212]	; (8002940 <UART_SetConfig+0x2dc>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d12a      	bne.n	80028c4 <UART_SetConfig+0x260>
 800286e:	4b30      	ldr	r3, [pc, #192]	; (8002930 <UART_SetConfig+0x2cc>)
 8002870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002874:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002878:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800287c:	d01a      	beq.n	80028b4 <UART_SetConfig+0x250>
 800287e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002882:	d81b      	bhi.n	80028bc <UART_SetConfig+0x258>
 8002884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002888:	d00c      	beq.n	80028a4 <UART_SetConfig+0x240>
 800288a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800288e:	d815      	bhi.n	80028bc <UART_SetConfig+0x258>
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <UART_SetConfig+0x238>
 8002894:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002898:	d008      	beq.n	80028ac <UART_SetConfig+0x248>
 800289a:	e00f      	b.n	80028bc <UART_SetConfig+0x258>
 800289c:	2300      	movs	r3, #0
 800289e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028a2:	e052      	b.n	800294a <UART_SetConfig+0x2e6>
 80028a4:	2302      	movs	r3, #2
 80028a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028aa:	e04e      	b.n	800294a <UART_SetConfig+0x2e6>
 80028ac:	2304      	movs	r3, #4
 80028ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028b2:	e04a      	b.n	800294a <UART_SetConfig+0x2e6>
 80028b4:	2308      	movs	r3, #8
 80028b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028ba:	e046      	b.n	800294a <UART_SetConfig+0x2e6>
 80028bc:	2310      	movs	r3, #16
 80028be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028c2:	e042      	b.n	800294a <UART_SetConfig+0x2e6>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a17      	ldr	r2, [pc, #92]	; (8002928 <UART_SetConfig+0x2c4>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d13a      	bne.n	8002944 <UART_SetConfig+0x2e0>
 80028ce:	4b18      	ldr	r3, [pc, #96]	; (8002930 <UART_SetConfig+0x2cc>)
 80028d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80028d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80028dc:	d01a      	beq.n	8002914 <UART_SetConfig+0x2b0>
 80028de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80028e2:	d81b      	bhi.n	800291c <UART_SetConfig+0x2b8>
 80028e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028e8:	d00c      	beq.n	8002904 <UART_SetConfig+0x2a0>
 80028ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028ee:	d815      	bhi.n	800291c <UART_SetConfig+0x2b8>
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <UART_SetConfig+0x298>
 80028f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028f8:	d008      	beq.n	800290c <UART_SetConfig+0x2a8>
 80028fa:	e00f      	b.n	800291c <UART_SetConfig+0x2b8>
 80028fc:	2300      	movs	r3, #0
 80028fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002902:	e022      	b.n	800294a <UART_SetConfig+0x2e6>
 8002904:	2302      	movs	r3, #2
 8002906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800290a:	e01e      	b.n	800294a <UART_SetConfig+0x2e6>
 800290c:	2304      	movs	r3, #4
 800290e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002912:	e01a      	b.n	800294a <UART_SetConfig+0x2e6>
 8002914:	2308      	movs	r3, #8
 8002916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800291a:	e016      	b.n	800294a <UART_SetConfig+0x2e6>
 800291c:	2310      	movs	r3, #16
 800291e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002922:	e012      	b.n	800294a <UART_SetConfig+0x2e6>
 8002924:	efff69f3 	.word	0xefff69f3
 8002928:	40008000 	.word	0x40008000
 800292c:	40013800 	.word	0x40013800
 8002930:	40021000 	.word	0x40021000
 8002934:	40004400 	.word	0x40004400
 8002938:	40004800 	.word	0x40004800
 800293c:	40004c00 	.word	0x40004c00
 8002940:	40005000 	.word	0x40005000
 8002944:	2310      	movs	r3, #16
 8002946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a9f      	ldr	r2, [pc, #636]	; (8002bcc <UART_SetConfig+0x568>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d17a      	bne.n	8002a4a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002954:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002958:	2b08      	cmp	r3, #8
 800295a:	d824      	bhi.n	80029a6 <UART_SetConfig+0x342>
 800295c:	a201      	add	r2, pc, #4	; (adr r2, 8002964 <UART_SetConfig+0x300>)
 800295e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002962:	bf00      	nop
 8002964:	08002989 	.word	0x08002989
 8002968:	080029a7 	.word	0x080029a7
 800296c:	08002991 	.word	0x08002991
 8002970:	080029a7 	.word	0x080029a7
 8002974:	08002997 	.word	0x08002997
 8002978:	080029a7 	.word	0x080029a7
 800297c:	080029a7 	.word	0x080029a7
 8002980:	080029a7 	.word	0x080029a7
 8002984:	0800299f 	.word	0x0800299f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002988:	f7ff f8d6 	bl	8001b38 <HAL_RCC_GetPCLK1Freq>
 800298c:	61f8      	str	r0, [r7, #28]
        break;
 800298e:	e010      	b.n	80029b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002990:	4b8f      	ldr	r3, [pc, #572]	; (8002bd0 <UART_SetConfig+0x56c>)
 8002992:	61fb      	str	r3, [r7, #28]
        break;
 8002994:	e00d      	b.n	80029b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002996:	f7ff f837 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 800299a:	61f8      	str	r0, [r7, #28]
        break;
 800299c:	e009      	b.n	80029b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800299e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029a2:	61fb      	str	r3, [r7, #28]
        break;
 80029a4:	e005      	b.n	80029b2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80029b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 80fb 	beq.w	8002bb0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	4613      	mov	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	4413      	add	r3, r2
 80029c4:	69fa      	ldr	r2, [r7, #28]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d305      	bcc.n	80029d6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80029d0:	69fa      	ldr	r2, [r7, #28]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d903      	bls.n	80029de <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80029dc:	e0e8      	b.n	8002bb0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	2200      	movs	r2, #0
 80029e2:	461c      	mov	r4, r3
 80029e4:	4615      	mov	r5, r2
 80029e6:	f04f 0200 	mov.w	r2, #0
 80029ea:	f04f 0300 	mov.w	r3, #0
 80029ee:	022b      	lsls	r3, r5, #8
 80029f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80029f4:	0222      	lsls	r2, r4, #8
 80029f6:	68f9      	ldr	r1, [r7, #12]
 80029f8:	6849      	ldr	r1, [r1, #4]
 80029fa:	0849      	lsrs	r1, r1, #1
 80029fc:	2000      	movs	r0, #0
 80029fe:	4688      	mov	r8, r1
 8002a00:	4681      	mov	r9, r0
 8002a02:	eb12 0a08 	adds.w	sl, r2, r8
 8002a06:	eb43 0b09 	adc.w	fp, r3, r9
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	603b      	str	r3, [r7, #0]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a18:	4650      	mov	r0, sl
 8002a1a:	4659      	mov	r1, fp
 8002a1c:	f7fd fbd8 	bl	80001d0 <__aeabi_uldivmod>
 8002a20:	4602      	mov	r2, r0
 8002a22:	460b      	mov	r3, r1
 8002a24:	4613      	mov	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a2e:	d308      	bcc.n	8002a42 <UART_SetConfig+0x3de>
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a36:	d204      	bcs.n	8002a42 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	60da      	str	r2, [r3, #12]
 8002a40:	e0b6      	b.n	8002bb0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002a48:	e0b2      	b.n	8002bb0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a52:	d15e      	bne.n	8002b12 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002a54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d828      	bhi.n	8002aae <UART_SetConfig+0x44a>
 8002a5c:	a201      	add	r2, pc, #4	; (adr r2, 8002a64 <UART_SetConfig+0x400>)
 8002a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a62:	bf00      	nop
 8002a64:	08002a89 	.word	0x08002a89
 8002a68:	08002a91 	.word	0x08002a91
 8002a6c:	08002a99 	.word	0x08002a99
 8002a70:	08002aaf 	.word	0x08002aaf
 8002a74:	08002a9f 	.word	0x08002a9f
 8002a78:	08002aaf 	.word	0x08002aaf
 8002a7c:	08002aaf 	.word	0x08002aaf
 8002a80:	08002aaf 	.word	0x08002aaf
 8002a84:	08002aa7 	.word	0x08002aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a88:	f7ff f856 	bl	8001b38 <HAL_RCC_GetPCLK1Freq>
 8002a8c:	61f8      	str	r0, [r7, #28]
        break;
 8002a8e:	e014      	b.n	8002aba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a90:	f7ff f868 	bl	8001b64 <HAL_RCC_GetPCLK2Freq>
 8002a94:	61f8      	str	r0, [r7, #28]
        break;
 8002a96:	e010      	b.n	8002aba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a98:	4b4d      	ldr	r3, [pc, #308]	; (8002bd0 <UART_SetConfig+0x56c>)
 8002a9a:	61fb      	str	r3, [r7, #28]
        break;
 8002a9c:	e00d      	b.n	8002aba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a9e:	f7fe ffb3 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 8002aa2:	61f8      	str	r0, [r7, #28]
        break;
 8002aa4:	e009      	b.n	8002aba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002aaa:	61fb      	str	r3, [r7, #28]
        break;
 8002aac:	e005      	b.n	8002aba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002ab8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d077      	beq.n	8002bb0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	005a      	lsls	r2, r3, #1
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	085b      	lsrs	r3, r3, #1
 8002aca:	441a      	add	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	2b0f      	cmp	r3, #15
 8002ada:	d916      	bls.n	8002b0a <UART_SetConfig+0x4a6>
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ae2:	d212      	bcs.n	8002b0a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	f023 030f 	bic.w	r3, r3, #15
 8002aec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	085b      	lsrs	r3, r3, #1
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	8afb      	ldrh	r3, [r7, #22]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	8afa      	ldrh	r2, [r7, #22]
 8002b06:	60da      	str	r2, [r3, #12]
 8002b08:	e052      	b.n	8002bb0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002b10:	e04e      	b.n	8002bb0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d827      	bhi.n	8002b6a <UART_SetConfig+0x506>
 8002b1a:	a201      	add	r2, pc, #4	; (adr r2, 8002b20 <UART_SetConfig+0x4bc>)
 8002b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b20:	08002b45 	.word	0x08002b45
 8002b24:	08002b4d 	.word	0x08002b4d
 8002b28:	08002b55 	.word	0x08002b55
 8002b2c:	08002b6b 	.word	0x08002b6b
 8002b30:	08002b5b 	.word	0x08002b5b
 8002b34:	08002b6b 	.word	0x08002b6b
 8002b38:	08002b6b 	.word	0x08002b6b
 8002b3c:	08002b6b 	.word	0x08002b6b
 8002b40:	08002b63 	.word	0x08002b63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b44:	f7fe fff8 	bl	8001b38 <HAL_RCC_GetPCLK1Freq>
 8002b48:	61f8      	str	r0, [r7, #28]
        break;
 8002b4a:	e014      	b.n	8002b76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b4c:	f7ff f80a 	bl	8001b64 <HAL_RCC_GetPCLK2Freq>
 8002b50:	61f8      	str	r0, [r7, #28]
        break;
 8002b52:	e010      	b.n	8002b76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b54:	4b1e      	ldr	r3, [pc, #120]	; (8002bd0 <UART_SetConfig+0x56c>)
 8002b56:	61fb      	str	r3, [r7, #28]
        break;
 8002b58:	e00d      	b.n	8002b76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b5a:	f7fe ff55 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 8002b5e:	61f8      	str	r0, [r7, #28]
        break;
 8002b60:	e009      	b.n	8002b76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b66:	61fb      	str	r3, [r7, #28]
        break;
 8002b68:	e005      	b.n	8002b76 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002b74:	bf00      	nop
    }

    if (pclk != 0U)
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d019      	beq.n	8002bb0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	085a      	lsrs	r2, r3, #1
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	441a      	add	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	2b0f      	cmp	r3, #15
 8002b94:	d909      	bls.n	8002baa <UART_SetConfig+0x546>
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b9c:	d205      	bcs.n	8002baa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	60da      	str	r2, [r3, #12]
 8002ba8:	e002      	b.n	8002bb0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002bbc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3728      	adds	r7, #40	; 0x28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bca:	bf00      	nop
 8002bcc:	40008000 	.word	0x40008000
 8002bd0:	00f42400 	.word	0x00f42400

08002bd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00a      	beq.n	8002c64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	f003 0310 	and.w	r3, r3, #16
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8a:	f003 0320 	and.w	r3, r3, #32
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01a      	beq.n	8002cea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cd2:	d10a      	bne.n	8002cea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00a      	beq.n	8002d0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	605a      	str	r2, [r3, #4]
  }
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b098      	sub	sp, #96	; 0x60
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d28:	f7fd fe7a 	bl	8000a20 <HAL_GetTick>
 8002d2c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	2b08      	cmp	r3, #8
 8002d3a:	d12e      	bne.n	8002d9a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d40:	9300      	str	r3, [sp, #0]
 8002d42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d44:	2200      	movs	r2, #0
 8002d46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f88c 	bl	8002e68 <UART_WaitOnFlagUntilTimeout>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d021      	beq.n	8002d9a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d5e:	e853 3f00 	ldrex	r3, [r3]
 8002d62:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d6a:	653b      	str	r3, [r7, #80]	; 0x50
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	461a      	mov	r2, r3
 8002d72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d74:	647b      	str	r3, [r7, #68]	; 0x44
 8002d76:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002d7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d7c:	e841 2300 	strex	r3, r2, [r1]
 8002d80:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1e6      	bne.n	8002d56 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e062      	b.n	8002e60 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d149      	bne.n	8002e3c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002da8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002db0:	2200      	movs	r2, #0
 8002db2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f856 	bl	8002e68 <UART_WaitOnFlagUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d03c      	beq.n	8002e3c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dca:	e853 3f00 	ldrex	r3, [r3]
 8002dce:	623b      	str	r3, [r7, #32]
   return(result);
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002dd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002de0:	633b      	str	r3, [r7, #48]	; 0x30
 8002de2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002de8:	e841 2300 	strex	r3, r2, [r1]
 8002dec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1e6      	bne.n	8002dc2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	3308      	adds	r3, #8
 8002dfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	e853 3f00 	ldrex	r3, [r3]
 8002e02:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f023 0301 	bic.w	r3, r3, #1
 8002e0a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	3308      	adds	r3, #8
 8002e12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e14:	61fa      	str	r2, [r7, #28]
 8002e16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e18:	69b9      	ldr	r1, [r7, #24]
 8002e1a:	69fa      	ldr	r2, [r7, #28]
 8002e1c:	e841 2300 	strex	r3, r2, [r1]
 8002e20:	617b      	str	r3, [r7, #20]
   return(result);
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1e5      	bne.n	8002df4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e011      	b.n	8002e60 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2220      	movs	r2, #32
 8002e46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3758      	adds	r7, #88	; 0x58
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	4613      	mov	r3, r2
 8002e76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e78:	e049      	b.n	8002f0e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e80:	d045      	beq.n	8002f0e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e82:	f7fd fdcd 	bl	8000a20 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d302      	bcc.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e048      	b.n	8002f2e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d031      	beq.n	8002f0e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	f003 0308 	and.w	r3, r3, #8
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d110      	bne.n	8002eda <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2208      	movs	r2, #8
 8002ebe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f838 	bl	8002f36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2208      	movs	r2, #8
 8002eca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e029      	b.n	8002f2e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ee4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ee8:	d111      	bne.n	8002f0e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f81e 	bl	8002f36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2220      	movs	r2, #32
 8002efe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e00f      	b.n	8002f2e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	69da      	ldr	r2, [r3, #28]
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4013      	ands	r3, r2
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	bf0c      	ite	eq
 8002f1e:	2301      	moveq	r3, #1
 8002f20:	2300      	movne	r3, #0
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d0a6      	beq.n	8002e7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b095      	sub	sp, #84	; 0x54
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f46:	e853 3f00 	ldrex	r3, [r3]
 8002f4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	461a      	mov	r2, r3
 8002f5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f5c:	643b      	str	r3, [r7, #64]	; 0x40
 8002f5e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002f62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002f64:	e841 2300 	strex	r3, r2, [r1]
 8002f68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1e6      	bne.n	8002f3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	3308      	adds	r3, #8
 8002f76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	e853 3f00 	ldrex	r3, [r3]
 8002f7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f023 0301 	bic.w	r3, r3, #1
 8002f86:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	3308      	adds	r3, #8
 8002f8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f98:	e841 2300 	strex	r3, r2, [r1]
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1e5      	bne.n	8002f70 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d118      	bne.n	8002fde <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	e853 3f00 	ldrex	r3, [r3]
 8002fb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	f023 0310 	bic.w	r3, r3, #16
 8002fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fca:	61bb      	str	r3, [r7, #24]
 8002fcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fce:	6979      	ldr	r1, [r7, #20]
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	e841 2300 	strex	r3, r2, [r1]
 8002fd6:	613b      	str	r3, [r7, #16]
   return(result);
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1e6      	bne.n	8002fac <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002ff2:	bf00      	nop
 8002ff4:	3754      	adds	r7, #84	; 0x54
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
	...

08003000 <__NVIC_SetPriority>:
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	6039      	str	r1, [r7, #0]
 800300a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	2b00      	cmp	r3, #0
 8003012:	db0a      	blt.n	800302a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	490c      	ldr	r1, [pc, #48]	; (800304c <__NVIC_SetPriority+0x4c>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	440b      	add	r3, r1
 8003024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003028:	e00a      	b.n	8003040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	4908      	ldr	r1, [pc, #32]	; (8003050 <__NVIC_SetPriority+0x50>)
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	3b04      	subs	r3, #4
 8003038:	0112      	lsls	r2, r2, #4
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	440b      	add	r3, r1
 800303e:	761a      	strb	r2, [r3, #24]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003058:	2100      	movs	r1, #0
 800305a:	f06f 0004 	mvn.w	r0, #4
 800305e:	f7ff ffcf 	bl	8003000 <__NVIC_SetPriority>
#endif
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
	...

08003068 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800306e:	f3ef 8305 	mrs	r3, IPSR
 8003072:	603b      	str	r3, [r7, #0]
  return(result);
 8003074:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800307a:	f06f 0305 	mvn.w	r3, #5
 800307e:	607b      	str	r3, [r7, #4]
 8003080:	e00c      	b.n	800309c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <osKernelInitialize+0x44>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d105      	bne.n	8003096 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <osKernelInitialize+0x44>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003090:	2300      	movs	r3, #0
 8003092:	607b      	str	r3, [r7, #4]
 8003094:	e002      	b.n	800309c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003096:	f04f 33ff 	mov.w	r3, #4294967295
 800309a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800309c:	687b      	ldr	r3, [r7, #4]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	200000c8 	.word	0x200000c8

080030b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80030b6:	f3ef 8305 	mrs	r3, IPSR
 80030ba:	603b      	str	r3, [r7, #0]
  return(result);
 80030bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <osKernelStart+0x1a>
    stat = osErrorISR;
 80030c2:	f06f 0305 	mvn.w	r3, #5
 80030c6:	607b      	str	r3, [r7, #4]
 80030c8:	e010      	b.n	80030ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80030ca:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <osKernelStart+0x48>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d109      	bne.n	80030e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80030d2:	f7ff ffbf 	bl	8003054 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80030d6:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <osKernelStart+0x48>)
 80030d8:	2202      	movs	r2, #2
 80030da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80030dc:	f001 f866 	bl	80041ac <vTaskStartScheduler>
      stat = osOK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	607b      	str	r3, [r7, #4]
 80030e4:	e002      	b.n	80030ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 80030e6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80030ec:	687b      	ldr	r3, [r7, #4]
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	200000c8 	.word	0x200000c8

080030fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08e      	sub	sp, #56	; 0x38
 8003100:	af04      	add	r7, sp, #16
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003108:	2300      	movs	r3, #0
 800310a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800310c:	f3ef 8305 	mrs	r3, IPSR
 8003110:	617b      	str	r3, [r7, #20]
  return(result);
 8003112:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003114:	2b00      	cmp	r3, #0
 8003116:	d17e      	bne.n	8003216 <osThreadNew+0x11a>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d07b      	beq.n	8003216 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800311e:	2380      	movs	r3, #128	; 0x80
 8003120:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003122:	2318      	movs	r3, #24
 8003124:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003126:	2300      	movs	r3, #0
 8003128:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800312a:	f04f 33ff 	mov.w	r3, #4294967295
 800312e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d045      	beq.n	80031c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d002      	beq.n	8003144 <osThreadNew+0x48>
        name = attr->name;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d008      	beq.n	800316a <osThreadNew+0x6e>
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	2b38      	cmp	r3, #56	; 0x38
 800315c:	d805      	bhi.n	800316a <osThreadNew+0x6e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <osThreadNew+0x72>
        return (NULL);
 800316a:	2300      	movs	r3, #0
 800316c:	e054      	b.n	8003218 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	089b      	lsrs	r3, r3, #2
 800317c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00e      	beq.n	80031a4 <osThreadNew+0xa8>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	2b5b      	cmp	r3, #91	; 0x5b
 800318c:	d90a      	bls.n	80031a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003192:	2b00      	cmp	r3, #0
 8003194:	d006      	beq.n	80031a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d002      	beq.n	80031a4 <osThreadNew+0xa8>
        mem = 1;
 800319e:	2301      	movs	r3, #1
 80031a0:	61bb      	str	r3, [r7, #24]
 80031a2:	e010      	b.n	80031c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10c      	bne.n	80031c6 <osThreadNew+0xca>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d108      	bne.n	80031c6 <osThreadNew+0xca>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d104      	bne.n	80031c6 <osThreadNew+0xca>
          mem = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	61bb      	str	r3, [r7, #24]
 80031c0:	e001      	b.n	80031c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80031c2:	2300      	movs	r3, #0
 80031c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d110      	bne.n	80031ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80031d4:	9202      	str	r2, [sp, #8]
 80031d6:	9301      	str	r3, [sp, #4]
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	6a3a      	ldr	r2, [r7, #32]
 80031e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 fe0c 	bl	8003e00 <xTaskCreateStatic>
 80031e8:	4603      	mov	r3, r0
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	e013      	b.n	8003216 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d110      	bne.n	8003216 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	f107 0310 	add.w	r3, r7, #16
 80031fc:	9301      	str	r3, [sp, #4]
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 fe57 	bl	8003eba <xTaskCreate>
 800320c:	4603      	mov	r3, r0
 800320e:	2b01      	cmp	r3, #1
 8003210:	d001      	beq.n	8003216 <osThreadNew+0x11a>
            hTask = NULL;
 8003212:	2300      	movs	r3, #0
 8003214:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003216:	693b      	ldr	r3, [r7, #16]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3728      	adds	r7, #40	; 0x28
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003228:	f3ef 8305 	mrs	r3, IPSR
 800322c:	60bb      	str	r3, [r7, #8]
  return(result);
 800322e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <osDelay+0x1c>
    stat = osErrorISR;
 8003234:	f06f 0305 	mvn.w	r3, #5
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	e007      	b.n	800324c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 ff7c 	bl	8004144 <vTaskDelay>
    }
  }

  return (stat);
 800324c:	68fb      	ldr	r3, [r7, #12]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4a07      	ldr	r2, [pc, #28]	; (8003284 <vApplicationGetIdleTaskMemory+0x2c>)
 8003268:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4a06      	ldr	r2, [pc, #24]	; (8003288 <vApplicationGetIdleTaskMemory+0x30>)
 800326e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2280      	movs	r2, #128	; 0x80
 8003274:	601a      	str	r2, [r3, #0]
}
 8003276:	bf00      	nop
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	200000cc 	.word	0x200000cc
 8003288:	20000128 	.word	0x20000128

0800328c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4a07      	ldr	r2, [pc, #28]	; (80032b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800329c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	4a06      	ldr	r2, [pc, #24]	; (80032bc <vApplicationGetTimerTaskMemory+0x30>)
 80032a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032aa:	601a      	str	r2, [r3, #0]
}
 80032ac:	bf00      	nop
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	20000328 	.word	0x20000328
 80032bc:	20000384 	.word	0x20000384

080032c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f103 0208 	add.w	r2, r3, #8
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f04f 32ff 	mov.w	r2, #4294967295
 80032d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f103 0208 	add.w	r2, r3, #8
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f103 0208 	add.w	r2, r3, #8
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800331a:	b480      	push	{r7}
 800331c:	b085      	sub	sp, #20
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
 8003322:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	683a      	ldr	r2, [r7, #0]
 8003344:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	601a      	str	r2, [r3, #0]
}
 8003356:	bf00      	nop
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003362:	b480      	push	{r7}
 8003364:	b085      	sub	sp, #20
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
 800336a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003378:	d103      	bne.n	8003382 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	e00c      	b.n	800339c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	3308      	adds	r3, #8
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	e002      	b.n	8003390 <vListInsert+0x2e>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	429a      	cmp	r2, r3
 800339a:	d2f6      	bcs.n	800338a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	1c5a      	adds	r2, r3, #1
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	601a      	str	r2, [r3, #0]
}
 80033c8:	bf00      	nop
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6892      	ldr	r2, [r2, #8]
 80033ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	6852      	ldr	r2, [r2, #4]
 80033f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d103      	bne.n	8003408 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	1e5a      	subs	r2, r3, #1
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10a      	bne.n	8003452 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800343c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003440:	f383 8811 	msr	BASEPRI, r3
 8003444:	f3bf 8f6f 	isb	sy
 8003448:	f3bf 8f4f 	dsb	sy
 800344c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800344e:	bf00      	nop
 8003450:	e7fe      	b.n	8003450 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003452:	f002 f84f 	bl	80054f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345e:	68f9      	ldr	r1, [r7, #12]
 8003460:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003462:	fb01 f303 	mul.w	r3, r1, r3
 8003466:	441a      	add	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003482:	3b01      	subs	r3, #1
 8003484:	68f9      	ldr	r1, [r7, #12]
 8003486:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003488:	fb01 f303 	mul.w	r3, r1, r3
 800348c:	441a      	add	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	22ff      	movs	r2, #255	; 0xff
 8003496:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	22ff      	movs	r2, #255	; 0xff
 800349e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d114      	bne.n	80034d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d01a      	beq.n	80034e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	3310      	adds	r3, #16
 80034b4:	4618      	mov	r0, r3
 80034b6:	f001 f903 	bl	80046c0 <xTaskRemoveFromEventList>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d012      	beq.n	80034e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80034c0:	4b0c      	ldr	r3, [pc, #48]	; (80034f4 <xQueueGenericReset+0xcc>)
 80034c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	f3bf 8f6f 	isb	sy
 80034d0:	e009      	b.n	80034e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	3310      	adds	r3, #16
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff fef2 	bl	80032c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	3324      	adds	r3, #36	; 0x24
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff feed 	bl	80032c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80034e6:	f002 f835 	bl	8005554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80034ea:	2301      	movs	r3, #1
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	e000ed04 	.word	0xe000ed04

080034f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b08e      	sub	sp, #56	; 0x38
 80034fc:	af02      	add	r7, sp, #8
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10a      	bne.n	8003522 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800350c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003510:	f383 8811 	msr	BASEPRI, r3
 8003514:	f3bf 8f6f 	isb	sy
 8003518:	f3bf 8f4f 	dsb	sy
 800351c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800351e:	bf00      	nop
 8003520:	e7fe      	b.n	8003520 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10a      	bne.n	800353e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800352c:	f383 8811 	msr	BASEPRI, r3
 8003530:	f3bf 8f6f 	isb	sy
 8003534:	f3bf 8f4f 	dsb	sy
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
}
 800353a:	bf00      	nop
 800353c:	e7fe      	b.n	800353c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <xQueueGenericCreateStatic+0x52>
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <xQueueGenericCreateStatic+0x56>
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <xQueueGenericCreateStatic+0x58>
 800354e:	2300      	movs	r3, #0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003558:	f383 8811 	msr	BASEPRI, r3
 800355c:	f3bf 8f6f 	isb	sy
 8003560:	f3bf 8f4f 	dsb	sy
 8003564:	623b      	str	r3, [r7, #32]
}
 8003566:	bf00      	nop
 8003568:	e7fe      	b.n	8003568 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d102      	bne.n	8003576 <xQueueGenericCreateStatic+0x7e>
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <xQueueGenericCreateStatic+0x82>
 8003576:	2301      	movs	r3, #1
 8003578:	e000      	b.n	800357c <xQueueGenericCreateStatic+0x84>
 800357a:	2300      	movs	r3, #0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10a      	bne.n	8003596 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003584:	f383 8811 	msr	BASEPRI, r3
 8003588:	f3bf 8f6f 	isb	sy
 800358c:	f3bf 8f4f 	dsb	sy
 8003590:	61fb      	str	r3, [r7, #28]
}
 8003592:	bf00      	nop
 8003594:	e7fe      	b.n	8003594 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003596:	2350      	movs	r3, #80	; 0x50
 8003598:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2b50      	cmp	r3, #80	; 0x50
 800359e:	d00a      	beq.n	80035b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80035a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035a4:	f383 8811 	msr	BASEPRI, r3
 80035a8:	f3bf 8f6f 	isb	sy
 80035ac:	f3bf 8f4f 	dsb	sy
 80035b0:	61bb      	str	r3, [r7, #24]
}
 80035b2:	bf00      	nop
 80035b4:	e7fe      	b.n	80035b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80035b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80035bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80035c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80035ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	4613      	mov	r3, r2
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	68b9      	ldr	r1, [r7, #8]
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 f805 	bl	80035e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80035de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3730      	adds	r7, #48	; 0x30
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
 80035f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d103      	bne.n	8003604 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	e002      	b.n	800360a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003616:	2101      	movs	r1, #1
 8003618:	69b8      	ldr	r0, [r7, #24]
 800361a:	f7ff ff05 	bl	8003428 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	78fa      	ldrb	r2, [r7, #3]
 8003622:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003626:	bf00      	nop
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
	...

08003630 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b08e      	sub	sp, #56	; 0x38
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
 800363c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800363e:	2300      	movs	r3, #0
 8003640:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10a      	bne.n	8003662 <xQueueGenericSend+0x32>
	__asm volatile
 800364c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003650:	f383 8811 	msr	BASEPRI, r3
 8003654:	f3bf 8f6f 	isb	sy
 8003658:	f3bf 8f4f 	dsb	sy
 800365c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800365e:	bf00      	nop
 8003660:	e7fe      	b.n	8003660 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d103      	bne.n	8003670 <xQueueGenericSend+0x40>
 8003668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <xQueueGenericSend+0x44>
 8003670:	2301      	movs	r3, #1
 8003672:	e000      	b.n	8003676 <xQueueGenericSend+0x46>
 8003674:	2300      	movs	r3, #0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10a      	bne.n	8003690 <xQueueGenericSend+0x60>
	__asm volatile
 800367a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367e:	f383 8811 	msr	BASEPRI, r3
 8003682:	f3bf 8f6f 	isb	sy
 8003686:	f3bf 8f4f 	dsb	sy
 800368a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800368c:	bf00      	nop
 800368e:	e7fe      	b.n	800368e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d103      	bne.n	800369e <xQueueGenericSend+0x6e>
 8003696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <xQueueGenericSend+0x72>
 800369e:	2301      	movs	r3, #1
 80036a0:	e000      	b.n	80036a4 <xQueueGenericSend+0x74>
 80036a2:	2300      	movs	r3, #0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d10a      	bne.n	80036be <xQueueGenericSend+0x8e>
	__asm volatile
 80036a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ac:	f383 8811 	msr	BASEPRI, r3
 80036b0:	f3bf 8f6f 	isb	sy
 80036b4:	f3bf 8f4f 	dsb	sy
 80036b8:	623b      	str	r3, [r7, #32]
}
 80036ba:	bf00      	nop
 80036bc:	e7fe      	b.n	80036bc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036be:	f001 f9bd 	bl	8004a3c <xTaskGetSchedulerState>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d102      	bne.n	80036ce <xQueueGenericSend+0x9e>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <xQueueGenericSend+0xa2>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <xQueueGenericSend+0xa4>
 80036d2:	2300      	movs	r3, #0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10a      	bne.n	80036ee <xQueueGenericSend+0xbe>
	__asm volatile
 80036d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036dc:	f383 8811 	msr	BASEPRI, r3
 80036e0:	f3bf 8f6f 	isb	sy
 80036e4:	f3bf 8f4f 	dsb	sy
 80036e8:	61fb      	str	r3, [r7, #28]
}
 80036ea:	bf00      	nop
 80036ec:	e7fe      	b.n	80036ec <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036ee:	f001 ff01 	bl	80054f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d302      	bcc.n	8003704 <xQueueGenericSend+0xd4>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b02      	cmp	r3, #2
 8003702:	d129      	bne.n	8003758 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	68b9      	ldr	r1, [r7, #8]
 8003708:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800370a:	f000 fa0b 	bl	8003b24 <prvCopyDataToQueue>
 800370e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	2b00      	cmp	r3, #0
 8003716:	d010      	beq.n	800373a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	3324      	adds	r3, #36	; 0x24
 800371c:	4618      	mov	r0, r3
 800371e:	f000 ffcf 	bl	80046c0 <xTaskRemoveFromEventList>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d013      	beq.n	8003750 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003728:	4b3f      	ldr	r3, [pc, #252]	; (8003828 <xQueueGenericSend+0x1f8>)
 800372a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	f3bf 8f4f 	dsb	sy
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	e00a      	b.n	8003750 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800373a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373c:	2b00      	cmp	r3, #0
 800373e:	d007      	beq.n	8003750 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003740:	4b39      	ldr	r3, [pc, #228]	; (8003828 <xQueueGenericSend+0x1f8>)
 8003742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	f3bf 8f4f 	dsb	sy
 800374c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003750:	f001 ff00 	bl	8005554 <vPortExitCritical>
				return pdPASS;
 8003754:	2301      	movs	r3, #1
 8003756:	e063      	b.n	8003820 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d103      	bne.n	8003766 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800375e:	f001 fef9 	bl	8005554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003762:	2300      	movs	r3, #0
 8003764:	e05c      	b.n	8003820 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003768:	2b00      	cmp	r3, #0
 800376a:	d106      	bne.n	800377a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800376c:	f107 0314 	add.w	r3, r7, #20
 8003770:	4618      	mov	r0, r3
 8003772:	f001 f809 	bl	8004788 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003776:	2301      	movs	r3, #1
 8003778:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800377a:	f001 feeb 	bl	8005554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800377e:	f000 fd7b 	bl	8004278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003782:	f001 feb7 	bl	80054f4 <vPortEnterCritical>
 8003786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003788:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800378c:	b25b      	sxtb	r3, r3
 800378e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003792:	d103      	bne.n	800379c <xQueueGenericSend+0x16c>
 8003794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800379c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800379e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037a2:	b25b      	sxtb	r3, r3
 80037a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a8:	d103      	bne.n	80037b2 <xQueueGenericSend+0x182>
 80037aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80037b2:	f001 fecf 	bl	8005554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037b6:	1d3a      	adds	r2, r7, #4
 80037b8:	f107 0314 	add.w	r3, r7, #20
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 fff8 	bl	80047b4 <xTaskCheckForTimeOut>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d124      	bne.n	8003814 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80037ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037cc:	f000 faa2 	bl	8003d14 <prvIsQueueFull>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d018      	beq.n	8003808 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80037d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d8:	3310      	adds	r3, #16
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	4611      	mov	r1, r2
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 ff1e 	bl	8004620 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80037e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037e6:	f000 fa2d 	bl	8003c44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80037ea:	f000 fd53 	bl	8004294 <xTaskResumeAll>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f47f af7c 	bne.w	80036ee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80037f6:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <xQueueGenericSend+0x1f8>)
 80037f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	f3bf 8f4f 	dsb	sy
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	e772      	b.n	80036ee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003808:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800380a:	f000 fa1b 	bl	8003c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800380e:	f000 fd41 	bl	8004294 <xTaskResumeAll>
 8003812:	e76c      	b.n	80036ee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003814:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003816:	f000 fa15 	bl	8003c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800381a:	f000 fd3b 	bl	8004294 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800381e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003820:	4618      	mov	r0, r3
 8003822:	3738      	adds	r7, #56	; 0x38
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	e000ed04 	.word	0xe000ed04

0800382c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b090      	sub	sp, #64	; 0x40
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
 8003838:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800383e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10a      	bne.n	800385a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003848:	f383 8811 	msr	BASEPRI, r3
 800384c:	f3bf 8f6f 	isb	sy
 8003850:	f3bf 8f4f 	dsb	sy
 8003854:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003856:	bf00      	nop
 8003858:	e7fe      	b.n	8003858 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d103      	bne.n	8003868 <xQueueGenericSendFromISR+0x3c>
 8003860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <xQueueGenericSendFromISR+0x40>
 8003868:	2301      	movs	r3, #1
 800386a:	e000      	b.n	800386e <xQueueGenericSendFromISR+0x42>
 800386c:	2300      	movs	r3, #0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10a      	bne.n	8003888 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003876:	f383 8811 	msr	BASEPRI, r3
 800387a:	f3bf 8f6f 	isb	sy
 800387e:	f3bf 8f4f 	dsb	sy
 8003882:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003884:	bf00      	nop
 8003886:	e7fe      	b.n	8003886 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2b02      	cmp	r3, #2
 800388c:	d103      	bne.n	8003896 <xQueueGenericSendFromISR+0x6a>
 800388e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <xQueueGenericSendFromISR+0x6e>
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <xQueueGenericSendFromISR+0x70>
 800389a:	2300      	movs	r3, #0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10a      	bne.n	80038b6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80038a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a4:	f383 8811 	msr	BASEPRI, r3
 80038a8:	f3bf 8f6f 	isb	sy
 80038ac:	f3bf 8f4f 	dsb	sy
 80038b0:	623b      	str	r3, [r7, #32]
}
 80038b2:	bf00      	nop
 80038b4:	e7fe      	b.n	80038b4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80038b6:	f001 feff 	bl	80056b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80038ba:	f3ef 8211 	mrs	r2, BASEPRI
 80038be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038c2:	f383 8811 	msr	BASEPRI, r3
 80038c6:	f3bf 8f6f 	isb	sy
 80038ca:	f3bf 8f4f 	dsb	sy
 80038ce:	61fa      	str	r2, [r7, #28]
 80038d0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80038d2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80038d4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038de:	429a      	cmp	r2, r3
 80038e0:	d302      	bcc.n	80038e8 <xQueueGenericSendFromISR+0xbc>
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d12f      	bne.n	8003948 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80038e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80038f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	68b9      	ldr	r1, [r7, #8]
 80038fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80038fe:	f000 f911 	bl	8003b24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003902:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390a:	d112      	bne.n	8003932 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800390c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	2b00      	cmp	r3, #0
 8003912:	d016      	beq.n	8003942 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003916:	3324      	adds	r3, #36	; 0x24
 8003918:	4618      	mov	r0, r3
 800391a:	f000 fed1 	bl	80046c0 <xTaskRemoveFromEventList>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00e      	beq.n	8003942 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00b      	beq.n	8003942 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	e007      	b.n	8003942 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003932:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003936:	3301      	adds	r3, #1
 8003938:	b2db      	uxtb	r3, r3
 800393a:	b25a      	sxtb	r2, r3
 800393c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800393e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003942:	2301      	movs	r3, #1
 8003944:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003946:	e001      	b.n	800394c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003948:	2300      	movs	r3, #0
 800394a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800394c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800394e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003956:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800395a:	4618      	mov	r0, r3
 800395c:	3740      	adds	r7, #64	; 0x40
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08c      	sub	sp, #48	; 0x30
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003970:	2300      	movs	r3, #0
 8003972:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10a      	bne.n	8003994 <xQueueReceive+0x30>
	__asm volatile
 800397e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003982:	f383 8811 	msr	BASEPRI, r3
 8003986:	f3bf 8f6f 	isb	sy
 800398a:	f3bf 8f4f 	dsb	sy
 800398e:	623b      	str	r3, [r7, #32]
}
 8003990:	bf00      	nop
 8003992:	e7fe      	b.n	8003992 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d103      	bne.n	80039a2 <xQueueReceive+0x3e>
 800399a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <xQueueReceive+0x42>
 80039a2:	2301      	movs	r3, #1
 80039a4:	e000      	b.n	80039a8 <xQueueReceive+0x44>
 80039a6:	2300      	movs	r3, #0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10a      	bne.n	80039c2 <xQueueReceive+0x5e>
	__asm volatile
 80039ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b0:	f383 8811 	msr	BASEPRI, r3
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	f3bf 8f4f 	dsb	sy
 80039bc:	61fb      	str	r3, [r7, #28]
}
 80039be:	bf00      	nop
 80039c0:	e7fe      	b.n	80039c0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039c2:	f001 f83b 	bl	8004a3c <xTaskGetSchedulerState>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <xQueueReceive+0x6e>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <xQueueReceive+0x72>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <xQueueReceive+0x74>
 80039d6:	2300      	movs	r3, #0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10a      	bne.n	80039f2 <xQueueReceive+0x8e>
	__asm volatile
 80039dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e0:	f383 8811 	msr	BASEPRI, r3
 80039e4:	f3bf 8f6f 	isb	sy
 80039e8:	f3bf 8f4f 	dsb	sy
 80039ec:	61bb      	str	r3, [r7, #24]
}
 80039ee:	bf00      	nop
 80039f0:	e7fe      	b.n	80039f0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039f2:	f001 fd7f 	bl	80054f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01f      	beq.n	8003a42 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003a06:	f000 f8f7 	bl	8003bf8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	1e5a      	subs	r2, r3, #1
 8003a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a10:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00f      	beq.n	8003a3a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a1c:	3310      	adds	r3, #16
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 fe4e 	bl	80046c0 <xTaskRemoveFromEventList>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d007      	beq.n	8003a3a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a2a:	4b3d      	ldr	r3, [pc, #244]	; (8003b20 <xQueueReceive+0x1bc>)
 8003a2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	f3bf 8f4f 	dsb	sy
 8003a36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a3a:	f001 fd8b 	bl	8005554 <vPortExitCritical>
				return pdPASS;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e069      	b.n	8003b16 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d103      	bne.n	8003a50 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a48:	f001 fd84 	bl	8005554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e062      	b.n	8003b16 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a56:	f107 0310 	add.w	r3, r7, #16
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f000 fe94 	bl	8004788 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a60:	2301      	movs	r3, #1
 8003a62:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a64:	f001 fd76 	bl	8005554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a68:	f000 fc06 	bl	8004278 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a6c:	f001 fd42 	bl	80054f4 <vPortEnterCritical>
 8003a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a76:	b25b      	sxtb	r3, r3
 8003a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a7c:	d103      	bne.n	8003a86 <xQueueReceive+0x122>
 8003a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a8c:	b25b      	sxtb	r3, r3
 8003a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a92:	d103      	bne.n	8003a9c <xQueueReceive+0x138>
 8003a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a9c:	f001 fd5a 	bl	8005554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003aa0:	1d3a      	adds	r2, r7, #4
 8003aa2:	f107 0310 	add.w	r3, r7, #16
 8003aa6:	4611      	mov	r1, r2
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f000 fe83 	bl	80047b4 <xTaskCheckForTimeOut>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d123      	bne.n	8003afc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ab4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ab6:	f000 f917 	bl	8003ce8 <prvIsQueueEmpty>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d017      	beq.n	8003af0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac2:	3324      	adds	r3, #36	; 0x24
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f000 fda9 	bl	8004620 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003ace:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ad0:	f000 f8b8 	bl	8003c44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ad4:	f000 fbde 	bl	8004294 <xTaskResumeAll>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d189      	bne.n	80039f2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003ade:	4b10      	ldr	r3, [pc, #64]	; (8003b20 <xQueueReceive+0x1bc>)
 8003ae0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	f3bf 8f4f 	dsb	sy
 8003aea:	f3bf 8f6f 	isb	sy
 8003aee:	e780      	b.n	80039f2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003af0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003af2:	f000 f8a7 	bl	8003c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003af6:	f000 fbcd 	bl	8004294 <xTaskResumeAll>
 8003afa:	e77a      	b.n	80039f2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003afc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003afe:	f000 f8a1 	bl	8003c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b02:	f000 fbc7 	bl	8004294 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b08:	f000 f8ee 	bl	8003ce8 <prvIsQueueEmpty>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f43f af6f 	beq.w	80039f2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b14:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3730      	adds	r7, #48	; 0x30
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	e000ed04 	.word	0xe000ed04

08003b24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10d      	bne.n	8003b5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d14d      	bne.n	8003be6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 ff92 	bl	8004a78 <xTaskPriorityDisinherit>
 8003b54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	609a      	str	r2, [r3, #8]
 8003b5c:	e043      	b.n	8003be6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d119      	bne.n	8003b98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6858      	ldr	r0, [r3, #4]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	68b9      	ldr	r1, [r7, #8]
 8003b70:	f001 fff8 	bl	8005b64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7c:	441a      	add	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d32b      	bcc.n	8003be6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	605a      	str	r2, [r3, #4]
 8003b96:	e026      	b.n	8003be6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	68d8      	ldr	r0, [r3, #12]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	68b9      	ldr	r1, [r7, #8]
 8003ba4:	f001 ffde 	bl	8005b64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb0:	425b      	negs	r3, r3
 8003bb2:	441a      	add	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d207      	bcs.n	8003bd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bcc:	425b      	negs	r3, r3
 8003bce:	441a      	add	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d105      	bne.n	8003be6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003bee:	697b      	ldr	r3, [r7, #20]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3718      	adds	r7, #24
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d018      	beq.n	8003c3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68da      	ldr	r2, [r3, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c12:	441a      	add	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d303      	bcc.n	8003c2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68d9      	ldr	r1, [r3, #12]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c34:	461a      	mov	r2, r3
 8003c36:	6838      	ldr	r0, [r7, #0]
 8003c38:	f001 ff94 	bl	8005b64 <memcpy>
	}
}
 8003c3c:	bf00      	nop
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003c4c:	f001 fc52 	bl	80054f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c58:	e011      	b.n	8003c7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d012      	beq.n	8003c88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	3324      	adds	r3, #36	; 0x24
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 fd2a 	bl	80046c0 <xTaskRemoveFromEventList>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003c72:	f000 fe01 	bl	8004878 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003c76:	7bfb      	ldrb	r3, [r7, #15]
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	dce9      	bgt.n	8003c5a <prvUnlockQueue+0x16>
 8003c86:	e000      	b.n	8003c8a <prvUnlockQueue+0x46>
					break;
 8003c88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	22ff      	movs	r2, #255	; 0xff
 8003c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003c92:	f001 fc5f 	bl	8005554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003c96:	f001 fc2d 	bl	80054f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ca0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ca2:	e011      	b.n	8003cc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d012      	beq.n	8003cd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	3310      	adds	r3, #16
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fd05 	bl	80046c0 <xTaskRemoveFromEventList>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003cbc:	f000 fddc 	bl	8004878 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003cc0:	7bbb      	ldrb	r3, [r7, #14]
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	dce9      	bgt.n	8003ca4 <prvUnlockQueue+0x60>
 8003cd0:	e000      	b.n	8003cd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003cd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	22ff      	movs	r2, #255	; 0xff
 8003cd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003cdc:	f001 fc3a 	bl	8005554 <vPortExitCritical>
}
 8003ce0:	bf00      	nop
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003cf0:	f001 fc00 	bl	80054f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d102      	bne.n	8003d02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	60fb      	str	r3, [r7, #12]
 8003d00:	e001      	b.n	8003d06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003d02:	2300      	movs	r3, #0
 8003d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d06:	f001 fc25 	bl	8005554 <vPortExitCritical>

	return xReturn;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d1c:	f001 fbea 	bl	80054f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d102      	bne.n	8003d32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	e001      	b.n	8003d36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d32:	2300      	movs	r3, #0
 8003d34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d36:	f001 fc0d 	bl	8005554 <vPortExitCritical>

	return xReturn;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	e014      	b.n	8003d7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003d54:	4a0f      	ldr	r2, [pc, #60]	; (8003d94 <vQueueAddToRegistry+0x50>)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10b      	bne.n	8003d78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003d60:	490c      	ldr	r1, [pc, #48]	; (8003d94 <vQueueAddToRegistry+0x50>)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003d6a:	4a0a      	ldr	r2, [pc, #40]	; (8003d94 <vQueueAddToRegistry+0x50>)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	4413      	add	r3, r2
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003d76:	e006      	b.n	8003d86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	60fb      	str	r3, [r7, #12]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	d9e7      	bls.n	8003d54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003d84:	bf00      	nop
 8003d86:	bf00      	nop
 8003d88:	3714      	adds	r7, #20
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	20000784 	.word	0x20000784

08003d98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003da8:	f001 fba4 	bl	80054f4 <vPortEnterCritical>
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003db2:	b25b      	sxtb	r3, r3
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d103      	bne.n	8003dc2 <vQueueWaitForMessageRestricted+0x2a>
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dce:	d103      	bne.n	8003dd8 <vQueueWaitForMessageRestricted+0x40>
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003dd8:	f001 fbbc 	bl	8005554 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d106      	bne.n	8003df2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	3324      	adds	r3, #36	; 0x24
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fc3b 	bl	8004668 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003df2:	6978      	ldr	r0, [r7, #20]
 8003df4:	f7ff ff26 	bl	8003c44 <prvUnlockQueue>
	}
 8003df8:	bf00      	nop
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b08e      	sub	sp, #56	; 0x38
 8003e04:	af04      	add	r7, sp, #16
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10a      	bne.n	8003e2a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e18:	f383 8811 	msr	BASEPRI, r3
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	623b      	str	r3, [r7, #32]
}
 8003e26:	bf00      	nop
 8003e28:	e7fe      	b.n	8003e28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10a      	bne.n	8003e46 <xTaskCreateStatic+0x46>
	__asm volatile
 8003e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e34:	f383 8811 	msr	BASEPRI, r3
 8003e38:	f3bf 8f6f 	isb	sy
 8003e3c:	f3bf 8f4f 	dsb	sy
 8003e40:	61fb      	str	r3, [r7, #28]
}
 8003e42:	bf00      	nop
 8003e44:	e7fe      	b.n	8003e44 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e46:	235c      	movs	r3, #92	; 0x5c
 8003e48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	2b5c      	cmp	r3, #92	; 0x5c
 8003e4e:	d00a      	beq.n	8003e66 <xTaskCreateStatic+0x66>
	__asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	61bb      	str	r3, [r7, #24]
}
 8003e62:	bf00      	nop
 8003e64:	e7fe      	b.n	8003e64 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e66:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d01e      	beq.n	8003eac <xTaskCreateStatic+0xac>
 8003e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d01b      	beq.n	8003eac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e76:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e7c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e80:	2202      	movs	r2, #2
 8003e82:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003e86:	2300      	movs	r3, #0
 8003e88:	9303      	str	r3, [sp, #12]
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	9302      	str	r3, [sp, #8]
 8003e8e:	f107 0314 	add.w	r3, r7, #20
 8003e92:	9301      	str	r3, [sp, #4]
 8003e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f850 	bl	8003f44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ea4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ea6:	f000 f8dd 	bl	8004064 <prvAddNewTaskToReadyList>
 8003eaa:	e001      	b.n	8003eb0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003eb0:	697b      	ldr	r3, [r7, #20]
	}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3728      	adds	r7, #40	; 0x28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b08c      	sub	sp, #48	; 0x30
 8003ebe:	af04      	add	r7, sp, #16
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	603b      	str	r3, [r7, #0]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f001 fc32 	bl	8005738 <pvPortMalloc>
 8003ed4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00e      	beq.n	8003efa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003edc:	205c      	movs	r0, #92	; 0x5c
 8003ede:	f001 fc2b 	bl	8005738 <pvPortMalloc>
 8003ee2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	631a      	str	r2, [r3, #48]	; 0x30
 8003ef0:	e005      	b.n	8003efe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ef2:	6978      	ldr	r0, [r7, #20]
 8003ef4:	f001 fcec 	bl	80058d0 <vPortFree>
 8003ef8:	e001      	b.n	8003efe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d017      	beq.n	8003f34 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f0c:	88fa      	ldrh	r2, [r7, #6]
 8003f0e:	2300      	movs	r3, #0
 8003f10:	9303      	str	r3, [sp, #12]
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	9302      	str	r3, [sp, #8]
 8003f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f18:	9301      	str	r3, [sp, #4]
 8003f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	68b9      	ldr	r1, [r7, #8]
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 f80e 	bl	8003f44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f28:	69f8      	ldr	r0, [r7, #28]
 8003f2a:	f000 f89b 	bl	8004064 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	61bb      	str	r3, [r7, #24]
 8003f32:	e002      	b.n	8003f3a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f34:	f04f 33ff 	mov.w	r3, #4294967295
 8003f38:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f3a:	69bb      	ldr	r3, [r7, #24]
	}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3720      	adds	r7, #32
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
 8003f50:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f54:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	21a5      	movs	r1, #165	; 0xa5
 8003f5e:	f001 fdd5 	bl	8005b0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	f023 0307 	bic.w	r3, r3, #7
 8003f7a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f8a:	f383 8811 	msr	BASEPRI, r3
 8003f8e:	f3bf 8f6f 	isb	sy
 8003f92:	f3bf 8f4f 	dsb	sy
 8003f96:	617b      	str	r3, [r7, #20]
}
 8003f98:	bf00      	nop
 8003f9a:	e7fe      	b.n	8003f9a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d01f      	beq.n	8003fe2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61fb      	str	r3, [r7, #28]
 8003fa6:	e012      	b.n	8003fce <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	4413      	add	r3, r2
 8003fae:	7819      	ldrb	r1, [r3, #0]
 8003fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3334      	adds	r3, #52	; 0x34
 8003fb8:	460a      	mov	r2, r1
 8003fba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d006      	beq.n	8003fd6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	2b0f      	cmp	r3, #15
 8003fd2:	d9e9      	bls.n	8003fa8 <prvInitialiseNewTask+0x64>
 8003fd4:	e000      	b.n	8003fd8 <prvInitialiseNewTask+0x94>
			{
				break;
 8003fd6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fe0:	e003      	b.n	8003fea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fec:	2b37      	cmp	r3, #55	; 0x37
 8003fee:	d901      	bls.n	8003ff4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ff0:	2337      	movs	r3, #55	; 0x37
 8003ff2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ff8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ffe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004002:	2200      	movs	r2, #0
 8004004:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004008:	3304      	adds	r3, #4
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff f978 	bl	8003300 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004012:	3318      	adds	r3, #24
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff f973 	bl	8003300 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800401a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800401e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004022:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004028:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800402a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800402e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	2200      	movs	r2, #0
 8004034:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	68f9      	ldr	r1, [r7, #12]
 8004042:	69b8      	ldr	r0, [r7, #24]
 8004044:	f001 f928 	bl	8005298 <pxPortInitialiseStack>
 8004048:	4602      	mov	r2, r0
 800404a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800404e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004050:	2b00      	cmp	r3, #0
 8004052:	d002      	beq.n	800405a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004056:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004058:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800405a:	bf00      	nop
 800405c:	3720      	adds	r7, #32
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
	...

08004064 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800406c:	f001 fa42 	bl	80054f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004070:	4b2d      	ldr	r3, [pc, #180]	; (8004128 <prvAddNewTaskToReadyList+0xc4>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3301      	adds	r3, #1
 8004076:	4a2c      	ldr	r2, [pc, #176]	; (8004128 <prvAddNewTaskToReadyList+0xc4>)
 8004078:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800407a:	4b2c      	ldr	r3, [pc, #176]	; (800412c <prvAddNewTaskToReadyList+0xc8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d109      	bne.n	8004096 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004082:	4a2a      	ldr	r2, [pc, #168]	; (800412c <prvAddNewTaskToReadyList+0xc8>)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004088:	4b27      	ldr	r3, [pc, #156]	; (8004128 <prvAddNewTaskToReadyList+0xc4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d110      	bne.n	80040b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004090:	f000 fc16 	bl	80048c0 <prvInitialiseTaskLists>
 8004094:	e00d      	b.n	80040b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004096:	4b26      	ldr	r3, [pc, #152]	; (8004130 <prvAddNewTaskToReadyList+0xcc>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800409e:	4b23      	ldr	r3, [pc, #140]	; (800412c <prvAddNewTaskToReadyList+0xc8>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d802      	bhi.n	80040b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80040ac:	4a1f      	ldr	r2, [pc, #124]	; (800412c <prvAddNewTaskToReadyList+0xc8>)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80040b2:	4b20      	ldr	r3, [pc, #128]	; (8004134 <prvAddNewTaskToReadyList+0xd0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	3301      	adds	r3, #1
 80040b8:	4a1e      	ldr	r2, [pc, #120]	; (8004134 <prvAddNewTaskToReadyList+0xd0>)
 80040ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80040bc:	4b1d      	ldr	r3, [pc, #116]	; (8004134 <prvAddNewTaskToReadyList+0xd0>)
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040c8:	4b1b      	ldr	r3, [pc, #108]	; (8004138 <prvAddNewTaskToReadyList+0xd4>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d903      	bls.n	80040d8 <prvAddNewTaskToReadyList+0x74>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	4a18      	ldr	r2, [pc, #96]	; (8004138 <prvAddNewTaskToReadyList+0xd4>)
 80040d6:	6013      	str	r3, [r2, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040dc:	4613      	mov	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4a15      	ldr	r2, [pc, #84]	; (800413c <prvAddNewTaskToReadyList+0xd8>)
 80040e6:	441a      	add	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3304      	adds	r3, #4
 80040ec:	4619      	mov	r1, r3
 80040ee:	4610      	mov	r0, r2
 80040f0:	f7ff f913 	bl	800331a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80040f4:	f001 fa2e 	bl	8005554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80040f8:	4b0d      	ldr	r3, [pc, #52]	; (8004130 <prvAddNewTaskToReadyList+0xcc>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00e      	beq.n	800411e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004100:	4b0a      	ldr	r3, [pc, #40]	; (800412c <prvAddNewTaskToReadyList+0xc8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410a:	429a      	cmp	r2, r3
 800410c:	d207      	bcs.n	800411e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800410e:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <prvAddNewTaskToReadyList+0xdc>)
 8004110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	f3bf 8f4f 	dsb	sy
 800411a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800411e:	bf00      	nop
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20000c98 	.word	0x20000c98
 800412c:	200007c4 	.word	0x200007c4
 8004130:	20000ca4 	.word	0x20000ca4
 8004134:	20000cb4 	.word	0x20000cb4
 8004138:	20000ca0 	.word	0x20000ca0
 800413c:	200007c8 	.word	0x200007c8
 8004140:	e000ed04 	.word	0xe000ed04

08004144 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800414c:	2300      	movs	r3, #0
 800414e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d017      	beq.n	8004186 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004156:	4b13      	ldr	r3, [pc, #76]	; (80041a4 <vTaskDelay+0x60>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <vTaskDelay+0x30>
	__asm volatile
 800415e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004162:	f383 8811 	msr	BASEPRI, r3
 8004166:	f3bf 8f6f 	isb	sy
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	60bb      	str	r3, [r7, #8]
}
 8004170:	bf00      	nop
 8004172:	e7fe      	b.n	8004172 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004174:	f000 f880 	bl	8004278 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004178:	2100      	movs	r1, #0
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fcea 	bl	8004b54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004180:	f000 f888 	bl	8004294 <xTaskResumeAll>
 8004184:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d107      	bne.n	800419c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800418c:	4b06      	ldr	r3, [pc, #24]	; (80041a8 <vTaskDelay+0x64>)
 800418e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	f3bf 8f4f 	dsb	sy
 8004198:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800419c:	bf00      	nop
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	20000cc0 	.word	0x20000cc0
 80041a8:	e000ed04 	.word	0xe000ed04

080041ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	; 0x28
 80041b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80041ba:	463a      	mov	r2, r7
 80041bc:	1d39      	adds	r1, r7, #4
 80041be:	f107 0308 	add.w	r3, r7, #8
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff f848 	bl	8003258 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80041c8:	6839      	ldr	r1, [r7, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	9202      	str	r2, [sp, #8]
 80041d0:	9301      	str	r3, [sp, #4]
 80041d2:	2300      	movs	r3, #0
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	2300      	movs	r3, #0
 80041d8:	460a      	mov	r2, r1
 80041da:	4921      	ldr	r1, [pc, #132]	; (8004260 <vTaskStartScheduler+0xb4>)
 80041dc:	4821      	ldr	r0, [pc, #132]	; (8004264 <vTaskStartScheduler+0xb8>)
 80041de:	f7ff fe0f 	bl	8003e00 <xTaskCreateStatic>
 80041e2:	4603      	mov	r3, r0
 80041e4:	4a20      	ldr	r2, [pc, #128]	; (8004268 <vTaskStartScheduler+0xbc>)
 80041e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80041e8:	4b1f      	ldr	r3, [pc, #124]	; (8004268 <vTaskStartScheduler+0xbc>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80041f0:	2301      	movs	r3, #1
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	e001      	b.n	80041fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d102      	bne.n	8004206 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004200:	f000 fcfc 	bl	8004bfc <xTimerCreateTimerTask>
 8004204:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d116      	bne.n	800423a <vTaskStartScheduler+0x8e>
	__asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	613b      	str	r3, [r7, #16]
}
 800421e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004220:	4b12      	ldr	r3, [pc, #72]	; (800426c <vTaskStartScheduler+0xc0>)
 8004222:	f04f 32ff 	mov.w	r2, #4294967295
 8004226:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004228:	4b11      	ldr	r3, [pc, #68]	; (8004270 <vTaskStartScheduler+0xc4>)
 800422a:	2201      	movs	r2, #1
 800422c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800422e:	4b11      	ldr	r3, [pc, #68]	; (8004274 <vTaskStartScheduler+0xc8>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004234:	f001 f8bc 	bl	80053b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004238:	e00e      	b.n	8004258 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004240:	d10a      	bne.n	8004258 <vTaskStartScheduler+0xac>
	__asm volatile
 8004242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
 800424e:	f3bf 8f4f 	dsb	sy
 8004252:	60fb      	str	r3, [r7, #12]
}
 8004254:	bf00      	nop
 8004256:	e7fe      	b.n	8004256 <vTaskStartScheduler+0xaa>
}
 8004258:	bf00      	nop
 800425a:	3718      	adds	r7, #24
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	08005bbc 	.word	0x08005bbc
 8004264:	08004891 	.word	0x08004891
 8004268:	20000cbc 	.word	0x20000cbc
 800426c:	20000cb8 	.word	0x20000cb8
 8004270:	20000ca4 	.word	0x20000ca4
 8004274:	20000c9c 	.word	0x20000c9c

08004278 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800427c:	4b04      	ldr	r3, [pc, #16]	; (8004290 <vTaskSuspendAll+0x18>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3301      	adds	r3, #1
 8004282:	4a03      	ldr	r2, [pc, #12]	; (8004290 <vTaskSuspendAll+0x18>)
 8004284:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004286:	bf00      	nop
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	20000cc0 	.word	0x20000cc0

08004294 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800429a:	2300      	movs	r3, #0
 800429c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800429e:	2300      	movs	r3, #0
 80042a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80042a2:	4b42      	ldr	r3, [pc, #264]	; (80043ac <xTaskResumeAll+0x118>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10a      	bne.n	80042c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80042aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ae:	f383 8811 	msr	BASEPRI, r3
 80042b2:	f3bf 8f6f 	isb	sy
 80042b6:	f3bf 8f4f 	dsb	sy
 80042ba:	603b      	str	r3, [r7, #0]
}
 80042bc:	bf00      	nop
 80042be:	e7fe      	b.n	80042be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80042c0:	f001 f918 	bl	80054f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80042c4:	4b39      	ldr	r3, [pc, #228]	; (80043ac <xTaskResumeAll+0x118>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	3b01      	subs	r3, #1
 80042ca:	4a38      	ldr	r2, [pc, #224]	; (80043ac <xTaskResumeAll+0x118>)
 80042cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042ce:	4b37      	ldr	r3, [pc, #220]	; (80043ac <xTaskResumeAll+0x118>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d162      	bne.n	800439c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80042d6:	4b36      	ldr	r3, [pc, #216]	; (80043b0 <xTaskResumeAll+0x11c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d05e      	beq.n	800439c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80042de:	e02f      	b.n	8004340 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e0:	4b34      	ldr	r3, [pc, #208]	; (80043b4 <xTaskResumeAll+0x120>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3318      	adds	r3, #24
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff f871 	bl	80033d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	3304      	adds	r3, #4
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7ff f86c 	bl	80033d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004300:	4b2d      	ldr	r3, [pc, #180]	; (80043b8 <xTaskResumeAll+0x124>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d903      	bls.n	8004310 <xTaskResumeAll+0x7c>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430c:	4a2a      	ldr	r2, [pc, #168]	; (80043b8 <xTaskResumeAll+0x124>)
 800430e:	6013      	str	r3, [r2, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004314:	4613      	mov	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4a27      	ldr	r2, [pc, #156]	; (80043bc <xTaskResumeAll+0x128>)
 800431e:	441a      	add	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	3304      	adds	r3, #4
 8004324:	4619      	mov	r1, r3
 8004326:	4610      	mov	r0, r2
 8004328:	f7fe fff7 	bl	800331a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004330:	4b23      	ldr	r3, [pc, #140]	; (80043c0 <xTaskResumeAll+0x12c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004336:	429a      	cmp	r2, r3
 8004338:	d302      	bcc.n	8004340 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800433a:	4b22      	ldr	r3, [pc, #136]	; (80043c4 <xTaskResumeAll+0x130>)
 800433c:	2201      	movs	r2, #1
 800433e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004340:	4b1c      	ldr	r3, [pc, #112]	; (80043b4 <xTaskResumeAll+0x120>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1cb      	bne.n	80042e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800434e:	f000 fb55 	bl	80049fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004352:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <xTaskResumeAll+0x134>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d010      	beq.n	8004380 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800435e:	f000 f847 	bl	80043f0 <xTaskIncrementTick>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004368:	4b16      	ldr	r3, [pc, #88]	; (80043c4 <xTaskResumeAll+0x130>)
 800436a:	2201      	movs	r2, #1
 800436c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3b01      	subs	r3, #1
 8004372:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f1      	bne.n	800435e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800437a:	4b13      	ldr	r3, [pc, #76]	; (80043c8 <xTaskResumeAll+0x134>)
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004380:	4b10      	ldr	r3, [pc, #64]	; (80043c4 <xTaskResumeAll+0x130>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d009      	beq.n	800439c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004388:	2301      	movs	r3, #1
 800438a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800438c:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <xTaskResumeAll+0x138>)
 800438e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800439c:	f001 f8da 	bl	8005554 <vPortExitCritical>

	return xAlreadyYielded;
 80043a0:	68bb      	ldr	r3, [r7, #8]
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	20000cc0 	.word	0x20000cc0
 80043b0:	20000c98 	.word	0x20000c98
 80043b4:	20000c58 	.word	0x20000c58
 80043b8:	20000ca0 	.word	0x20000ca0
 80043bc:	200007c8 	.word	0x200007c8
 80043c0:	200007c4 	.word	0x200007c4
 80043c4:	20000cac 	.word	0x20000cac
 80043c8:	20000ca8 	.word	0x20000ca8
 80043cc:	e000ed04 	.word	0xe000ed04

080043d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80043d6:	4b05      	ldr	r3, [pc, #20]	; (80043ec <xTaskGetTickCount+0x1c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80043dc:	687b      	ldr	r3, [r7, #4]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	20000c9c 	.word	0x20000c9c

080043f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80043f6:	2300      	movs	r3, #0
 80043f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043fa:	4b4f      	ldr	r3, [pc, #316]	; (8004538 <xTaskIncrementTick+0x148>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f040 808f 	bne.w	8004522 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004404:	4b4d      	ldr	r3, [pc, #308]	; (800453c <xTaskIncrementTick+0x14c>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	3301      	adds	r3, #1
 800440a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800440c:	4a4b      	ldr	r2, [pc, #300]	; (800453c <xTaskIncrementTick+0x14c>)
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d120      	bne.n	800445a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004418:	4b49      	ldr	r3, [pc, #292]	; (8004540 <xTaskIncrementTick+0x150>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <xTaskIncrementTick+0x48>
	__asm volatile
 8004422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	603b      	str	r3, [r7, #0]
}
 8004434:	bf00      	nop
 8004436:	e7fe      	b.n	8004436 <xTaskIncrementTick+0x46>
 8004438:	4b41      	ldr	r3, [pc, #260]	; (8004540 <xTaskIncrementTick+0x150>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	4b41      	ldr	r3, [pc, #260]	; (8004544 <xTaskIncrementTick+0x154>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a3f      	ldr	r2, [pc, #252]	; (8004540 <xTaskIncrementTick+0x150>)
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	4a3f      	ldr	r2, [pc, #252]	; (8004544 <xTaskIncrementTick+0x154>)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	4b3e      	ldr	r3, [pc, #248]	; (8004548 <xTaskIncrementTick+0x158>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	3301      	adds	r3, #1
 8004452:	4a3d      	ldr	r2, [pc, #244]	; (8004548 <xTaskIncrementTick+0x158>)
 8004454:	6013      	str	r3, [r2, #0]
 8004456:	f000 fad1 	bl	80049fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800445a:	4b3c      	ldr	r3, [pc, #240]	; (800454c <xTaskIncrementTick+0x15c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	429a      	cmp	r2, r3
 8004462:	d349      	bcc.n	80044f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004464:	4b36      	ldr	r3, [pc, #216]	; (8004540 <xTaskIncrementTick+0x150>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d104      	bne.n	8004478 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800446e:	4b37      	ldr	r3, [pc, #220]	; (800454c <xTaskIncrementTick+0x15c>)
 8004470:	f04f 32ff 	mov.w	r2, #4294967295
 8004474:	601a      	str	r2, [r3, #0]
					break;
 8004476:	e03f      	b.n	80044f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004478:	4b31      	ldr	r3, [pc, #196]	; (8004540 <xTaskIncrementTick+0x150>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	429a      	cmp	r2, r3
 800448e:	d203      	bcs.n	8004498 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004490:	4a2e      	ldr	r2, [pc, #184]	; (800454c <xTaskIncrementTick+0x15c>)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004496:	e02f      	b.n	80044f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	3304      	adds	r3, #4
 800449c:	4618      	mov	r0, r3
 800449e:	f7fe ff99 	bl	80033d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d004      	beq.n	80044b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	3318      	adds	r3, #24
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe ff90 	bl	80033d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b8:	4b25      	ldr	r3, [pc, #148]	; (8004550 <xTaskIncrementTick+0x160>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d903      	bls.n	80044c8 <xTaskIncrementTick+0xd8>
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c4:	4a22      	ldr	r2, [pc, #136]	; (8004550 <xTaskIncrementTick+0x160>)
 80044c6:	6013      	str	r3, [r2, #0]
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044cc:	4613      	mov	r3, r2
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	4413      	add	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	4a1f      	ldr	r2, [pc, #124]	; (8004554 <xTaskIncrementTick+0x164>)
 80044d6:	441a      	add	r2, r3
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	3304      	adds	r3, #4
 80044dc:	4619      	mov	r1, r3
 80044de:	4610      	mov	r0, r2
 80044e0:	f7fe ff1b 	bl	800331a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e8:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <xTaskIncrementTick+0x168>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d3b8      	bcc.n	8004464 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80044f2:	2301      	movs	r3, #1
 80044f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044f6:	e7b5      	b.n	8004464 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80044f8:	4b17      	ldr	r3, [pc, #92]	; (8004558 <xTaskIncrementTick+0x168>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fe:	4915      	ldr	r1, [pc, #84]	; (8004554 <xTaskIncrementTick+0x164>)
 8004500:	4613      	mov	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d901      	bls.n	8004514 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004510:	2301      	movs	r3, #1
 8004512:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004514:	4b11      	ldr	r3, [pc, #68]	; (800455c <xTaskIncrementTick+0x16c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d007      	beq.n	800452c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800451c:	2301      	movs	r3, #1
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	e004      	b.n	800452c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004522:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <xTaskIncrementTick+0x170>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3301      	adds	r3, #1
 8004528:	4a0d      	ldr	r2, [pc, #52]	; (8004560 <xTaskIncrementTick+0x170>)
 800452a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800452c:	697b      	ldr	r3, [r7, #20]
}
 800452e:	4618      	mov	r0, r3
 8004530:	3718      	adds	r7, #24
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	20000cc0 	.word	0x20000cc0
 800453c:	20000c9c 	.word	0x20000c9c
 8004540:	20000c50 	.word	0x20000c50
 8004544:	20000c54 	.word	0x20000c54
 8004548:	20000cb0 	.word	0x20000cb0
 800454c:	20000cb8 	.word	0x20000cb8
 8004550:	20000ca0 	.word	0x20000ca0
 8004554:	200007c8 	.word	0x200007c8
 8004558:	200007c4 	.word	0x200007c4
 800455c:	20000cac 	.word	0x20000cac
 8004560:	20000ca8 	.word	0x20000ca8

08004564 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800456a:	4b28      	ldr	r3, [pc, #160]	; (800460c <vTaskSwitchContext+0xa8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004572:	4b27      	ldr	r3, [pc, #156]	; (8004610 <vTaskSwitchContext+0xac>)
 8004574:	2201      	movs	r2, #1
 8004576:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004578:	e041      	b.n	80045fe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800457a:	4b25      	ldr	r3, [pc, #148]	; (8004610 <vTaskSwitchContext+0xac>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004580:	4b24      	ldr	r3, [pc, #144]	; (8004614 <vTaskSwitchContext+0xb0>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	e010      	b.n	80045aa <vTaskSwitchContext+0x46>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10a      	bne.n	80045a4 <vTaskSwitchContext+0x40>
	__asm volatile
 800458e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	607b      	str	r3, [r7, #4]
}
 80045a0:	bf00      	nop
 80045a2:	e7fe      	b.n	80045a2 <vTaskSwitchContext+0x3e>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	3b01      	subs	r3, #1
 80045a8:	60fb      	str	r3, [r7, #12]
 80045aa:	491b      	ldr	r1, [pc, #108]	; (8004618 <vTaskSwitchContext+0xb4>)
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	4613      	mov	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	4413      	add	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	440b      	add	r3, r1
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d0e4      	beq.n	8004588 <vTaskSwitchContext+0x24>
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	4613      	mov	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	4413      	add	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	4a13      	ldr	r2, [pc, #76]	; (8004618 <vTaskSwitchContext+0xb4>)
 80045ca:	4413      	add	r3, r2
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	605a      	str	r2, [r3, #4]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	3308      	adds	r3, #8
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d104      	bne.n	80045ee <vTaskSwitchContext+0x8a>
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	605a      	str	r2, [r3, #4]
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4a09      	ldr	r2, [pc, #36]	; (800461c <vTaskSwitchContext+0xb8>)
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	4a06      	ldr	r2, [pc, #24]	; (8004614 <vTaskSwitchContext+0xb0>)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6013      	str	r3, [r2, #0]
}
 80045fe:	bf00      	nop
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	20000cc0 	.word	0x20000cc0
 8004610:	20000cac 	.word	0x20000cac
 8004614:	20000ca0 	.word	0x20000ca0
 8004618:	200007c8 	.word	0x200007c8
 800461c:	200007c4 	.word	0x200007c4

08004620 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d10a      	bne.n	8004646 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004634:	f383 8811 	msr	BASEPRI, r3
 8004638:	f3bf 8f6f 	isb	sy
 800463c:	f3bf 8f4f 	dsb	sy
 8004640:	60fb      	str	r3, [r7, #12]
}
 8004642:	bf00      	nop
 8004644:	e7fe      	b.n	8004644 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004646:	4b07      	ldr	r3, [pc, #28]	; (8004664 <vTaskPlaceOnEventList+0x44>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3318      	adds	r3, #24
 800464c:	4619      	mov	r1, r3
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fe fe87 	bl	8003362 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004654:	2101      	movs	r1, #1
 8004656:	6838      	ldr	r0, [r7, #0]
 8004658:	f000 fa7c 	bl	8004b54 <prvAddCurrentTaskToDelayedList>
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	200007c4 	.word	0x200007c4

08004668 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10a      	bne.n	8004690 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800467a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800467e:	f383 8811 	msr	BASEPRI, r3
 8004682:	f3bf 8f6f 	isb	sy
 8004686:	f3bf 8f4f 	dsb	sy
 800468a:	617b      	str	r3, [r7, #20]
}
 800468c:	bf00      	nop
 800468e:	e7fe      	b.n	800468e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004690:	4b0a      	ldr	r3, [pc, #40]	; (80046bc <vTaskPlaceOnEventListRestricted+0x54>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	3318      	adds	r3, #24
 8004696:	4619      	mov	r1, r3
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7fe fe3e 	bl	800331a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80046a4:	f04f 33ff 	mov.w	r3, #4294967295
 80046a8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80046aa:	6879      	ldr	r1, [r7, #4]
 80046ac:	68b8      	ldr	r0, [r7, #8]
 80046ae:	f000 fa51 	bl	8004b54 <prvAddCurrentTaskToDelayedList>
	}
 80046b2:	bf00      	nop
 80046b4:	3718      	adds	r7, #24
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	200007c4 	.word	0x200007c4

080046c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10a      	bne.n	80046ec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	60fb      	str	r3, [r7, #12]
}
 80046e8:	bf00      	nop
 80046ea:	e7fe      	b.n	80046ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	3318      	adds	r3, #24
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7fe fe6f 	bl	80033d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046f6:	4b1e      	ldr	r3, [pc, #120]	; (8004770 <xTaskRemoveFromEventList+0xb0>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d11d      	bne.n	800473a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	3304      	adds	r3, #4
 8004702:	4618      	mov	r0, r3
 8004704:	f7fe fe66 	bl	80033d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800470c:	4b19      	ldr	r3, [pc, #100]	; (8004774 <xTaskRemoveFromEventList+0xb4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d903      	bls.n	800471c <xTaskRemoveFromEventList+0x5c>
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004718:	4a16      	ldr	r2, [pc, #88]	; (8004774 <xTaskRemoveFromEventList+0xb4>)
 800471a:	6013      	str	r3, [r2, #0]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004720:	4613      	mov	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4413      	add	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	4a13      	ldr	r2, [pc, #76]	; (8004778 <xTaskRemoveFromEventList+0xb8>)
 800472a:	441a      	add	r2, r3
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	3304      	adds	r3, #4
 8004730:	4619      	mov	r1, r3
 8004732:	4610      	mov	r0, r2
 8004734:	f7fe fdf1 	bl	800331a <vListInsertEnd>
 8004738:	e005      	b.n	8004746 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	3318      	adds	r3, #24
 800473e:	4619      	mov	r1, r3
 8004740:	480e      	ldr	r0, [pc, #56]	; (800477c <xTaskRemoveFromEventList+0xbc>)
 8004742:	f7fe fdea 	bl	800331a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800474a:	4b0d      	ldr	r3, [pc, #52]	; (8004780 <xTaskRemoveFromEventList+0xc0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004750:	429a      	cmp	r2, r3
 8004752:	d905      	bls.n	8004760 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004754:	2301      	movs	r3, #1
 8004756:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004758:	4b0a      	ldr	r3, [pc, #40]	; (8004784 <xTaskRemoveFromEventList+0xc4>)
 800475a:	2201      	movs	r2, #1
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	e001      	b.n	8004764 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004764:	697b      	ldr	r3, [r7, #20]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	20000cc0 	.word	0x20000cc0
 8004774:	20000ca0 	.word	0x20000ca0
 8004778:	200007c8 	.word	0x200007c8
 800477c:	20000c58 	.word	0x20000c58
 8004780:	200007c4 	.word	0x200007c4
 8004784:	20000cac 	.word	0x20000cac

08004788 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <vTaskInternalSetTimeOutState+0x24>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004798:	4b05      	ldr	r3, [pc, #20]	; (80047b0 <vTaskInternalSetTimeOutState+0x28>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	605a      	str	r2, [r3, #4]
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	20000cb0 	.word	0x20000cb0
 80047b0:	20000c9c 	.word	0x20000c9c

080047b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b088      	sub	sp, #32
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10a      	bne.n	80047da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	613b      	str	r3, [r7, #16]
}
 80047d6:	bf00      	nop
 80047d8:	e7fe      	b.n	80047d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10a      	bne.n	80047f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	60fb      	str	r3, [r7, #12]
}
 80047f2:	bf00      	nop
 80047f4:	e7fe      	b.n	80047f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80047f6:	f000 fe7d 	bl	80054f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80047fa:	4b1d      	ldr	r3, [pc, #116]	; (8004870 <xTaskCheckForTimeOut+0xbc>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004812:	d102      	bne.n	800481a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004814:	2300      	movs	r3, #0
 8004816:	61fb      	str	r3, [r7, #28]
 8004818:	e023      	b.n	8004862 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	4b15      	ldr	r3, [pc, #84]	; (8004874 <xTaskCheckForTimeOut+0xc0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	429a      	cmp	r2, r3
 8004824:	d007      	beq.n	8004836 <xTaskCheckForTimeOut+0x82>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	429a      	cmp	r2, r3
 800482e:	d302      	bcc.n	8004836 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004830:	2301      	movs	r3, #1
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	e015      	b.n	8004862 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	429a      	cmp	r2, r3
 800483e:	d20b      	bcs.n	8004858 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	1ad2      	subs	r2, r2, r3
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7ff ff9b 	bl	8004788 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004852:	2300      	movs	r3, #0
 8004854:	61fb      	str	r3, [r7, #28]
 8004856:	e004      	b.n	8004862 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800485e:	2301      	movs	r3, #1
 8004860:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004862:	f000 fe77 	bl	8005554 <vPortExitCritical>

	return xReturn;
 8004866:	69fb      	ldr	r3, [r7, #28]
}
 8004868:	4618      	mov	r0, r3
 800486a:	3720      	adds	r7, #32
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	20000c9c 	.word	0x20000c9c
 8004874:	20000cb0 	.word	0x20000cb0

08004878 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800487c:	4b03      	ldr	r3, [pc, #12]	; (800488c <vTaskMissedYield+0x14>)
 800487e:	2201      	movs	r2, #1
 8004880:	601a      	str	r2, [r3, #0]
}
 8004882:	bf00      	nop
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr
 800488c:	20000cac 	.word	0x20000cac

08004890 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004898:	f000 f852 	bl	8004940 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800489c:	4b06      	ldr	r3, [pc, #24]	; (80048b8 <prvIdleTask+0x28>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d9f9      	bls.n	8004898 <prvIdleTask+0x8>
			{
				taskYIELD();
 80048a4:	4b05      	ldr	r3, [pc, #20]	; (80048bc <prvIdleTask+0x2c>)
 80048a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048aa:	601a      	str	r2, [r3, #0]
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80048b4:	e7f0      	b.n	8004898 <prvIdleTask+0x8>
 80048b6:	bf00      	nop
 80048b8:	200007c8 	.word	0x200007c8
 80048bc:	e000ed04 	.word	0xe000ed04

080048c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048c6:	2300      	movs	r3, #0
 80048c8:	607b      	str	r3, [r7, #4]
 80048ca:	e00c      	b.n	80048e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4413      	add	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	4a12      	ldr	r2, [pc, #72]	; (8004920 <prvInitialiseTaskLists+0x60>)
 80048d8:	4413      	add	r3, r2
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fe fcf0 	bl	80032c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	3301      	adds	r3, #1
 80048e4:	607b      	str	r3, [r7, #4]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b37      	cmp	r3, #55	; 0x37
 80048ea:	d9ef      	bls.n	80048cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80048ec:	480d      	ldr	r0, [pc, #52]	; (8004924 <prvInitialiseTaskLists+0x64>)
 80048ee:	f7fe fce7 	bl	80032c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80048f2:	480d      	ldr	r0, [pc, #52]	; (8004928 <prvInitialiseTaskLists+0x68>)
 80048f4:	f7fe fce4 	bl	80032c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80048f8:	480c      	ldr	r0, [pc, #48]	; (800492c <prvInitialiseTaskLists+0x6c>)
 80048fa:	f7fe fce1 	bl	80032c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80048fe:	480c      	ldr	r0, [pc, #48]	; (8004930 <prvInitialiseTaskLists+0x70>)
 8004900:	f7fe fcde 	bl	80032c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004904:	480b      	ldr	r0, [pc, #44]	; (8004934 <prvInitialiseTaskLists+0x74>)
 8004906:	f7fe fcdb 	bl	80032c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800490a:	4b0b      	ldr	r3, [pc, #44]	; (8004938 <prvInitialiseTaskLists+0x78>)
 800490c:	4a05      	ldr	r2, [pc, #20]	; (8004924 <prvInitialiseTaskLists+0x64>)
 800490e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004910:	4b0a      	ldr	r3, [pc, #40]	; (800493c <prvInitialiseTaskLists+0x7c>)
 8004912:	4a05      	ldr	r2, [pc, #20]	; (8004928 <prvInitialiseTaskLists+0x68>)
 8004914:	601a      	str	r2, [r3, #0]
}
 8004916:	bf00      	nop
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	200007c8 	.word	0x200007c8
 8004924:	20000c28 	.word	0x20000c28
 8004928:	20000c3c 	.word	0x20000c3c
 800492c:	20000c58 	.word	0x20000c58
 8004930:	20000c6c 	.word	0x20000c6c
 8004934:	20000c84 	.word	0x20000c84
 8004938:	20000c50 	.word	0x20000c50
 800493c:	20000c54 	.word	0x20000c54

08004940 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004946:	e019      	b.n	800497c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004948:	f000 fdd4 	bl	80054f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800494c:	4b10      	ldr	r3, [pc, #64]	; (8004990 <prvCheckTasksWaitingTermination+0x50>)
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	3304      	adds	r3, #4
 8004958:	4618      	mov	r0, r3
 800495a:	f7fe fd3b 	bl	80033d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800495e:	4b0d      	ldr	r3, [pc, #52]	; (8004994 <prvCheckTasksWaitingTermination+0x54>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	3b01      	subs	r3, #1
 8004964:	4a0b      	ldr	r2, [pc, #44]	; (8004994 <prvCheckTasksWaitingTermination+0x54>)
 8004966:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004968:	4b0b      	ldr	r3, [pc, #44]	; (8004998 <prvCheckTasksWaitingTermination+0x58>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	3b01      	subs	r3, #1
 800496e:	4a0a      	ldr	r2, [pc, #40]	; (8004998 <prvCheckTasksWaitingTermination+0x58>)
 8004970:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004972:	f000 fdef 	bl	8005554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f810 	bl	800499c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800497c:	4b06      	ldr	r3, [pc, #24]	; (8004998 <prvCheckTasksWaitingTermination+0x58>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1e1      	bne.n	8004948 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004984:	bf00      	nop
 8004986:	bf00      	nop
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	20000c6c 	.word	0x20000c6c
 8004994:	20000c98 	.word	0x20000c98
 8004998:	20000c80 	.word	0x20000c80

0800499c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d108      	bne.n	80049c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 ff8c 	bl	80058d0 <vPortFree>
				vPortFree( pxTCB );
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 ff89 	bl	80058d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80049be:	e018      	b.n	80049f2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d103      	bne.n	80049d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 ff80 	bl	80058d0 <vPortFree>
	}
 80049d0:	e00f      	b.n	80049f2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d00a      	beq.n	80049f2 <prvDeleteTCB+0x56>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	60fb      	str	r3, [r7, #12]
}
 80049ee:	bf00      	nop
 80049f0:	e7fe      	b.n	80049f0 <prvDeleteTCB+0x54>
	}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a02:	4b0c      	ldr	r3, [pc, #48]	; (8004a34 <prvResetNextTaskUnblockTime+0x38>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d104      	bne.n	8004a16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a0c:	4b0a      	ldr	r3, [pc, #40]	; (8004a38 <prvResetNextTaskUnblockTime+0x3c>)
 8004a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004a14:	e008      	b.n	8004a28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a16:	4b07      	ldr	r3, [pc, #28]	; (8004a34 <prvResetNextTaskUnblockTime+0x38>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	4a04      	ldr	r2, [pc, #16]	; (8004a38 <prvResetNextTaskUnblockTime+0x3c>)
 8004a26:	6013      	str	r3, [r2, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	20000c50 	.word	0x20000c50
 8004a38:	20000cb8 	.word	0x20000cb8

08004a3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004a42:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <xTaskGetSchedulerState+0x34>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d102      	bne.n	8004a50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	607b      	str	r3, [r7, #4]
 8004a4e:	e008      	b.n	8004a62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a50:	4b08      	ldr	r3, [pc, #32]	; (8004a74 <xTaskGetSchedulerState+0x38>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d102      	bne.n	8004a5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004a58:	2302      	movs	r3, #2
 8004a5a:	607b      	str	r3, [r7, #4]
 8004a5c:	e001      	b.n	8004a62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004a62:	687b      	ldr	r3, [r7, #4]
	}
 8004a64:	4618      	mov	r0, r3
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	20000ca4 	.word	0x20000ca4
 8004a74:	20000cc0 	.word	0x20000cc0

08004a78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004a84:	2300      	movs	r3, #0
 8004a86:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d056      	beq.n	8004b3c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a8e:	4b2e      	ldr	r3, [pc, #184]	; (8004b48 <xTaskPriorityDisinherit+0xd0>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d00a      	beq.n	8004aae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a9c:	f383 8811 	msr	BASEPRI, r3
 8004aa0:	f3bf 8f6f 	isb	sy
 8004aa4:	f3bf 8f4f 	dsb	sy
 8004aa8:	60fb      	str	r3, [r7, #12]
}
 8004aaa:	bf00      	nop
 8004aac:	e7fe      	b.n	8004aac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aba:	f383 8811 	msr	BASEPRI, r3
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f3bf 8f4f 	dsb	sy
 8004ac6:	60bb      	str	r3, [r7, #8]
}
 8004ac8:	bf00      	nop
 8004aca:	e7fe      	b.n	8004aca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ad0:	1e5a      	subs	r2, r3, #1
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d02c      	beq.n	8004b3c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d128      	bne.n	8004b3c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	3304      	adds	r3, #4
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fe fc70 	bl	80033d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b00:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b0c:	4b0f      	ldr	r3, [pc, #60]	; (8004b4c <xTaskPriorityDisinherit+0xd4>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d903      	bls.n	8004b1c <xTaskPriorityDisinherit+0xa4>
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b18:	4a0c      	ldr	r2, [pc, #48]	; (8004b4c <xTaskPriorityDisinherit+0xd4>)
 8004b1a:	6013      	str	r3, [r2, #0]
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4a09      	ldr	r2, [pc, #36]	; (8004b50 <xTaskPriorityDisinherit+0xd8>)
 8004b2a:	441a      	add	r2, r3
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	3304      	adds	r3, #4
 8004b30:	4619      	mov	r1, r3
 8004b32:	4610      	mov	r0, r2
 8004b34:	f7fe fbf1 	bl	800331a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b3c:	697b      	ldr	r3, [r7, #20]
	}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3718      	adds	r7, #24
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	200007c4 	.word	0x200007c4
 8004b4c:	20000ca0 	.word	0x20000ca0
 8004b50:	200007c8 	.word	0x200007c8

08004b54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b5e:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b64:	4b20      	ldr	r3, [pc, #128]	; (8004be8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fe fc32 	bl	80033d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d10a      	bne.n	8004b8e <prvAddCurrentTaskToDelayedList+0x3a>
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d007      	beq.n	8004b8e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b7e:	4b1a      	ldr	r3, [pc, #104]	; (8004be8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3304      	adds	r3, #4
 8004b84:	4619      	mov	r1, r3
 8004b86:	4819      	ldr	r0, [pc, #100]	; (8004bec <prvAddCurrentTaskToDelayedList+0x98>)
 8004b88:	f7fe fbc7 	bl	800331a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b8c:	e026      	b.n	8004bdc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4413      	add	r3, r2
 8004b94:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b96:	4b14      	ldr	r3, [pc, #80]	; (8004be8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b9e:	68ba      	ldr	r2, [r7, #8]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d209      	bcs.n	8004bba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ba6:	4b12      	ldr	r3, [pc, #72]	; (8004bf0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	4b0f      	ldr	r3, [pc, #60]	; (8004be8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	3304      	adds	r3, #4
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	f7fe fbd5 	bl	8003362 <vListInsert>
}
 8004bb8:	e010      	b.n	8004bdc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004bba:	4b0e      	ldr	r3, [pc, #56]	; (8004bf4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	4b0a      	ldr	r3, [pc, #40]	; (8004be8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	3304      	adds	r3, #4
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	f7fe fbcb 	bl	8003362 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004bcc:	4b0a      	ldr	r3, [pc, #40]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d202      	bcs.n	8004bdc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004bd6:	4a08      	ldr	r2, [pc, #32]	; (8004bf8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	6013      	str	r3, [r2, #0]
}
 8004bdc:	bf00      	nop
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20000c9c 	.word	0x20000c9c
 8004be8:	200007c4 	.word	0x200007c4
 8004bec:	20000c84 	.word	0x20000c84
 8004bf0:	20000c54 	.word	0x20000c54
 8004bf4:	20000c50 	.word	0x20000c50
 8004bf8:	20000cb8 	.word	0x20000cb8

08004bfc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b08a      	sub	sp, #40	; 0x28
 8004c00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004c06:	f000 fb07 	bl	8005218 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004c0a:	4b1c      	ldr	r3, [pc, #112]	; (8004c7c <xTimerCreateTimerTask+0x80>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d021      	beq.n	8004c56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004c1a:	1d3a      	adds	r2, r7, #4
 8004c1c:	f107 0108 	add.w	r1, r7, #8
 8004c20:	f107 030c 	add.w	r3, r7, #12
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fe fb31 	bl	800328c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	9202      	str	r2, [sp, #8]
 8004c32:	9301      	str	r3, [sp, #4]
 8004c34:	2302      	movs	r3, #2
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	460a      	mov	r2, r1
 8004c3c:	4910      	ldr	r1, [pc, #64]	; (8004c80 <xTimerCreateTimerTask+0x84>)
 8004c3e:	4811      	ldr	r0, [pc, #68]	; (8004c84 <xTimerCreateTimerTask+0x88>)
 8004c40:	f7ff f8de 	bl	8003e00 <xTaskCreateStatic>
 8004c44:	4603      	mov	r3, r0
 8004c46:	4a10      	ldr	r2, [pc, #64]	; (8004c88 <xTimerCreateTimerTask+0x8c>)
 8004c48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004c4a:	4b0f      	ldr	r3, [pc, #60]	; (8004c88 <xTimerCreateTimerTask+0x8c>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004c52:	2301      	movs	r3, #1
 8004c54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10a      	bne.n	8004c72 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	613b      	str	r3, [r7, #16]
}
 8004c6e:	bf00      	nop
 8004c70:	e7fe      	b.n	8004c70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004c72:	697b      	ldr	r3, [r7, #20]
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3718      	adds	r7, #24
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	20000cf4 	.word	0x20000cf4
 8004c80:	08005bc4 	.word	0x08005bc4
 8004c84:	08004dc1 	.word	0x08004dc1
 8004c88:	20000cf8 	.word	0x20000cf8

08004c8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08a      	sub	sp, #40	; 0x28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
 8004c98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10a      	bne.n	8004cba <xTimerGenericCommand+0x2e>
	__asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	623b      	str	r3, [r7, #32]
}
 8004cb6:	bf00      	nop
 8004cb8:	e7fe      	b.n	8004cb8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004cba:	4b1a      	ldr	r3, [pc, #104]	; (8004d24 <xTimerGenericCommand+0x98>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d02a      	beq.n	8004d18 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2b05      	cmp	r3, #5
 8004cd2:	dc18      	bgt.n	8004d06 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004cd4:	f7ff feb2 	bl	8004a3c <xTaskGetSchedulerState>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d109      	bne.n	8004cf2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004cde:	4b11      	ldr	r3, [pc, #68]	; (8004d24 <xTimerGenericCommand+0x98>)
 8004ce0:	6818      	ldr	r0, [r3, #0]
 8004ce2:	f107 0110 	add.w	r1, r7, #16
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cea:	f7fe fca1 	bl	8003630 <xQueueGenericSend>
 8004cee:	6278      	str	r0, [r7, #36]	; 0x24
 8004cf0:	e012      	b.n	8004d18 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004cf2:	4b0c      	ldr	r3, [pc, #48]	; (8004d24 <xTimerGenericCommand+0x98>)
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	f107 0110 	add.w	r1, r7, #16
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f7fe fc97 	bl	8003630 <xQueueGenericSend>
 8004d02:	6278      	str	r0, [r7, #36]	; 0x24
 8004d04:	e008      	b.n	8004d18 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004d06:	4b07      	ldr	r3, [pc, #28]	; (8004d24 <xTimerGenericCommand+0x98>)
 8004d08:	6818      	ldr	r0, [r3, #0]
 8004d0a:	f107 0110 	add.w	r1, r7, #16
 8004d0e:	2300      	movs	r3, #0
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	f7fe fd8b 	bl	800382c <xQueueGenericSendFromISR>
 8004d16:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3728      	adds	r7, #40	; 0x28
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20000cf4 	.word	0x20000cf4

08004d28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b088      	sub	sp, #32
 8004d2c:	af02      	add	r7, sp, #8
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d32:	4b22      	ldr	r3, [pc, #136]	; (8004dbc <prvProcessExpiredTimer+0x94>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	3304      	adds	r3, #4
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fe fb47 	bl	80033d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d4c:	f003 0304 	and.w	r3, r3, #4
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d022      	beq.n	8004d9a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	699a      	ldr	r2, [r3, #24]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	18d1      	adds	r1, r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	6978      	ldr	r0, [r7, #20]
 8004d62:	f000 f8d1 	bl	8004f08 <prvInsertTimerInActiveList>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01f      	beq.n	8004dac <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	2300      	movs	r3, #0
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	2100      	movs	r1, #0
 8004d76:	6978      	ldr	r0, [r7, #20]
 8004d78:	f7ff ff88 	bl	8004c8c <xTimerGenericCommand>
 8004d7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d113      	bne.n	8004dac <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	60fb      	str	r3, [r7, #12]
}
 8004d96:	bf00      	nop
 8004d98:	e7fe      	b.n	8004d98 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	b2da      	uxtb	r2, r3
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	6978      	ldr	r0, [r7, #20]
 8004db2:	4798      	blx	r3
}
 8004db4:	bf00      	nop
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	20000cec 	.word	0x20000cec

08004dc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004dc8:	f107 0308 	add.w	r3, r7, #8
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f000 f857 	bl	8004e80 <prvGetNextExpireTime>
 8004dd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 f803 	bl	8004de4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004dde:	f000 f8d5 	bl	8004f8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004de2:	e7f1      	b.n	8004dc8 <prvTimerTask+0x8>

08004de4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004dee:	f7ff fa43 	bl	8004278 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004df2:	f107 0308 	add.w	r3, r7, #8
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 f866 	bl	8004ec8 <prvSampleTimeNow>
 8004dfc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d130      	bne.n	8004e66 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10a      	bne.n	8004e20 <prvProcessTimerOrBlockTask+0x3c>
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d806      	bhi.n	8004e20 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004e12:	f7ff fa3f 	bl	8004294 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004e16:	68f9      	ldr	r1, [r7, #12]
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff ff85 	bl	8004d28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004e1e:	e024      	b.n	8004e6a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d008      	beq.n	8004e38 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004e26:	4b13      	ldr	r3, [pc, #76]	; (8004e74 <prvProcessTimerOrBlockTask+0x90>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <prvProcessTimerOrBlockTask+0x50>
 8004e30:	2301      	movs	r3, #1
 8004e32:	e000      	b.n	8004e36 <prvProcessTimerOrBlockTask+0x52>
 8004e34:	2300      	movs	r3, #0
 8004e36:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e38:	4b0f      	ldr	r3, [pc, #60]	; (8004e78 <prvProcessTimerOrBlockTask+0x94>)
 8004e3a:	6818      	ldr	r0, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	4619      	mov	r1, r3
 8004e46:	f7fe ffa7 	bl	8003d98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e4a:	f7ff fa23 	bl	8004294 <xTaskResumeAll>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10a      	bne.n	8004e6a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004e54:	4b09      	ldr	r3, [pc, #36]	; (8004e7c <prvProcessTimerOrBlockTask+0x98>)
 8004e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e5a:	601a      	str	r2, [r3, #0]
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	f3bf 8f6f 	isb	sy
}
 8004e64:	e001      	b.n	8004e6a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004e66:	f7ff fa15 	bl	8004294 <xTaskResumeAll>
}
 8004e6a:	bf00      	nop
 8004e6c:	3710      	adds	r7, #16
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	20000cf0 	.word	0x20000cf0
 8004e78:	20000cf4 	.word	0x20000cf4
 8004e7c:	e000ed04 	.word	0xe000ed04

08004e80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004e88:	4b0e      	ldr	r3, [pc, #56]	; (8004ec4 <prvGetNextExpireTime+0x44>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <prvGetNextExpireTime+0x16>
 8004e92:	2201      	movs	r2, #1
 8004e94:	e000      	b.n	8004e98 <prvGetNextExpireTime+0x18>
 8004e96:	2200      	movs	r2, #0
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d105      	bne.n	8004eb0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ea4:	4b07      	ldr	r3, [pc, #28]	; (8004ec4 <prvGetNextExpireTime+0x44>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	e001      	b.n	8004eb4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	20000cec 	.word	0x20000cec

08004ec8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004ed0:	f7ff fa7e 	bl	80043d0 <xTaskGetTickCount>
 8004ed4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004ed6:	4b0b      	ldr	r3, [pc, #44]	; (8004f04 <prvSampleTimeNow+0x3c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d205      	bcs.n	8004eec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004ee0:	f000 f936 	bl	8005150 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	e002      	b.n	8004ef2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004ef2:	4a04      	ldr	r2, [pc, #16]	; (8004f04 <prvSampleTimeNow+0x3c>)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20000cfc 	.word	0x20000cfc

08004f08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
 8004f14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004f16:	2300      	movs	r3, #0
 8004f18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004f26:	68ba      	ldr	r2, [r7, #8]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d812      	bhi.n	8004f54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	1ad2      	subs	r2, r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d302      	bcc.n	8004f42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	617b      	str	r3, [r7, #20]
 8004f40:	e01b      	b.n	8004f7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f42:	4b10      	ldr	r3, [pc, #64]	; (8004f84 <prvInsertTimerInActiveList+0x7c>)
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	3304      	adds	r3, #4
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	f7fe fa08 	bl	8003362 <vListInsert>
 8004f52:	e012      	b.n	8004f7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d206      	bcs.n	8004f6a <prvInsertTimerInActiveList+0x62>
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d302      	bcc.n	8004f6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004f64:	2301      	movs	r3, #1
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	e007      	b.n	8004f7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f6a:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <prvInsertTimerInActiveList+0x80>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	3304      	adds	r3, #4
 8004f72:	4619      	mov	r1, r3
 8004f74:	4610      	mov	r0, r2
 8004f76:	f7fe f9f4 	bl	8003362 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004f7a:	697b      	ldr	r3, [r7, #20]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	20000cf0 	.word	0x20000cf0
 8004f88:	20000cec 	.word	0x20000cec

08004f8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b08e      	sub	sp, #56	; 0x38
 8004f90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f92:	e0ca      	b.n	800512a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	da18      	bge.n	8004fcc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004f9a:	1d3b      	adds	r3, r7, #4
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10a      	bne.n	8004fbc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004faa:	f383 8811 	msr	BASEPRI, r3
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	61fb      	str	r3, [r7, #28]
}
 8004fb8:	bf00      	nop
 8004fba:	e7fe      	b.n	8004fba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fc2:	6850      	ldr	r0, [r2, #4]
 8004fc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fc6:	6892      	ldr	r2, [r2, #8]
 8004fc8:	4611      	mov	r1, r2
 8004fca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f2c0 80ab 	blt.w	800512a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d004      	beq.n	8004fea <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe2:	3304      	adds	r3, #4
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fe f9f5 	bl	80033d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fea:	463b      	mov	r3, r7
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7ff ff6b 	bl	8004ec8 <prvSampleTimeNow>
 8004ff2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2b09      	cmp	r3, #9
 8004ff8:	f200 8096 	bhi.w	8005128 <prvProcessReceivedCommands+0x19c>
 8004ffc:	a201      	add	r2, pc, #4	; (adr r2, 8005004 <prvProcessReceivedCommands+0x78>)
 8004ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005002:	bf00      	nop
 8005004:	0800502d 	.word	0x0800502d
 8005008:	0800502d 	.word	0x0800502d
 800500c:	0800502d 	.word	0x0800502d
 8005010:	080050a1 	.word	0x080050a1
 8005014:	080050b5 	.word	0x080050b5
 8005018:	080050ff 	.word	0x080050ff
 800501c:	0800502d 	.word	0x0800502d
 8005020:	0800502d 	.word	0x0800502d
 8005024:	080050a1 	.word	0x080050a1
 8005028:	080050b5 	.word	0x080050b5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800502c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005032:	f043 0301 	orr.w	r3, r3, #1
 8005036:	b2da      	uxtb	r2, r3
 8005038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800503e:	68ba      	ldr	r2, [r7, #8]
 8005040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	18d1      	adds	r1, r2, r3
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800504a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800504c:	f7ff ff5c 	bl	8004f08 <prvInsertTimerInActiveList>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d069      	beq.n	800512a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800505c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800505e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005060:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d05e      	beq.n	800512a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	441a      	add	r2, r3
 8005074:	2300      	movs	r3, #0
 8005076:	9300      	str	r3, [sp, #0]
 8005078:	2300      	movs	r3, #0
 800507a:	2100      	movs	r1, #0
 800507c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800507e:	f7ff fe05 	bl	8004c8c <xTimerGenericCommand>
 8005082:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d14f      	bne.n	800512a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800508a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800508e:	f383 8811 	msr	BASEPRI, r3
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	61bb      	str	r3, [r7, #24]
}
 800509c:	bf00      	nop
 800509e:	e7fe      	b.n	800509e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050a6:	f023 0301 	bic.w	r3, r3, #1
 80050aa:	b2da      	uxtb	r2, r3
 80050ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80050b2:	e03a      	b.n	800512a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80050b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050ba:	f043 0301 	orr.w	r3, r3, #1
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10a      	bne.n	80050ea <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	617b      	str	r3, [r7, #20]
}
 80050e6:	bf00      	nop
 80050e8:	e7fe      	b.n	80050e8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ec:	699a      	ldr	r2, [r3, #24]
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	18d1      	adds	r1, r2, r3
 80050f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050f8:	f7ff ff06 	bl	8004f08 <prvInsertTimerInActiveList>
					break;
 80050fc:	e015      	b.n	800512a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80050fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005100:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d103      	bne.n	8005114 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800510c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800510e:	f000 fbdf 	bl	80058d0 <vPortFree>
 8005112:	e00a      	b.n	800512a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005116:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800511a:	f023 0301 	bic.w	r3, r3, #1
 800511e:	b2da      	uxtb	r2, r3
 8005120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005122:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005126:	e000      	b.n	800512a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8005128:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800512a:	4b08      	ldr	r3, [pc, #32]	; (800514c <prvProcessReceivedCommands+0x1c0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	1d39      	adds	r1, r7, #4
 8005130:	2200      	movs	r2, #0
 8005132:	4618      	mov	r0, r3
 8005134:	f7fe fc16 	bl	8003964 <xQueueReceive>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	f47f af2a 	bne.w	8004f94 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	3730      	adds	r7, #48	; 0x30
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000cf4 	.word	0x20000cf4

08005150 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005156:	e048      	b.n	80051ea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005158:	4b2d      	ldr	r3, [pc, #180]	; (8005210 <prvSwitchTimerLists+0xc0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005162:	4b2b      	ldr	r3, [pc, #172]	; (8005210 <prvSwitchTimerLists+0xc0>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	3304      	adds	r3, #4
 8005170:	4618      	mov	r0, r3
 8005172:	f7fe f92f 	bl	80033d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b00      	cmp	r3, #0
 800518a:	d02e      	beq.n	80051ea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	4413      	add	r3, r2
 8005194:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	429a      	cmp	r2, r3
 800519c:	d90e      	bls.n	80051bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051aa:	4b19      	ldr	r3, [pc, #100]	; (8005210 <prvSwitchTimerLists+0xc0>)
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	3304      	adds	r3, #4
 80051b2:	4619      	mov	r1, r3
 80051b4:	4610      	mov	r0, r2
 80051b6:	f7fe f8d4 	bl	8003362 <vListInsert>
 80051ba:	e016      	b.n	80051ea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051bc:	2300      	movs	r3, #0
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	2300      	movs	r3, #0
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	2100      	movs	r1, #0
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f7ff fd60 	bl	8004c8c <xTimerGenericCommand>
 80051cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10a      	bne.n	80051ea <prvSwitchTimerLists+0x9a>
	__asm volatile
 80051d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d8:	f383 8811 	msr	BASEPRI, r3
 80051dc:	f3bf 8f6f 	isb	sy
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	603b      	str	r3, [r7, #0]
}
 80051e6:	bf00      	nop
 80051e8:	e7fe      	b.n	80051e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051ea:	4b09      	ldr	r3, [pc, #36]	; (8005210 <prvSwitchTimerLists+0xc0>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1b1      	bne.n	8005158 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80051f4:	4b06      	ldr	r3, [pc, #24]	; (8005210 <prvSwitchTimerLists+0xc0>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80051fa:	4b06      	ldr	r3, [pc, #24]	; (8005214 <prvSwitchTimerLists+0xc4>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a04      	ldr	r2, [pc, #16]	; (8005210 <prvSwitchTimerLists+0xc0>)
 8005200:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005202:	4a04      	ldr	r2, [pc, #16]	; (8005214 <prvSwitchTimerLists+0xc4>)
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	6013      	str	r3, [r2, #0]
}
 8005208:	bf00      	nop
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	20000cec 	.word	0x20000cec
 8005214:	20000cf0 	.word	0x20000cf0

08005218 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800521e:	f000 f969 	bl	80054f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005222:	4b15      	ldr	r3, [pc, #84]	; (8005278 <prvCheckForValidListAndQueue+0x60>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d120      	bne.n	800526c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800522a:	4814      	ldr	r0, [pc, #80]	; (800527c <prvCheckForValidListAndQueue+0x64>)
 800522c:	f7fe f848 	bl	80032c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005230:	4813      	ldr	r0, [pc, #76]	; (8005280 <prvCheckForValidListAndQueue+0x68>)
 8005232:	f7fe f845 	bl	80032c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005236:	4b13      	ldr	r3, [pc, #76]	; (8005284 <prvCheckForValidListAndQueue+0x6c>)
 8005238:	4a10      	ldr	r2, [pc, #64]	; (800527c <prvCheckForValidListAndQueue+0x64>)
 800523a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800523c:	4b12      	ldr	r3, [pc, #72]	; (8005288 <prvCheckForValidListAndQueue+0x70>)
 800523e:	4a10      	ldr	r2, [pc, #64]	; (8005280 <prvCheckForValidListAndQueue+0x68>)
 8005240:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005242:	2300      	movs	r3, #0
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	4b11      	ldr	r3, [pc, #68]	; (800528c <prvCheckForValidListAndQueue+0x74>)
 8005248:	4a11      	ldr	r2, [pc, #68]	; (8005290 <prvCheckForValidListAndQueue+0x78>)
 800524a:	2110      	movs	r1, #16
 800524c:	200a      	movs	r0, #10
 800524e:	f7fe f953 	bl	80034f8 <xQueueGenericCreateStatic>
 8005252:	4603      	mov	r3, r0
 8005254:	4a08      	ldr	r2, [pc, #32]	; (8005278 <prvCheckForValidListAndQueue+0x60>)
 8005256:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005258:	4b07      	ldr	r3, [pc, #28]	; (8005278 <prvCheckForValidListAndQueue+0x60>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005260:	4b05      	ldr	r3, [pc, #20]	; (8005278 <prvCheckForValidListAndQueue+0x60>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	490b      	ldr	r1, [pc, #44]	; (8005294 <prvCheckForValidListAndQueue+0x7c>)
 8005266:	4618      	mov	r0, r3
 8005268:	f7fe fd6c 	bl	8003d44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800526c:	f000 f972 	bl	8005554 <vPortExitCritical>
}
 8005270:	bf00      	nop
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	20000cf4 	.word	0x20000cf4
 800527c:	20000cc4 	.word	0x20000cc4
 8005280:	20000cd8 	.word	0x20000cd8
 8005284:	20000cec 	.word	0x20000cec
 8005288:	20000cf0 	.word	0x20000cf0
 800528c:	20000da0 	.word	0x20000da0
 8005290:	20000d00 	.word	0x20000d00
 8005294:	08005bcc 	.word	0x08005bcc

08005298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	3b04      	subs	r3, #4
 80052a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	3b04      	subs	r3, #4
 80052b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f023 0201 	bic.w	r2, r3, #1
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3b04      	subs	r3, #4
 80052c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052c8:	4a0c      	ldr	r2, [pc, #48]	; (80052fc <pxPortInitialiseStack+0x64>)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	3b14      	subs	r3, #20
 80052d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	3b04      	subs	r3, #4
 80052de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f06f 0202 	mvn.w	r2, #2
 80052e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	3b20      	subs	r3, #32
 80052ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052ee:	68fb      	ldr	r3, [r7, #12]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	08005301 	.word	0x08005301

08005300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005306:	2300      	movs	r3, #0
 8005308:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800530a:	4b12      	ldr	r3, [pc, #72]	; (8005354 <prvTaskExitError+0x54>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d00a      	beq.n	800532a <prvTaskExitError+0x2a>
	__asm volatile
 8005314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	60fb      	str	r3, [r7, #12]
}
 8005326:	bf00      	nop
 8005328:	e7fe      	b.n	8005328 <prvTaskExitError+0x28>
	__asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	60bb      	str	r3, [r7, #8]
}
 800533c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800533e:	bf00      	nop
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0fc      	beq.n	8005340 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005346:	bf00      	nop
 8005348:	bf00      	nop
 800534a:	3714      	adds	r7, #20
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	2000000c 	.word	0x2000000c
	...

08005360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005360:	4b07      	ldr	r3, [pc, #28]	; (8005380 <pxCurrentTCBConst2>)
 8005362:	6819      	ldr	r1, [r3, #0]
 8005364:	6808      	ldr	r0, [r1, #0]
 8005366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800536a:	f380 8809 	msr	PSP, r0
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f04f 0000 	mov.w	r0, #0
 8005376:	f380 8811 	msr	BASEPRI, r0
 800537a:	4770      	bx	lr
 800537c:	f3af 8000 	nop.w

08005380 <pxCurrentTCBConst2>:
 8005380:	200007c4 	.word	0x200007c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005384:	bf00      	nop
 8005386:	bf00      	nop

08005388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005388:	4808      	ldr	r0, [pc, #32]	; (80053ac <prvPortStartFirstTask+0x24>)
 800538a:	6800      	ldr	r0, [r0, #0]
 800538c:	6800      	ldr	r0, [r0, #0]
 800538e:	f380 8808 	msr	MSP, r0
 8005392:	f04f 0000 	mov.w	r0, #0
 8005396:	f380 8814 	msr	CONTROL, r0
 800539a:	b662      	cpsie	i
 800539c:	b661      	cpsie	f
 800539e:	f3bf 8f4f 	dsb	sy
 80053a2:	f3bf 8f6f 	isb	sy
 80053a6:	df00      	svc	0
 80053a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80053aa:	bf00      	nop
 80053ac:	e000ed08 	.word	0xe000ed08

080053b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80053b6:	4b46      	ldr	r3, [pc, #280]	; (80054d0 <xPortStartScheduler+0x120>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a46      	ldr	r2, [pc, #280]	; (80054d4 <xPortStartScheduler+0x124>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d10a      	bne.n	80053d6 <xPortStartScheduler+0x26>
	__asm volatile
 80053c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c4:	f383 8811 	msr	BASEPRI, r3
 80053c8:	f3bf 8f6f 	isb	sy
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	613b      	str	r3, [r7, #16]
}
 80053d2:	bf00      	nop
 80053d4:	e7fe      	b.n	80053d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053d6:	4b3e      	ldr	r3, [pc, #248]	; (80054d0 <xPortStartScheduler+0x120>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a3f      	ldr	r2, [pc, #252]	; (80054d8 <xPortStartScheduler+0x128>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d10a      	bne.n	80053f6 <xPortStartScheduler+0x46>
	__asm volatile
 80053e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e4:	f383 8811 	msr	BASEPRI, r3
 80053e8:	f3bf 8f6f 	isb	sy
 80053ec:	f3bf 8f4f 	dsb	sy
 80053f0:	60fb      	str	r3, [r7, #12]
}
 80053f2:	bf00      	nop
 80053f4:	e7fe      	b.n	80053f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053f6:	4b39      	ldr	r3, [pc, #228]	; (80054dc <xPortStartScheduler+0x12c>)
 80053f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	22ff      	movs	r2, #255	; 0xff
 8005406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	b2db      	uxtb	r3, r3
 800540e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005410:	78fb      	ldrb	r3, [r7, #3]
 8005412:	b2db      	uxtb	r3, r3
 8005414:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005418:	b2da      	uxtb	r2, r3
 800541a:	4b31      	ldr	r3, [pc, #196]	; (80054e0 <xPortStartScheduler+0x130>)
 800541c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800541e:	4b31      	ldr	r3, [pc, #196]	; (80054e4 <xPortStartScheduler+0x134>)
 8005420:	2207      	movs	r2, #7
 8005422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005424:	e009      	b.n	800543a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005426:	4b2f      	ldr	r3, [pc, #188]	; (80054e4 <xPortStartScheduler+0x134>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3b01      	subs	r3, #1
 800542c:	4a2d      	ldr	r2, [pc, #180]	; (80054e4 <xPortStartScheduler+0x134>)
 800542e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005430:	78fb      	ldrb	r3, [r7, #3]
 8005432:	b2db      	uxtb	r3, r3
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	b2db      	uxtb	r3, r3
 8005438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800543a:	78fb      	ldrb	r3, [r7, #3]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005442:	2b80      	cmp	r3, #128	; 0x80
 8005444:	d0ef      	beq.n	8005426 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005446:	4b27      	ldr	r3, [pc, #156]	; (80054e4 <xPortStartScheduler+0x134>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f1c3 0307 	rsb	r3, r3, #7
 800544e:	2b04      	cmp	r3, #4
 8005450:	d00a      	beq.n	8005468 <xPortStartScheduler+0xb8>
	__asm volatile
 8005452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005456:	f383 8811 	msr	BASEPRI, r3
 800545a:	f3bf 8f6f 	isb	sy
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	60bb      	str	r3, [r7, #8]
}
 8005464:	bf00      	nop
 8005466:	e7fe      	b.n	8005466 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005468:	4b1e      	ldr	r3, [pc, #120]	; (80054e4 <xPortStartScheduler+0x134>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	021b      	lsls	r3, r3, #8
 800546e:	4a1d      	ldr	r2, [pc, #116]	; (80054e4 <xPortStartScheduler+0x134>)
 8005470:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005472:	4b1c      	ldr	r3, [pc, #112]	; (80054e4 <xPortStartScheduler+0x134>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800547a:	4a1a      	ldr	r2, [pc, #104]	; (80054e4 <xPortStartScheduler+0x134>)
 800547c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	b2da      	uxtb	r2, r3
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005486:	4b18      	ldr	r3, [pc, #96]	; (80054e8 <xPortStartScheduler+0x138>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a17      	ldr	r2, [pc, #92]	; (80054e8 <xPortStartScheduler+0x138>)
 800548c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005490:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005492:	4b15      	ldr	r3, [pc, #84]	; (80054e8 <xPortStartScheduler+0x138>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a14      	ldr	r2, [pc, #80]	; (80054e8 <xPortStartScheduler+0x138>)
 8005498:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800549c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800549e:	f000 f8dd 	bl	800565c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80054a2:	4b12      	ldr	r3, [pc, #72]	; (80054ec <xPortStartScheduler+0x13c>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80054a8:	f000 f8fc 	bl	80056a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80054ac:	4b10      	ldr	r3, [pc, #64]	; (80054f0 <xPortStartScheduler+0x140>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a0f      	ldr	r2, [pc, #60]	; (80054f0 <xPortStartScheduler+0x140>)
 80054b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80054b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80054b8:	f7ff ff66 	bl	8005388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80054bc:	f7ff f852 	bl	8004564 <vTaskSwitchContext>
	prvTaskExitError();
 80054c0:	f7ff ff1e 	bl	8005300 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3718      	adds	r7, #24
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	e000ed00 	.word	0xe000ed00
 80054d4:	410fc271 	.word	0x410fc271
 80054d8:	410fc270 	.word	0x410fc270
 80054dc:	e000e400 	.word	0xe000e400
 80054e0:	20000df0 	.word	0x20000df0
 80054e4:	20000df4 	.word	0x20000df4
 80054e8:	e000ed20 	.word	0xe000ed20
 80054ec:	2000000c 	.word	0x2000000c
 80054f0:	e000ef34 	.word	0xe000ef34

080054f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	607b      	str	r3, [r7, #4]
}
 800550c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800550e:	4b0f      	ldr	r3, [pc, #60]	; (800554c <vPortEnterCritical+0x58>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3301      	adds	r3, #1
 8005514:	4a0d      	ldr	r2, [pc, #52]	; (800554c <vPortEnterCritical+0x58>)
 8005516:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005518:	4b0c      	ldr	r3, [pc, #48]	; (800554c <vPortEnterCritical+0x58>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d10f      	bne.n	8005540 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005520:	4b0b      	ldr	r3, [pc, #44]	; (8005550 <vPortEnterCritical+0x5c>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00a      	beq.n	8005540 <vPortEnterCritical+0x4c>
	__asm volatile
 800552a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552e:	f383 8811 	msr	BASEPRI, r3
 8005532:	f3bf 8f6f 	isb	sy
 8005536:	f3bf 8f4f 	dsb	sy
 800553a:	603b      	str	r3, [r7, #0]
}
 800553c:	bf00      	nop
 800553e:	e7fe      	b.n	800553e <vPortEnterCritical+0x4a>
	}
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr
 800554c:	2000000c 	.word	0x2000000c
 8005550:	e000ed04 	.word	0xe000ed04

08005554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800555a:	4b12      	ldr	r3, [pc, #72]	; (80055a4 <vPortExitCritical+0x50>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10a      	bne.n	8005578 <vPortExitCritical+0x24>
	__asm volatile
 8005562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005566:	f383 8811 	msr	BASEPRI, r3
 800556a:	f3bf 8f6f 	isb	sy
 800556e:	f3bf 8f4f 	dsb	sy
 8005572:	607b      	str	r3, [r7, #4]
}
 8005574:	bf00      	nop
 8005576:	e7fe      	b.n	8005576 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005578:	4b0a      	ldr	r3, [pc, #40]	; (80055a4 <vPortExitCritical+0x50>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	3b01      	subs	r3, #1
 800557e:	4a09      	ldr	r2, [pc, #36]	; (80055a4 <vPortExitCritical+0x50>)
 8005580:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005582:	4b08      	ldr	r3, [pc, #32]	; (80055a4 <vPortExitCritical+0x50>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d105      	bne.n	8005596 <vPortExitCritical+0x42>
 800558a:	2300      	movs	r3, #0
 800558c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	f383 8811 	msr	BASEPRI, r3
}
 8005594:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005596:	bf00      	nop
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	2000000c 	.word	0x2000000c
	...

080055b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80055b0:	f3ef 8009 	mrs	r0, PSP
 80055b4:	f3bf 8f6f 	isb	sy
 80055b8:	4b15      	ldr	r3, [pc, #84]	; (8005610 <pxCurrentTCBConst>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	f01e 0f10 	tst.w	lr, #16
 80055c0:	bf08      	it	eq
 80055c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80055c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ca:	6010      	str	r0, [r2, #0]
 80055cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80055d4:	f380 8811 	msr	BASEPRI, r0
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	f3bf 8f6f 	isb	sy
 80055e0:	f7fe ffc0 	bl	8004564 <vTaskSwitchContext>
 80055e4:	f04f 0000 	mov.w	r0, #0
 80055e8:	f380 8811 	msr	BASEPRI, r0
 80055ec:	bc09      	pop	{r0, r3}
 80055ee:	6819      	ldr	r1, [r3, #0]
 80055f0:	6808      	ldr	r0, [r1, #0]
 80055f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f6:	f01e 0f10 	tst.w	lr, #16
 80055fa:	bf08      	it	eq
 80055fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005600:	f380 8809 	msr	PSP, r0
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	f3af 8000 	nop.w

08005610 <pxCurrentTCBConst>:
 8005610:	200007c4 	.word	0x200007c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop

08005618 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	607b      	str	r3, [r7, #4]
}
 8005630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005632:	f7fe fedd 	bl	80043f0 <xTaskIncrementTick>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800563c:	4b06      	ldr	r3, [pc, #24]	; (8005658 <xPortSysTickHandler+0x40>)
 800563e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	2300      	movs	r3, #0
 8005646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	f383 8811 	msr	BASEPRI, r3
}
 800564e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005650:	bf00      	nop
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	e000ed04 	.word	0xe000ed04

0800565c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800565c:	b480      	push	{r7}
 800565e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005660:	4b0b      	ldr	r3, [pc, #44]	; (8005690 <vPortSetupTimerInterrupt+0x34>)
 8005662:	2200      	movs	r2, #0
 8005664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005666:	4b0b      	ldr	r3, [pc, #44]	; (8005694 <vPortSetupTimerInterrupt+0x38>)
 8005668:	2200      	movs	r2, #0
 800566a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800566c:	4b0a      	ldr	r3, [pc, #40]	; (8005698 <vPortSetupTimerInterrupt+0x3c>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a0a      	ldr	r2, [pc, #40]	; (800569c <vPortSetupTimerInterrupt+0x40>)
 8005672:	fba2 2303 	umull	r2, r3, r2, r3
 8005676:	099b      	lsrs	r3, r3, #6
 8005678:	4a09      	ldr	r2, [pc, #36]	; (80056a0 <vPortSetupTimerInterrupt+0x44>)
 800567a:	3b01      	subs	r3, #1
 800567c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800567e:	4b04      	ldr	r3, [pc, #16]	; (8005690 <vPortSetupTimerInterrupt+0x34>)
 8005680:	2207      	movs	r2, #7
 8005682:	601a      	str	r2, [r3, #0]
}
 8005684:	bf00      	nop
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	e000e010 	.word	0xe000e010
 8005694:	e000e018 	.word	0xe000e018
 8005698:	20000000 	.word	0x20000000
 800569c:	10624dd3 	.word	0x10624dd3
 80056a0:	e000e014 	.word	0xe000e014

080056a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80056a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80056b4 <vPortEnableVFP+0x10>
 80056a8:	6801      	ldr	r1, [r0, #0]
 80056aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80056ae:	6001      	str	r1, [r0, #0]
 80056b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80056b2:	bf00      	nop
 80056b4:	e000ed88 	.word	0xe000ed88

080056b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056be:	f3ef 8305 	mrs	r3, IPSR
 80056c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2b0f      	cmp	r3, #15
 80056c8:	d914      	bls.n	80056f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056ca:	4a17      	ldr	r2, [pc, #92]	; (8005728 <vPortValidateInterruptPriority+0x70>)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4413      	add	r3, r2
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056d4:	4b15      	ldr	r3, [pc, #84]	; (800572c <vPortValidateInterruptPriority+0x74>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	7afa      	ldrb	r2, [r7, #11]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d20a      	bcs.n	80056f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80056de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	607b      	str	r3, [r7, #4]
}
 80056f0:	bf00      	nop
 80056f2:	e7fe      	b.n	80056f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80056f4:	4b0e      	ldr	r3, [pc, #56]	; (8005730 <vPortValidateInterruptPriority+0x78>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056fc:	4b0d      	ldr	r3, [pc, #52]	; (8005734 <vPortValidateInterruptPriority+0x7c>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d90a      	bls.n	800571a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005708:	f383 8811 	msr	BASEPRI, r3
 800570c:	f3bf 8f6f 	isb	sy
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	603b      	str	r3, [r7, #0]
}
 8005716:	bf00      	nop
 8005718:	e7fe      	b.n	8005718 <vPortValidateInterruptPriority+0x60>
	}
 800571a:	bf00      	nop
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	e000e3f0 	.word	0xe000e3f0
 800572c:	20000df0 	.word	0x20000df0
 8005730:	e000ed0c 	.word	0xe000ed0c
 8005734:	20000df4 	.word	0x20000df4

08005738 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08a      	sub	sp, #40	; 0x28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005740:	2300      	movs	r3, #0
 8005742:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005744:	f7fe fd98 	bl	8004278 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005748:	4b5b      	ldr	r3, [pc, #364]	; (80058b8 <pvPortMalloc+0x180>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005750:	f000 f920 	bl	8005994 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005754:	4b59      	ldr	r3, [pc, #356]	; (80058bc <pvPortMalloc+0x184>)
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4013      	ands	r3, r2
 800575c:	2b00      	cmp	r3, #0
 800575e:	f040 8093 	bne.w	8005888 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01d      	beq.n	80057a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005768:	2208      	movs	r2, #8
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4413      	add	r3, r2
 800576e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f003 0307 	and.w	r3, r3, #7
 8005776:	2b00      	cmp	r3, #0
 8005778:	d014      	beq.n	80057a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f023 0307 	bic.w	r3, r3, #7
 8005780:	3308      	adds	r3, #8
 8005782:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f003 0307 	and.w	r3, r3, #7
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <pvPortMalloc+0x6c>
	__asm volatile
 800578e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	617b      	str	r3, [r7, #20]
}
 80057a0:	bf00      	nop
 80057a2:	e7fe      	b.n	80057a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d06e      	beq.n	8005888 <pvPortMalloc+0x150>
 80057aa:	4b45      	ldr	r3, [pc, #276]	; (80058c0 <pvPortMalloc+0x188>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d869      	bhi.n	8005888 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80057b4:	4b43      	ldr	r3, [pc, #268]	; (80058c4 <pvPortMalloc+0x18c>)
 80057b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80057b8:	4b42      	ldr	r3, [pc, #264]	; (80058c4 <pvPortMalloc+0x18c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057be:	e004      	b.n	80057ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d903      	bls.n	80057dc <pvPortMalloc+0xa4>
 80057d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d1f1      	bne.n	80057c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80057dc:	4b36      	ldr	r3, [pc, #216]	; (80058b8 <pvPortMalloc+0x180>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d050      	beq.n	8005888 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2208      	movs	r2, #8
 80057ec:	4413      	add	r3, r2
 80057ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	1ad2      	subs	r2, r2, r3
 8005800:	2308      	movs	r3, #8
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	429a      	cmp	r2, r3
 8005806:	d91f      	bls.n	8005848 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4413      	add	r3, r2
 800580e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	f003 0307 	and.w	r3, r3, #7
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00a      	beq.n	8005830 <pvPortMalloc+0xf8>
	__asm volatile
 800581a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581e:	f383 8811 	msr	BASEPRI, r3
 8005822:	f3bf 8f6f 	isb	sy
 8005826:	f3bf 8f4f 	dsb	sy
 800582a:	613b      	str	r3, [r7, #16]
}
 800582c:	bf00      	nop
 800582e:	e7fe      	b.n	800582e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	1ad2      	subs	r2, r2, r3
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800583c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005842:	69b8      	ldr	r0, [r7, #24]
 8005844:	f000 f908 	bl	8005a58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005848:	4b1d      	ldr	r3, [pc, #116]	; (80058c0 <pvPortMalloc+0x188>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	4a1b      	ldr	r2, [pc, #108]	; (80058c0 <pvPortMalloc+0x188>)
 8005854:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005856:	4b1a      	ldr	r3, [pc, #104]	; (80058c0 <pvPortMalloc+0x188>)
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	4b1b      	ldr	r3, [pc, #108]	; (80058c8 <pvPortMalloc+0x190>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	429a      	cmp	r2, r3
 8005860:	d203      	bcs.n	800586a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005862:	4b17      	ldr	r3, [pc, #92]	; (80058c0 <pvPortMalloc+0x188>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a18      	ldr	r2, [pc, #96]	; (80058c8 <pvPortMalloc+0x190>)
 8005868:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800586a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	4b13      	ldr	r3, [pc, #76]	; (80058bc <pvPortMalloc+0x184>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	431a      	orrs	r2, r3
 8005874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005876:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800587e:	4b13      	ldr	r3, [pc, #76]	; (80058cc <pvPortMalloc+0x194>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3301      	adds	r3, #1
 8005884:	4a11      	ldr	r2, [pc, #68]	; (80058cc <pvPortMalloc+0x194>)
 8005886:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005888:	f7fe fd04 	bl	8004294 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	f003 0307 	and.w	r3, r3, #7
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <pvPortMalloc+0x174>
	__asm volatile
 8005896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589a:	f383 8811 	msr	BASEPRI, r3
 800589e:	f3bf 8f6f 	isb	sy
 80058a2:	f3bf 8f4f 	dsb	sy
 80058a6:	60fb      	str	r3, [r7, #12]
}
 80058a8:	bf00      	nop
 80058aa:	e7fe      	b.n	80058aa <pvPortMalloc+0x172>
	return pvReturn;
 80058ac:	69fb      	ldr	r3, [r7, #28]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3728      	adds	r7, #40	; 0x28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	200019b8 	.word	0x200019b8
 80058bc:	200019cc 	.word	0x200019cc
 80058c0:	200019bc 	.word	0x200019bc
 80058c4:	200019b0 	.word	0x200019b0
 80058c8:	200019c0 	.word	0x200019c0
 80058cc:	200019c4 	.word	0x200019c4

080058d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d04d      	beq.n	800597e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80058e2:	2308      	movs	r3, #8
 80058e4:	425b      	negs	r3, r3
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	4413      	add	r3, r2
 80058ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	685a      	ldr	r2, [r3, #4]
 80058f4:	4b24      	ldr	r3, [pc, #144]	; (8005988 <vPortFree+0xb8>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4013      	ands	r3, r2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10a      	bne.n	8005914 <vPortFree+0x44>
	__asm volatile
 80058fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005902:	f383 8811 	msr	BASEPRI, r3
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	60fb      	str	r3, [r7, #12]
}
 8005910:	bf00      	nop
 8005912:	e7fe      	b.n	8005912 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <vPortFree+0x62>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	60bb      	str	r3, [r7, #8]
}
 800592e:	bf00      	nop
 8005930:	e7fe      	b.n	8005930 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	4b14      	ldr	r3, [pc, #80]	; (8005988 <vPortFree+0xb8>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4013      	ands	r3, r2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d01e      	beq.n	800597e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d11a      	bne.n	800597e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	685a      	ldr	r2, [r3, #4]
 800594c:	4b0e      	ldr	r3, [pc, #56]	; (8005988 <vPortFree+0xb8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	43db      	mvns	r3, r3
 8005952:	401a      	ands	r2, r3
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005958:	f7fe fc8e 	bl	8004278 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	4b0a      	ldr	r3, [pc, #40]	; (800598c <vPortFree+0xbc>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4413      	add	r3, r2
 8005966:	4a09      	ldr	r2, [pc, #36]	; (800598c <vPortFree+0xbc>)
 8005968:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800596a:	6938      	ldr	r0, [r7, #16]
 800596c:	f000 f874 	bl	8005a58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005970:	4b07      	ldr	r3, [pc, #28]	; (8005990 <vPortFree+0xc0>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	3301      	adds	r3, #1
 8005976:	4a06      	ldr	r2, [pc, #24]	; (8005990 <vPortFree+0xc0>)
 8005978:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800597a:	f7fe fc8b 	bl	8004294 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800597e:	bf00      	nop
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	200019cc 	.word	0x200019cc
 800598c:	200019bc 	.word	0x200019bc
 8005990:	200019c8 	.word	0x200019c8

08005994 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800599a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800599e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80059a0:	4b27      	ldr	r3, [pc, #156]	; (8005a40 <prvHeapInit+0xac>)
 80059a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f003 0307 	and.w	r3, r3, #7
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00c      	beq.n	80059c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	3307      	adds	r3, #7
 80059b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0307 	bic.w	r3, r3, #7
 80059ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	4a1f      	ldr	r2, [pc, #124]	; (8005a40 <prvHeapInit+0xac>)
 80059c4:	4413      	add	r3, r2
 80059c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80059cc:	4a1d      	ldr	r2, [pc, #116]	; (8005a44 <prvHeapInit+0xb0>)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80059d2:	4b1c      	ldr	r3, [pc, #112]	; (8005a44 <prvHeapInit+0xb0>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	4413      	add	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80059e0:	2208      	movs	r2, #8
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	1a9b      	subs	r3, r3, r2
 80059e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0307 	bic.w	r3, r3, #7
 80059ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4a15      	ldr	r2, [pc, #84]	; (8005a48 <prvHeapInit+0xb4>)
 80059f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80059f6:	4b14      	ldr	r3, [pc, #80]	; (8005a48 <prvHeapInit+0xb4>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2200      	movs	r2, #0
 80059fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80059fe:	4b12      	ldr	r3, [pc, #72]	; (8005a48 <prvHeapInit+0xb4>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	1ad2      	subs	r2, r2, r3
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a14:	4b0c      	ldr	r3, [pc, #48]	; (8005a48 <prvHeapInit+0xb4>)
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	4a0a      	ldr	r2, [pc, #40]	; (8005a4c <prvHeapInit+0xb8>)
 8005a22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	4a09      	ldr	r2, [pc, #36]	; (8005a50 <prvHeapInit+0xbc>)
 8005a2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a2c:	4b09      	ldr	r3, [pc, #36]	; (8005a54 <prvHeapInit+0xc0>)
 8005a2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005a32:	601a      	str	r2, [r3, #0]
}
 8005a34:	bf00      	nop
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	20000df8 	.word	0x20000df8
 8005a44:	200019b0 	.word	0x200019b0
 8005a48:	200019b8 	.word	0x200019b8
 8005a4c:	200019c0 	.word	0x200019c0
 8005a50:	200019bc 	.word	0x200019bc
 8005a54:	200019cc 	.word	0x200019cc

08005a58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a60:	4b28      	ldr	r3, [pc, #160]	; (8005b04 <prvInsertBlockIntoFreeList+0xac>)
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e002      	b.n	8005a6c <prvInsertBlockIntoFreeList+0x14>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d8f7      	bhi.n	8005a66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	4413      	add	r3, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d108      	bne.n	8005a9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	441a      	add	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	441a      	add	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d118      	bne.n	8005ae0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b15      	ldr	r3, [pc, #84]	; (8005b08 <prvInsertBlockIntoFreeList+0xb0>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d00d      	beq.n	8005ad6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	441a      	add	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	e008      	b.n	8005ae8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005ad6:	4b0c      	ldr	r3, [pc, #48]	; (8005b08 <prvInsertBlockIntoFreeList+0xb0>)
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	e003      	b.n	8005ae8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d002      	beq.n	8005af6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005af6:	bf00      	nop
 8005af8:	3714      	adds	r7, #20
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	200019b0 	.word	0x200019b0
 8005b08:	200019b8 	.word	0x200019b8

08005b0c <memset>:
 8005b0c:	4402      	add	r2, r0
 8005b0e:	4603      	mov	r3, r0
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d100      	bne.n	8005b16 <memset+0xa>
 8005b14:	4770      	bx	lr
 8005b16:	f803 1b01 	strb.w	r1, [r3], #1
 8005b1a:	e7f9      	b.n	8005b10 <memset+0x4>

08005b1c <__libc_init_array>:
 8005b1c:	b570      	push	{r4, r5, r6, lr}
 8005b1e:	4d0d      	ldr	r5, [pc, #52]	; (8005b54 <__libc_init_array+0x38>)
 8005b20:	4c0d      	ldr	r4, [pc, #52]	; (8005b58 <__libc_init_array+0x3c>)
 8005b22:	1b64      	subs	r4, r4, r5
 8005b24:	10a4      	asrs	r4, r4, #2
 8005b26:	2600      	movs	r6, #0
 8005b28:	42a6      	cmp	r6, r4
 8005b2a:	d109      	bne.n	8005b40 <__libc_init_array+0x24>
 8005b2c:	4d0b      	ldr	r5, [pc, #44]	; (8005b5c <__libc_init_array+0x40>)
 8005b2e:	4c0c      	ldr	r4, [pc, #48]	; (8005b60 <__libc_init_array+0x44>)
 8005b30:	f000 f826 	bl	8005b80 <_init>
 8005b34:	1b64      	subs	r4, r4, r5
 8005b36:	10a4      	asrs	r4, r4, #2
 8005b38:	2600      	movs	r6, #0
 8005b3a:	42a6      	cmp	r6, r4
 8005b3c:	d105      	bne.n	8005b4a <__libc_init_array+0x2e>
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}
 8005b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b44:	4798      	blx	r3
 8005b46:	3601      	adds	r6, #1
 8005b48:	e7ee      	b.n	8005b28 <__libc_init_array+0xc>
 8005b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b4e:	4798      	blx	r3
 8005b50:	3601      	adds	r6, #1
 8005b52:	e7f2      	b.n	8005b3a <__libc_init_array+0x1e>
 8005b54:	08005cb4 	.word	0x08005cb4
 8005b58:	08005cb4 	.word	0x08005cb4
 8005b5c:	08005cb4 	.word	0x08005cb4
 8005b60:	08005cb8 	.word	0x08005cb8

08005b64 <memcpy>:
 8005b64:	440a      	add	r2, r1
 8005b66:	4291      	cmp	r1, r2
 8005b68:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b6c:	d100      	bne.n	8005b70 <memcpy+0xc>
 8005b6e:	4770      	bx	lr
 8005b70:	b510      	push	{r4, lr}
 8005b72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b7a:	4291      	cmp	r1, r2
 8005b7c:	d1f9      	bne.n	8005b72 <memcpy+0xe>
 8005b7e:	bd10      	pop	{r4, pc}

08005b80 <_init>:
 8005b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b82:	bf00      	nop
 8005b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b86:	bc08      	pop	{r3}
 8005b88:	469e      	mov	lr, r3
 8005b8a:	4770      	bx	lr

08005b8c <_fini>:
 8005b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8e:	bf00      	nop
 8005b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b92:	bc08      	pop	{r3}
 8005b94:	469e      	mov	lr, r3
 8005b96:	4770      	bx	lr
