
*** Running vivado
    with args -log design_1_AND_GATE_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AND_GATE_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_AND_GATE_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1057.426 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/quadrature_decoder_v1'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/AD9249_deserializer_5_channel'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/quadrature _decoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kth.se:user:quadrature_decoder:1.0'. The one found in IP location 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/quadrature_decoder_v1' will take precedence over the same IP in location c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/quadrature _decoder
Command: synth_design -top design_1_AND_GATE_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_AND_GATE_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-86] Your Synthesis license expires in 11 day(s)
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1077.543 ; gain = 20.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AND_GATE_0_0' [c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_AND_GATE_0_0/synth/design_1_AND_GATE_0_0.vhd:64]
INFO: [Synth 8-3491] module 'AND_GATE' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/new/AND_GATE.vhd:34' bound to instance 'U0' of component 'AND_GATE' [c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_AND_GATE_0_0/synth/design_1_AND_GATE_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'AND_GATE' [C:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/new/AND_GATE.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE' (1#1) [C:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/new/AND_GATE.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_AND_GATE_0_0' (2#1) [c:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_AND_GATE_0_0/synth/design_1_AND_GATE_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1129.785 ; gain = 72.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1129.785 ; gain = 72.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1129.785 ; gain = 72.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1129.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1162.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1162.961 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:26 . Memory (MB): peak = 1162.961 ; gain = 105.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:26 . Memory (MB): peak = 1162.961 ; gain = 105.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:26 . Memory (MB): peak = 1162.961 ; gain = 105.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1162.961 ; gain = 105.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:37 . Memory (MB): peak = 1162.961 ; gain = 105.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1216.043 ; gain = 158.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1216.043 ; gain = 158.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1235.367 ; gain = 177.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:52 . Memory (MB): peak = 1241.145 ; gain = 150.543
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:02:23 . Memory (MB): peak = 1241.145 ; gain = 183.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:03:06 . Memory (MB): peak = 1266.867 ; gain = 209.441
INFO: [Common 17-1381] The checkpoint 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.runs/design_1_AND_GATE_0_0_synth_1/design_1_AND_GATE_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_ZC706/WICSC_ZC706/WICSC_ZC706.runs/design_1_AND_GATE_0_0_synth_1/design_1_AND_GATE_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AND_GATE_0_0_utilization_synth.rpt -pb design_1_AND_GATE_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 28 09:42:49 2021...
