git clone --depth 1 --no-tags https://github.com/AbChatt/Altera-Paint-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246439798
git clone --depth 1 --no-tags https://github.com/NMikhail/verilog_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247091551
git clone --depth 1 --no-tags https://github.com/jinu0124/HDL_Rhythm_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246607944
git clone --depth 1 --no-tags https://github.com/bethewind/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245653281
git clone --depth 1 --no-tags https://github.com/ysc0327/MIPS_Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245770641
git clone --depth 1 --no-tags https://github.com/johnrivera0987/CPE114-Experiment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246344048
git clone --depth 1 --no-tags https://github.com/Simar-B/CSCB58_FP_Tron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246364944
git clone --depth 1 --no-tags https://github.com/PedroSousa97/Automatic-Vending-Machine-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245252082
git clone --depth 1 --no-tags https://github.com/wuyujie1/SnakeBattleGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240807255
git clone --depth 1 --no-tags https://github.com/SunKr95/cmosTran.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240840813
git clone --depth 1 --no-tags https://github.com/laaragm/SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244767099
git clone --depth 1 --no-tags https://github.com/average-avancha/digital_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242587901
git clone --depth 1 --no-tags https://github.com/GershowLab/trig3_board_pllphase_de0nano-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241480383
git clone --depth 1 --no-tags https://github.com/LukasPettersson/ENGR696.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241471880
git clone --depth 1 --no-tags https://github.com/astrakhov-design/FPGA_LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242410594
git clone --depth 1 --no-tags https://github.com/DillonHeinen/fpga_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242646595
git clone --depth 1 --no-tags https://github.com/vandelvan/semArq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241894988
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243193204
git clone --depth 1 --no-tags https://github.com/Mintsteam/repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239473534
git clone --depth 1 --no-tags https://github.com/Martech123/streaming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243502345
git clone --depth 1 --no-tags https://github.com/BeatrizMartinsA/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243831395
git clone --depth 1 --no-tags https://github.com/qinyudiao/Digital_Systems_Desgin_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241019695
git clone --depth 1 --no-tags https://github.com/ryantheEng/assemblylab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242854058
git clone --depth 1 --no-tags https://github.com/manasamudigonda/fpga_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242926164
git clone --depth 1 --no-tags https://github.com/AndrewBraunEE/FPGA-Ethernet-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242241831
git clone --depth 1 --no-tags https://github.com/fpozzana/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242176537
git clone --depth 1 --no-tags https://github.com/VladStefanDieaconu/ED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240087004
git clone --depth 1 --no-tags https://github.com/volatile-kevin/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241228715
git clone --depth 1 --no-tags https://github.com/sourabhbelekar/KleinDecryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241346245
git clone --depth 1 --no-tags https://github.com/unturned24/Security-of-Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240135604
git clone --depth 1 --no-tags https://github.com/victor-espinoza/UART_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239046680
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_Single_Cycle_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239047902
git clone --depth 1 --no-tags https://github.com/kevanpigott/FPGA_ADC_EEPROM_I2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246961830
git clone --depth 1 --no-tags https://github.com/li779/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246756379
git clone --depth 1 --no-tags https://github.com/quiatvn/pcie_uscale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247073259
git clone --depth 1 --no-tags https://github.com/kakysha/go-board-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244243069
git clone --depth 1 --no-tags https://github.com/hwengmgr/SMC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244944544
git clone --depth 1 --no-tags https://github.com/minhnvl/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245077827
git clone --depth 1 --no-tags https://github.com/TitanGuardian/my_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246661540
git clone --depth 1 --no-tags https://github.com/queentran/CSE140L_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247147946
git clone --depth 1 --no-tags https://github.com/philongvn99/VolleyballScoreDisplaying.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242672405
git clone --depth 1 --no-tags https://github.com/ronggangzhishen/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245753805
git clone --depth 1 --no-tags https://github.com/TingHLiao/FPGA_SharkHovercraft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246351394
git clone --depth 1 --no-tags https://github.com/POETSII/BSVFan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242189518
git clone --depth 1 --no-tags https://github.com/fatihselimyakar/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241198714
git clone --depth 1 --no-tags https://github.com/rahimie1/ELC-363.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242874456
git clone --depth 1 --no-tags https://github.com/esizzle69/FPGA-Frogger-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242383179
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DL_IC_LAB6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241567595
git clone --depth 1 --no-tags https://github.com/GeraHn10/DigitalMIps32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244518476
git clone --depth 1 --no-tags https://github.com/zhm2go/tetris_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244054393
git clone --depth 1 --no-tags https://github.com/opre-amp/template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244759004
git clone --depth 1 --no-tags https://github.com/tamst/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243835595
git clone --depth 1 --no-tags https://github.com/public-domain/cpu8080.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244220226
git clone --depth 1 --no-tags https://github.com/ekiwi/maltese.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241804518
git clone --depth 1 --no-tags https://github.com/nsmith31415/CompArch_SISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244247738
git clone --depth 1 --no-tags https://github.com/funked1/LEGv8_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244413848
git clone --depth 1 --no-tags https://github.com/hecmay/fpga-pac-opae.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244784212
git clone --depth 1 --no-tags https://github.com/americobarros/ece243.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243135571
git clone --depth 1 --no-tags https://github.com/Sumeetk96/AVR_based_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243028848
git clone --depth 1 --no-tags https://github.com/messaging-cells/bug_synth_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244946168
git clone --depth 1 --no-tags https://github.com/begumcelik/15-bit-adder-subtractor-overflow-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245015539
git clone --depth 1 --no-tags https://github.com/ArjunRameshV/Computer-Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240653288
git clone --depth 1 --no-tags https://github.com/cpuex2019-1/core2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240840202
git clone --depth 1 --no-tags https://github.com/rasenganr/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239851995
git clone --depth 1 --no-tags https://github.com/VictorS67/CSC258_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240969858
git clone --depth 1 --no-tags https://github.com/welsakka/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240551882
git clone --depth 1 --no-tags https://github.com/earphonebreaker/EDA_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239968592
git clone --depth 1 --no-tags https://github.com/amartya321/Adder_CLA32b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239729165
git clone --depth 1 --no-tags https://github.com/m-salman-afzal/RISC-V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239610502
git clone --depth 1 --no-tags https://github.com/tylerakau/ee260_2020_spring_materials_week_06_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242210464
git clone --depth 1 --no-tags https://github.com/LordLittleItaly/ip_amba_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240639403
git clone --depth 1 --no-tags https://github.com/The-Markitecht/FETCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246433481
git clone --depth 1 --no-tags https://github.com/mthonorio/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247110349
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/single-cycle-riscv-cpu.ver2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241560726
git clone --depth 1 --no-tags https://github.com/juanalbrecht/brg_hardfloat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241735998
git clone --depth 1 --no-tags https://github.com/Sausy/lighthouse2tracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241340422
git clone --depth 1 --no-tags https://github.com/OmarElNaja/EnhancedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239119093
git clone --depth 1 --no-tags https://github.com/thomasxu97/ECE385_SP2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239384936
git clone --depth 1 --no-tags https://github.com/avidf/communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245739672
git clone --depth 1 --no-tags https://github.com/midn8hustlr/Set-Associative-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245761893
git clone --depth 1 --no-tags https://github.com/asd08573064/vending-mahine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239158793
git clone --depth 1 --no-tags https://github.com/m4j0rt0m/ram_init.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239686319
git clone --depth 1 --no-tags https://github.com/varungirish/D_Flip_Flop-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240419389
git clone --depth 1 --no-tags https://github.com/iamtonyxu/ATE-FW-100018821.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242467901
git clone --depth 1 --no-tags https://github.com/tzutengweng33176/Computer_Architecture_109_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242862576
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/Seven_Segment_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242926445
git clone --depth 1 --no-tags https://github.com/akshaypsoni/RISC_Processor_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242048309
git clone --depth 1 --no-tags https://github.com/pevkirill/slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244008397
git clone --depth 1 --no-tags https://github.com/AiTran/computerorganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245076527
git clone --depth 1 --no-tags https://github.com/taharcharlie/debugging-axi-dma-issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245081898
git clone --depth 1 --no-tags https://github.com/peterjohnsonhmc/E155.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243360700
git clone --depth 1 --no-tags https://github.com/ting6/ECE-540-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241215725
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_Single_Cycle_RISC_Processor_With_Sorting_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239048011
git clone --depth 1 --no-tags https://github.com/ching-min/Dual-Core-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241576607
git clone --depth 1 --no-tags https://github.com/CatalinaLamboglia/SchoolWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240826393
git clone --depth 1 --no-tags https://github.com/Baki-0/Verilog-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242269320
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_CPU_Execution_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239045403
git clone --depth 1 --no-tags https://github.com/AlexFrangeskou/CS4341-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245546623
git clone --depth 1 --no-tags https://github.com/gaochaousc/EE-599_-GaoChao-_-4458723430-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245584307
