Analysis & Synthesis report for Euklidischer_Algorithmus
Sun Mar  9 16:41:56 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state
 10. State Machine - |testbench|ggt_top:TOP|controller:controller|current_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: logic_pll:PLL|altpll:altpll_component
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "ggt_top:TOP"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar  9 16:41:56 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; Euklidischer_Algorithmus                    ;
; Top-level Entity Name              ; testbench                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                           ; Setting            ; Default Value            ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                           ; 10M08SAU169C8G     ;                          ;
; Top-level entity name                                            ; testbench          ; Euklidischer_Algorithmus ;
; Family name                                                      ; MAX 10             ; Cyclone V                ;
; Use smart compilation                                            ; Off                ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                      ; Off                ; Off                      ;
; Restructure Multiplexers                                         ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                      ;
; Preserve fewer node names                                        ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                         ; Auto               ; Auto                     ;
; Safe State Machine                                               ; Off                ; Off                      ;
; Extract Verilog State Machines                                   ; On                 ; On                       ;
; Extract VHDL State Machines                                      ; On                 ; On                       ;
; Ignore Verilog initial constructs                                ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                       ;
; Parallel Synthesis                                               ; On                 ; On                       ;
; DSP Block Balancing                                              ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                               ; On                 ; On                       ;
; Power-Up Don't Care                                              ; On                 ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                      ;
; Remove Duplicate Registers                                       ; On                 ; On                       ;
; Ignore CARRY Buffers                                             ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                ; Off                      ;
; Ignore SOFT Buffers                                              ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                      ;
; Optimization Technique                                           ; Balanced           ; Balanced                 ;
; Carry Chain Length                                               ; 70                 ; 70                       ;
; Auto Carry Chains                                                ; On                 ; On                       ;
; Auto Open-Drain Pins                                             ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                      ;
; Auto ROM Replacement                                             ; On                 ; On                       ;
; Auto RAM Replacement                                             ; On                 ; On                       ;
; Auto DSP Block Replacement                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                 ; On                       ;
; Strict RAM Replacement                                           ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                      ;
; Auto RAM Block Balancing                                         ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                      ;
; Auto Resource Sharing                                            ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                      ;
; Timing-Driven Synthesis                                          ; On                 ; On                       ;
; Report Parameter Settings                                        ; On                 ; On                       ;
; Report Source Assignments                                        ; On                 ; On                       ;
; Report Connectivity Checks                                       ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                      ;
; Synchronization Register Chain Length                            ; 2                  ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation       ;
; HDL message level                                                ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                      ;
; Clock MUX Protection                                             ; On                 ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                      ;
; Block Design Naming                                              ; Auto               ; Auto                     ;
; SDC constraint protection                                        ; Off                ; Off                      ;
; Synthesis Effort                                                 ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                       ;
+------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../Code/testbench.v              ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v              ;         ;
; ../Code/modulo_top.v             ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v             ;         ;
; ../Code/ggt_top.v                ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v                ;         ;
; ../Code/datapath_modulo.v        ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v        ;         ;
; ../Code/datapath.v               ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v               ;         ;
; ../Code/controller_modulo.v      ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v      ;         ;
; ../Code/controller.v             ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v             ;         ;
; ../Code/alu_modulo.v             ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v             ;         ;
; ../Code/alu.v                    ; yes             ; User Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v                    ;         ;
; logic_pll.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/logic_pll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |testbench                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 1    ; 0            ; 0          ; |testbench          ; testbench   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |testbench|logic_pll:PLL ; logic_pll.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state                                                                                                                                                  ;
+--------------------------------+----------------------------+---------------------------+--------------------------+--------------------------------+--------------------------------+-----------------------------+--------------------------------+--------------------------+
; Name                           ; current_state.STATE_update ; current_state.STATE_write ; current_state.STATE_diff ; current_state.STATE_check_term ; current_state.STATE_write_comp ; current_state.STATE_compare ; current_state.STATE_write_init ; current_state.STATE_IDLE ;
+--------------------------------+----------------------------+---------------------------+--------------------------+--------------------------------+--------------------------------+-----------------------------+--------------------------------+--------------------------+
; current_state.STATE_IDLE       ; 0                          ; 0                         ; 0                        ; 0                              ; 0                              ; 0                           ; 0                              ; 0                        ;
; current_state.STATE_write_init ; 0                          ; 0                         ; 0                        ; 0                              ; 0                              ; 0                           ; 1                              ; 1                        ;
; current_state.STATE_compare    ; 0                          ; 0                         ; 0                        ; 0                              ; 0                              ; 1                           ; 0                              ; 1                        ;
; current_state.STATE_write_comp ; 0                          ; 0                         ; 0                        ; 0                              ; 1                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_check_term ; 0                          ; 0                         ; 0                        ; 1                              ; 0                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_diff       ; 0                          ; 0                         ; 1                        ; 0                              ; 0                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_write      ; 0                          ; 1                         ; 0                        ; 0                              ; 0                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_update     ; 1                          ; 0                         ; 0                        ; 0                              ; 0                              ; 0                           ; 0                              ; 1                        ;
+--------------------------------+----------------------------+---------------------------+--------------------------+--------------------------------+--------------------------------+-----------------------------+--------------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testbench|ggt_top:TOP|controller:controller|current_state                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------+---------------------------------+-----------------------------------+--------------------------------+-----------------------------------+-------------------------------+--------------------------+--------------------------------------------+--------------------------------+----------------------------------+--------------------------+
; Name                                       ; current_state.STATE_find_bigger ; current_state.STATE_write_numbers ; current_state.STATE_write_Zahl ; current_state.STATE_check_if_zero ; current_state.STATE_write_erg ; current_state.STATE_calc ; current_state.STATE_write_zwischenspeicher ; current_state.STATE_write_both ; current_state.STATE_find_smaller ; current_state.STATE_IDLE ;
+--------------------------------------------+---------------------------------+-----------------------------------+--------------------------------+-----------------------------------+-------------------------------+--------------------------+--------------------------------------------+--------------------------------+----------------------------------+--------------------------+
; current_state.STATE_IDLE                   ; 0                               ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                        ;
; current_state.STATE_find_smaller           ; 0                               ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 1                                ; 1                        ;
; current_state.STATE_write_both             ; 0                               ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 1                              ; 0                                ; 1                        ;
; current_state.STATE_write_zwischenspeicher ; 0                               ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 1                                          ; 0                              ; 0                                ; 1                        ;
; current_state.STATE_calc                   ; 0                               ; 0                                 ; 0                              ; 0                                 ; 0                             ; 1                        ; 0                                          ; 0                              ; 0                                ; 1                        ;
; current_state.STATE_write_erg              ; 0                               ; 0                                 ; 0                              ; 0                                 ; 1                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 1                        ;
; current_state.STATE_check_if_zero          ; 0                               ; 0                                 ; 0                              ; 1                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 1                        ;
; current_state.STATE_write_Zahl             ; 0                               ; 0                                 ; 1                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 1                        ;
; current_state.STATE_write_numbers          ; 0                               ; 1                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 1                        ;
; current_state.STATE_find_bigger            ; 1                               ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 1                        ;
+--------------------------------------------+---------------------------------+-----------------------------------+--------------------------------+-----------------------------------+-------------------------------+--------------------------+--------------------------------------------+--------------------------------+----------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                          ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; ggt_top:TOP|datapath:datapath|start_r                                                                               ; Stuck at GND due to stuck port data_in      ;
; ggt_top:TOP|datapath:datapath|Zahl2_temp[0..15]                                                                     ; Stuck at GND due to stuck port data_in      ;
; ggt_top:TOP|datapath:datapath|Zahl1_temp[0..15]                                                                     ; Stuck at GND due to stuck port data_in      ;
; ggt_top:TOP|controller:controller|start_r                                                                           ; Stuck at GND due to stuck port data_in      ;
; ggt_top:TOP|datapath:datapath|zwischen_klein_r[0]                                                                   ; Stuck at GND due to stuck port clock_enable ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[0..15]                                                               ; Stuck at GND due to stuck port clock_enable ;
; ggt_top:TOP|datapath:datapath|zwischen_klein_r[1..15]                                                               ; Stuck at GND due to stuck port clock_enable ;
; ggt_top:TOP|controller:controller|current_state.STATE_find_smaller                                                  ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_write_both                                                    ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_find_bigger                                                   ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~2                ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~3                ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~4                ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~5                ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state~2                                                                   ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state~3                                                                   ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state~4                                                                   ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state~5                                                                   ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_write_zwischenspeicher                                        ; Stuck at GND due to stuck port data_in      ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|valid_r                        ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|start_r                        ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|erg_modulo_r[0..15]                                                                   ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|termination_erg_r[0]               ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu_c_r[0..15]                                                                        ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[0]                         ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[0..15]                  ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[1..15]                     ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl2_temp[0..15]                  ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[0..15]                  ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_IDLE       ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_write_init ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_compare    ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_write_comp ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_check_term ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_diff       ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_write      ; Lost fanout                                 ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_update     ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_IDLE                                                          ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_calc                                                          ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_write_erg                                                     ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_check_if_zero                                                 ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_write_Zahl                                                    ; Lost fanout                                 ;
; ggt_top:TOP|controller:controller|current_state.STATE_write_numbers                                                 ; Lost fanout                                 ;
; Total Number of Removed Registers = 191                                                                             ;                                             ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                               ;
+------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+
; ggt_top:TOP|datapath:datapath|zwischen_klein_r[0]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[0],                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[0],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[1],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[2],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[3],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[4],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[5],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[6],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[7],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[8],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[9],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[10],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[11],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[12],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[13],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[14],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[15],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[1],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[2],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[3],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[4],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[5],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[6],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[7],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[8],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[9],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[10],                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[11],                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[12],                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[13],                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[14],                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[15],                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[0],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[1],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[2],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[3],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[4],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[5],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[6],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[7],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[8],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[9],                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[10],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[11],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[12],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[13],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[14],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl1_temp[15]                      ;
; ggt_top:TOP|datapath:datapath|start_r                                                                ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|erg_modulo_r[0],                                                                       ;
;                                                                                                      ; due to stuck port data_in      ; ggt_top:TOP|datapath:datapath|erg_modulo_r[1],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[2],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[3],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[4],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[5],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[6],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[7],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[8],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[9],                                                                       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[10],                                                                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[11],                                                                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[12],                                                                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[13],                                                                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[14],                                                                      ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|erg_modulo_r[15]                                                                       ;
; ggt_top:TOP|controller:controller|current_state~4                                                    ; Lost Fanouts                   ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|termination_erg_r[0],               ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_c_r[0],                         ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl2_temp[15],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl2_temp[14],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl2_temp[13],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl2_temp[12],                     ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|Zahl2_temp[11]                      ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~2 ; Lost Fanouts                   ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|valid_r,                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|start_r,                        ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_IDLE,       ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_write_init, ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_write_comp, ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_diff        ;
; ggt_top:TOP|controller:controller|current_state~2                                                    ; Lost Fanouts                   ; ggt_top:TOP|controller:controller|current_state.STATE_write_erg,                                                     ;
;                                                                                                      ;                                ; ggt_top:TOP|controller:controller|current_state.STATE_write_Zahl,                                                    ;
;                                                                                                      ;                                ; ggt_top:TOP|controller:controller|current_state.STATE_write_numbers                                                  ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~3 ; Lost Fanouts                   ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_check_term, ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_update      ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~4 ; Lost Fanouts                   ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_compare,    ;
;                                                                                                      ;                                ; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_write       ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[15]                                                   ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[15]                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[14]                                                   ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[14]                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[13]                                                   ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[13]                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[12]                                                   ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[12]                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[11]                                                   ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[11]                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[10]                                                   ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[10]                                                                            ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[9]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[9]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[8]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[8]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[7]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[7]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[6]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[6]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[5]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[5]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[4]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[4]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[3]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[3]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[2]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[2]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|datapath:datapath|zwischen_gross_r[1]                                                    ; Stuck at GND                   ; ggt_top:TOP|datapath:datapath|alu_c_r[1]                                                                             ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                                      ;
; ggt_top:TOP|controller:controller|current_state~3                                                    ; Lost Fanouts                   ; ggt_top:TOP|controller:controller|current_state.STATE_check_if_zero                                                  ;
; ggt_top:TOP|controller:controller|current_state~5                                                    ; Lost Fanouts                   ; ggt_top:TOP|controller:controller|current_state.STATE_IDLE                                                           ;
; ggt_top:TOP|controller:controller|current_state.STATE_write_zwischenspeicher                         ; Stuck at GND                   ; ggt_top:TOP|controller:controller|current_state.STATE_calc                                                           ;
;                                                                                                      ; due to stuck port data_in      ;                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[11]              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|alu_c_r[0]                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |testbench|ggt_top:TOP|datapath:datapath|Zahl1_r[0]                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|next_state.STATE_update ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |testbench|ggt_top:TOP|datapath:datapath|Zahl1_r[3]                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |testbench|ggt_top:TOP|datapath:datapath|Zahl2_r[6]                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_pll:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------+
; Parameter Name                ; Value                       ; Type                 ;
+-------------------------------+-----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped              ;
; PLL_TYPE                      ; AUTO                        ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=logic_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                       ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped              ;
; LOCK_HIGH                     ; 1                           ; Untyped              ;
; LOCK_LOW                      ; 1                           ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped              ;
; SKIP_VCO                      ; OFF                         ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped              ;
; BANDWIDTH                     ; 0                           ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped              ;
; DOWN_SPREAD                   ; 0                           ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK0_DIVIDE_BY                ; 12                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped              ;
; DPA_DIVIDER                   ; 0                           ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped              ;
; VCO_MIN                       ; 0                           ; Untyped              ;
; VCO_MAX                       ; 0                           ; Untyped              ;
; VCO_CENTER                    ; 0                           ; Untyped              ;
; PFD_MIN                       ; 0                           ; Untyped              ;
; PFD_MAX                       ; 0                           ; Untyped              ;
; M_INITIAL                     ; 0                           ; Untyped              ;
; M                             ; 0                           ; Untyped              ;
; N                             ; 1                           ; Untyped              ;
; M2                            ; 1                           ; Untyped              ;
; N2                            ; 1                           ; Untyped              ;
; SS                            ; 1                           ; Untyped              ;
; C0_HIGH                       ; 0                           ; Untyped              ;
; C1_HIGH                       ; 0                           ; Untyped              ;
; C2_HIGH                       ; 0                           ; Untyped              ;
; C3_HIGH                       ; 0                           ; Untyped              ;
; C4_HIGH                       ; 0                           ; Untyped              ;
; C5_HIGH                       ; 0                           ; Untyped              ;
; C6_HIGH                       ; 0                           ; Untyped              ;
; C7_HIGH                       ; 0                           ; Untyped              ;
; C8_HIGH                       ; 0                           ; Untyped              ;
; C9_HIGH                       ; 0                           ; Untyped              ;
; C0_LOW                        ; 0                           ; Untyped              ;
; C1_LOW                        ; 0                           ; Untyped              ;
; C2_LOW                        ; 0                           ; Untyped              ;
; C3_LOW                        ; 0                           ; Untyped              ;
; C4_LOW                        ; 0                           ; Untyped              ;
; C5_LOW                        ; 0                           ; Untyped              ;
; C6_LOW                        ; 0                           ; Untyped              ;
; C7_LOW                        ; 0                           ; Untyped              ;
; C8_LOW                        ; 0                           ; Untyped              ;
; C9_LOW                        ; 0                           ; Untyped              ;
; C0_INITIAL                    ; 0                           ; Untyped              ;
; C1_INITIAL                    ; 0                           ; Untyped              ;
; C2_INITIAL                    ; 0                           ; Untyped              ;
; C3_INITIAL                    ; 0                           ; Untyped              ;
; C4_INITIAL                    ; 0                           ; Untyped              ;
; C5_INITIAL                    ; 0                           ; Untyped              ;
; C6_INITIAL                    ; 0                           ; Untyped              ;
; C7_INITIAL                    ; 0                           ; Untyped              ;
; C8_INITIAL                    ; 0                           ; Untyped              ;
; C9_INITIAL                    ; 0                           ; Untyped              ;
; C0_MODE                       ; BYPASS                      ; Untyped              ;
; C1_MODE                       ; BYPASS                      ; Untyped              ;
; C2_MODE                       ; BYPASS                      ; Untyped              ;
; C3_MODE                       ; BYPASS                      ; Untyped              ;
; C4_MODE                       ; BYPASS                      ; Untyped              ;
; C5_MODE                       ; BYPASS                      ; Untyped              ;
; C6_MODE                       ; BYPASS                      ; Untyped              ;
; C7_MODE                       ; BYPASS                      ; Untyped              ;
; C8_MODE                       ; BYPASS                      ; Untyped              ;
; C9_MODE                       ; BYPASS                      ; Untyped              ;
; C0_PH                         ; 0                           ; Untyped              ;
; C1_PH                         ; 0                           ; Untyped              ;
; C2_PH                         ; 0                           ; Untyped              ;
; C3_PH                         ; 0                           ; Untyped              ;
; C4_PH                         ; 0                           ; Untyped              ;
; C5_PH                         ; 0                           ; Untyped              ;
; C6_PH                         ; 0                           ; Untyped              ;
; C7_PH                         ; 0                           ; Untyped              ;
; C8_PH                         ; 0                           ; Untyped              ;
; C9_PH                         ; 0                           ; Untyped              ;
; L0_HIGH                       ; 1                           ; Untyped              ;
; L1_HIGH                       ; 1                           ; Untyped              ;
; G0_HIGH                       ; 1                           ; Untyped              ;
; G1_HIGH                       ; 1                           ; Untyped              ;
; G2_HIGH                       ; 1                           ; Untyped              ;
; G3_HIGH                       ; 1                           ; Untyped              ;
; E0_HIGH                       ; 1                           ; Untyped              ;
; E1_HIGH                       ; 1                           ; Untyped              ;
; E2_HIGH                       ; 1                           ; Untyped              ;
; E3_HIGH                       ; 1                           ; Untyped              ;
; L0_LOW                        ; 1                           ; Untyped              ;
; L1_LOW                        ; 1                           ; Untyped              ;
; G0_LOW                        ; 1                           ; Untyped              ;
; G1_LOW                        ; 1                           ; Untyped              ;
; G2_LOW                        ; 1                           ; Untyped              ;
; G3_LOW                        ; 1                           ; Untyped              ;
; E0_LOW                        ; 1                           ; Untyped              ;
; E1_LOW                        ; 1                           ; Untyped              ;
; E2_LOW                        ; 1                           ; Untyped              ;
; E3_LOW                        ; 1                           ; Untyped              ;
; L0_INITIAL                    ; 1                           ; Untyped              ;
; L1_INITIAL                    ; 1                           ; Untyped              ;
; G0_INITIAL                    ; 1                           ; Untyped              ;
; G1_INITIAL                    ; 1                           ; Untyped              ;
; G2_INITIAL                    ; 1                           ; Untyped              ;
; G3_INITIAL                    ; 1                           ; Untyped              ;
; E0_INITIAL                    ; 1                           ; Untyped              ;
; E1_INITIAL                    ; 1                           ; Untyped              ;
; E2_INITIAL                    ; 1                           ; Untyped              ;
; E3_INITIAL                    ; 1                           ; Untyped              ;
; L0_MODE                       ; BYPASS                      ; Untyped              ;
; L1_MODE                       ; BYPASS                      ; Untyped              ;
; G0_MODE                       ; BYPASS                      ; Untyped              ;
; G1_MODE                       ; BYPASS                      ; Untyped              ;
; G2_MODE                       ; BYPASS                      ; Untyped              ;
; G3_MODE                       ; BYPASS                      ; Untyped              ;
; E0_MODE                       ; BYPASS                      ; Untyped              ;
; E1_MODE                       ; BYPASS                      ; Untyped              ;
; E2_MODE                       ; BYPASS                      ; Untyped              ;
; E3_MODE                       ; BYPASS                      ; Untyped              ;
; L0_PH                         ; 0                           ; Untyped              ;
; L1_PH                         ; 0                           ; Untyped              ;
; G0_PH                         ; 0                           ; Untyped              ;
; G1_PH                         ; 0                           ; Untyped              ;
; G2_PH                         ; 0                           ; Untyped              ;
; G3_PH                         ; 0                           ; Untyped              ;
; E0_PH                         ; 0                           ; Untyped              ;
; E1_PH                         ; 0                           ; Untyped              ;
; E2_PH                         ; 0                           ; Untyped              ;
; E3_PH                         ; 0                           ; Untyped              ;
; M_PH                          ; 0                           ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped              ;
; CLK0_COUNTER                  ; G0                          ; Untyped              ;
; CLK1_COUNTER                  ; G0                          ; Untyped              ;
; CLK2_COUNTER                  ; G0                          ; Untyped              ;
; CLK3_COUNTER                  ; G0                          ; Untyped              ;
; CLK4_COUNTER                  ; G0                          ; Untyped              ;
; CLK5_COUNTER                  ; G0                          ; Untyped              ;
; CLK6_COUNTER                  ; E0                          ; Untyped              ;
; CLK7_COUNTER                  ; E1                          ; Untyped              ;
; CLK8_COUNTER                  ; E2                          ; Untyped              ;
; CLK9_COUNTER                  ; E3                          ; Untyped              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped              ;
; M_TIME_DELAY                  ; 0                           ; Untyped              ;
; N_TIME_DELAY                  ; 0                           ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped              ;
; VCO_POST_SCALE                ; 0                           ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped              ;
; CBXI_PARAMETER                ; logic_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; logic_pll:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ggt_top:TOP"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rst_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Zahl1_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Zahl2_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; valid_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ergebnis_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Mar  9 16:41:47 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v
    Info (12023): Found entity 1: modulo_top File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v
    Info (12023): Found entity 1: ggt_top File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v
    Info (12023): Found entity 1: datapath_modulo File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v
    Info (12023): Found entity 1: controller_modulo File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v
    Info (12023): Found entity 1: alu_modulo File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file euklidischer_algorithmus.bdf
    Info (12023): Found entity 1: Euklidischer_Algorithmus
Info (12021): Found 1 design units, including 1 entities, in source file logic_pll.v
    Info (12023): Found entity 1: logic_pll File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 40
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10193): Verilog HDL unsupported feature warning at testbench.v(57): Wait Statement is not supported and is ignored File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 57
Info (10648): Verilog HDL Display System Task info at testbench.v(61): Alle Berechnungen abgeschlossen. Ergebnisse gespeichert. File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 61
Warning (10175): Verilog HDL warning at testbench.v(62): ignoring unsupported system task File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 62
Warning (10030): Net "Zahl1" at testbench.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 9
Warning (10030): Net "Zahl2" at testbench.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 10
Info (12128): Elaborating entity "ggt_top" for hierarchy "ggt_top:TOP" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 35
Info (12128): Elaborating entity "controller" for hierarchy "ggt_top:TOP|controller:controller" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at controller.v(52): object "valid_r" assigned a value but never read File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v Line: 52
Info (12128): Elaborating entity "datapath" for hierarchy "ggt_top:TOP|datapath:datapath" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable "Zahl1_r", which holds its previous value in one or more paths through the always construct File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable "Zahl2_r", which holds its previous value in one or more paths through the always construct File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 90
Info (10041): Inferred latch for "Zahl2_r[0]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[1]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[2]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[3]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[4]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[5]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[6]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[7]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[8]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[9]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[10]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[11]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[12]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[13]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[14]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl2_r[15]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[0]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[1]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[2]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[3]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[4]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[5]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[6]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[7]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[8]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[9]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[10]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[11]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[12]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[13]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[14]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (10041): Inferred latch for "Zahl1_r[15]" at datapath.v(108) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 108
Info (12128): Elaborating entity "alu" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 60
Info (12128): Elaborating entity "modulo_top" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v Line: 28
Info (12128): Elaborating entity "controller_modulo" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v Line: 39
Warning (10230): Verilog HDL assignment warning at controller_modulo.v(59): truncated value with size 4 to match size of target (3) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v Line: 59
Warning (10230): Verilog HDL assignment warning at controller_modulo.v(100): truncated value with size 4 to match size of target (3) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v Line: 100
Warning (10230): Verilog HDL assignment warning at controller_modulo.v(120): truncated value with size 4 to match size of target (3) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v Line: 120
Info (12128): Elaborating entity "datapath_modulo" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at datapath_modulo.v(30): object "running" assigned a value but never read File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable "Zahl1_r", which holds its previous value in one or more paths through the always construct File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable "Zahl2_r", which holds its previous value in one or more paths through the always construct File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 82
Warning (10230): Verilog HDL assignment warning at datapath_modulo.v(126): truncated value with size 16 to match size of target (1) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 126
Info (10041): Inferred latch for "Zahl2_r[0]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[1]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[2]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[3]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[4]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[5]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[6]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[7]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[8]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[9]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[10]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[11]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[12]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[13]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[14]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl2_r[15]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[0]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[1]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[2]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[3]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[4]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[5]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[6]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[7]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[8]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[9]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[10]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[11]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[12]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[13]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[14]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (10041): Inferred latch for "Zahl1_r[15]" at datapath_modulo.v(101) File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 101
Info (12128): Elaborating entity "alu_modulo" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_modulo:alu" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 56
Info (12128): Elaborating entity "logic_pll" for hierarchy "logic_pll:PLL" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "logic_pll:PLL|altpll:altpll_component" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "logic_pll:PLL|altpll:altpll_component" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 91
Info (12133): Instantiated megafunction "logic_pll:PLL|altpll:altpll_component" with the following parameter: File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=logic_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/logic_pll_altpll.v
    Info (12023): Found entity 1: logic_pll_altpll File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v Line: 30
Info (12128): Elaborating entity "logic_pll_altpll" for hierarchy "logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v Line: 78
Info (17049): 124 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 7
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Sun Mar  9 16:41:56 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


