#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 17 02:32:52 2019
# Process ID: 89368
# Current directory: /home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1
# Command line: vivado -log base_zynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_zynq_wrapper.tcl -notrace
# Log file: /home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper.vdi
# Journal file: /home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source base_zynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/adeswand/fpga_fs/fpga/vivado/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.539 ; gain = 0.000 ; free physical = 1619 ; free virtual = 3696
Command: link_design -top base_zynq_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_bram_ctrl_0_0/base_zynq_axi_bram_ctrl_0_0.dcp' for cell 'base_zynq_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_gpio_0_0/base_zynq_axi_gpio_0_0.dcp' for cell 'base_zynq_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_blk_mem_gen_0_0/base_zynq_blk_mem_gen_0_0.dcp' for cell 'base_zynq_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.dcp' for cell 'base_zynq_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.dcp' for cell 'base_zynq_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_xbar_0/base_zynq_xbar_0.dcp' for cell 'base_zynq_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_0/base_zynq_auto_pc_0.dcp' for cell 'base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_1/base_zynq_auto_pc_1.dcp' for cell 'base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1704.977 ; gain = 0.000 ; free physical = 1338 ; free virtual = 3430
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xdc] for cell 'base_zynq_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xdc] for cell 'base_zynq_i/processing_system7_0/inst'
Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_gpio_0_0/base_zynq_axi_gpio_0_0_board.xdc] for cell 'base_zynq_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_gpio_0_0/base_zynq_axi_gpio_0_0_board.xdc] for cell 'base_zynq_i/axi_gpio_0/U0'
Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_gpio_0_0/base_zynq_axi_gpio_0_0.xdc] for cell 'base_zynq_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_gpio_0_0/base_zynq_axi_gpio_0_0.xdc] for cell 'base_zynq_i/axi_gpio_0/U0'
Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0_board.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0_board.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_zynq_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.480 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2014.480 ; gain = 549.941 ; free physical = 1211 ; free virtual = 3327
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2048.504 ; gain = 34.023 ; free physical = 1207 ; free virtual = 3324

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab939a78

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2398.496 ; gain = 349.992 ; free physical = 795 ; free virtual = 2926

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1158485d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 659 ; free virtual = 2790
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 70 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 6be9a644

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 659 ; free virtual = 2790
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 99 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: def0f1a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 658 ; free virtual = 2790
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 324 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: def0f1a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 658 ; free virtual = 2790
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: def0f1a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 658 ; free virtual = 2789
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 72057849

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 658 ; free virtual = 2789
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              70  |                                              0  |
|  Constant propagation         |              31  |              99  |                                              0  |
|  Sweep                        |               4  |             324  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 657 ; free virtual = 2789
Ending Logic Optimization Task | Checksum: 14f82c4ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2556.434 ; gain = 0.000 ; free physical = 657 ; free virtual = 2789

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.402 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 14f82c4ff

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 642 ; free virtual = 2779
Ending Power Optimization Task | Checksum: 14f82c4ff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2893.242 ; gain = 336.809 ; free physical = 646 ; free virtual = 2783

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14f82c4ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 646 ; free virtual = 2783

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 646 ; free virtual = 2783
Ending Netlist Obfuscation Task | Checksum: 14f82c4ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 646 ; free virtual = 2783
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2893.242 ; gain = 878.762 ; free physical = 646 ; free virtual = 2783
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 646 ; free virtual = 2783
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 639 ; free virtual = 2779
INFO: [Common 17-1381] The checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_zynq_wrapper_drc_opted.rpt -pb base_zynq_wrapper_drc_opted.pb -rpx base_zynq_wrapper_drc_opted.rpx
Command: report_drc -file base_zynq_wrapper_drc_opted.rpt -pb base_zynq_wrapper_drc_opted.pb -rpx base_zynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 637 ; free virtual = 2778
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 635 ; free virtual = 2777
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb867abd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 635 ; free virtual = 2777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 635 ; free virtual = 2777

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128908dfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 628 ; free virtual = 2772

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 159ad6f0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 622 ; free virtual = 2768

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 159ad6f0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 622 ; free virtual = 2768
Phase 1 Placer Initialization | Checksum: 159ad6f0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 621 ; free virtual = 2768

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21a20d10b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 618 ; free virtual = 2765

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 61 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 28 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 595 ; free virtual = 2744

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             28  |                    28  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             28  |                    28  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13e98e924

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 596 ; free virtual = 2745
Phase 2.2 Global Placement Core | Checksum: cd898a20

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 596 ; free virtual = 2745
Phase 2 Global Placement | Checksum: cd898a20

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 596 ; free virtual = 2746

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11bd65d3c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 596 ; free virtual = 2746

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ca16df4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 593 ; free virtual = 2744

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ebb17e4d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 593 ; free virtual = 2744

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f17d80ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 593 ; free virtual = 2744

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 115524f1a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 591 ; free virtual = 2742

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15a1f6191

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 591 ; free virtual = 2742

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1545b6804

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 591 ; free virtual = 2742
Phase 3 Detail Placement | Checksum: 1545b6804

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 591 ; free virtual = 2742

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21170d75b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21170d75b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 589 ; free virtual = 2741
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.847. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a2a38023

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 589 ; free virtual = 2741
Phase 4.1 Post Commit Optimization | Checksum: 1a2a38023

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 589 ; free virtual = 2741

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2a38023

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 590 ; free virtual = 2741

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a2a38023

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 590 ; free virtual = 2741

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 590 ; free virtual = 2741
Phase 4.4 Final Placement Cleanup | Checksum: fadda749

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 590 ; free virtual = 2741
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fadda749

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 590 ; free virtual = 2741
Ending Placer Task | Checksum: da232601

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 592 ; free virtual = 2743
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 607 ; free virtual = 2758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 607 ; free virtual = 2758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 593 ; free virtual = 2750
INFO: [Common 17-1381] The checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file base_zynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 591 ; free virtual = 2745
INFO: [runtcl-4] Executing : report_utilization -file base_zynq_wrapper_utilization_placed.rpt -pb base_zynq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_zynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 603 ; free virtual = 2757
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 577 ; free virtual = 2731
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 564 ; free virtual = 2723
INFO: [Common 17-1381] The checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d767567f ConstDB: 0 ShapeSum: 2bbcf82 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 178aba5e9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 444 ; free virtual = 2601
Post Restoration Checksum: NetGraph: cbf6f3d9 NumContArr: acb4b210 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 178aba5e9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 443 ; free virtual = 2601

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 178aba5e9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 411 ; free virtual = 2569

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 178aba5e9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 411 ; free virtual = 2569
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b23d7878

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 400 ; free virtual = 2559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.826 | TNS=0.000  | WHS=-0.303 | THS=-38.016|

Phase 2 Router Initialization | Checksum: 19950c833

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 399 ; free virtual = 2557

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2656
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2656
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 229e025b6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 400 ; free virtual = 2558

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.347  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19ebaa81c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 397 ; free virtual = 2555
Phase 4 Rip-up And Reroute | Checksum: 19ebaa81c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 397 ; free virtual = 2555

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1580f0d9d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1580f0d9d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1580f0d9d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553
Phase 5 Delay and Skew Optimization | Checksum: 1580f0d9d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 163990445

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.462  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1442bc00e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553
Phase 6 Post Hold Fix | Checksum: 1442bc00e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.383763 %
  Global Horizontal Routing Utilization  = 0.534905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20a104e42

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2553

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20a104e42

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 392 ; free virtual = 2550

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21ddcb9c9

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 392 ; free virtual = 2550

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.462  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21ddcb9c9

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 392 ; free virtual = 2551
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 429 ; free virtual = 2588

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 429 ; free virtual = 2588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 429 ; free virtual = 2588
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 415 ; free virtual = 2580
INFO: [Common 17-1381] The checkpoint '/home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_zynq_wrapper_drc_routed.rpt -pb base_zynq_wrapper_drc_routed.pb -rpx base_zynq_wrapper_drc_routed.rpx
Command: report_drc -file base_zynq_wrapper_drc_routed.rpt -pb base_zynq_wrapper_drc_routed.pb -rpx base_zynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2952.609 ; gain = 59.367 ; free physical = 423 ; free virtual = 2583
INFO: [runtcl-4] Executing : report_methodology -file base_zynq_wrapper_methodology_drc_routed.rpt -pb base_zynq_wrapper_methodology_drc_routed.pb -rpx base_zynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_zynq_wrapper_methodology_drc_routed.rpt -pb base_zynq_wrapper_methodology_drc_routed.pb -rpx base_zynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/adeswand/ameyarepo/workspace/fpga/proj/base_zynq/base_zynq.runs/impl_1/base_zynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2952.609 ; gain = 0.000 ; free physical = 419 ; free virtual = 2580
INFO: [runtcl-4] Executing : report_power -file base_zynq_wrapper_power_routed.rpt -pb base_zynq_wrapper_power_summary_routed.pb -rpx base_zynq_wrapper_power_routed.rpx
Command: report_power -file base_zynq_wrapper_power_routed.rpt -pb base_zynq_wrapper_power_summary_routed.pb -rpx base_zynq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file base_zynq_wrapper_route_status.rpt -pb base_zynq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_zynq_wrapper_timing_summary_routed.rpt -pb base_zynq_wrapper_timing_summary_routed.pb -rpx base_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_zynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_zynq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file base_zynq_wrapper_bus_skew_routed.rpt -pb base_zynq_wrapper_bus_skew_routed.pb -rpx base_zynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force base_zynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_zynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3148.496 ; gain = 195.887 ; free physical = 393 ; free virtual = 2552
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 02:37:52 2019...
