library ieee;
use ieee.std_logic_1164.all;

entity bit7shift is
    port (
        A: in std_logic_vector(8 downto 0);
        op: out std_logic_vector(15 downto 0)
    ) ;
end bit7shift;

architecture a1 of bit7shift is
begin
shifter : process( A(9 downto 0))
variable temp : std_logic_vector(15 downto 0);
begin
temp := A&"0000000";
op <=temp(15 downto 0);


end process ; 
end a1 ;
