S. Aritome. 2013. NAND flash innovations. IEEE Solid-State Circ. 5, 4 (2013), 21--29.
M. Asadi, X. Huang, A. Kavcic, and N. P. Santhanam. 2014. Optimal detector for multilevel NAND flash memory channels with intercell interference. IEEE J. Selec. Areas Commun. 32, 5 (May 2014), 825--835.
A. Berman and Y. Birk. 2011. Constrained flash memory programming. In Proceedings of the IEEE International Symposium on Information Theory (ISIT). 2128--2132.
R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti. 2003. Introduction to flash memory. Proc. IEEE 91, 4 (Apr. 2003), 489--502.
Yu Cai , Erich F. Haratsch , Onur Mutlu , Ken Mai, Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
M. Calabrese, C. Miccoli, C. Compagnoni, L. Chiavarone, S. Beltrami, A. Parisi, S. Bartolone, A. L. Lacaita, A. S. Spinelli, and A. Visconti. 2013. Accelerated reliability testing of flash memory: Accuracy and issues on a 45nm NOR technology. In Proceedings of the International Conference on IC Design Technology (ICICDT). IEEE, 37--40.
R.-A. Cernea, L. Pham, F. Moogat, S. Chan, B. Le, Y. Li, S. Tsao, T.-Y. Tseng, K. Nguyen, J. Li, J. Hu, J. H. Yuh, C. Hsu, F. Zhang, T. Kamei, H. Nasu, P. Kliza, K. Htoo, J. Lutze, Y. Dong, M. Higashitani, J. Yang, H.-S. Lin, V. Sakhamuri, A. Li, F. Pan, S. Yadala, S. Taigor, K. Pradhan, J. Lan, J. Chan, T. Abe, Y. Fukuda, H. Mukai, K. Kawakami, C. Liang, T. Ip, S.-F. Chang, J. Lakshmipathi, S. Huynh, D. Pantelakis, M. Mofidi, and K. Quader. 2009. A 34 MB/s MLC write throughput 16Gb NAND with all bit line architecture on 56nm technology. IEEE J. Solid-State Circ. 44, 1 (2009), 186--194.
C. Compagnoni, M. Ghidotti, A. L. Lacaita, A. S. Spinelli, and A. Visconti. 2009. Random telegraph noise effect on the programmed threshold-voltage distribution of flash memories. IEEE Electron. Device Lett. 30, 9 (2009), 984--986.
Guiqiang Dong , Shu Li , Tong Zhang, Using data postcompensation and predistortion to tolerate cell-to-cell interference in MLC NAND flash memory, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.10, p.2718-2728, October 2010[doi>10.1109/TCSI.2010.2046966]
R. Frickey. 2012. Data integrity on 20nm SSDs. In Proceedings of the Flash Memory Summit. 13.
Jun Jin Kong , Hongrak Son , Jaejin Lee , Jaehong Kim , Kyoung Lae Cho , B. V.  K. Vijaya Kumar , Yongjune Kim, Modulation coding for flash memories, Proceedings of the 2013 International Conference on Computing, Networking and Communications (ICNC), p.961-967, January 28-31, 2013[doi>10.1109/ICCNC.2013.6504220]
Dong-Hwan Lee , Wonyong Sung, Least Squares Based Coupling Cancelation for MLC NAND Flash Memory with a Small Number of Voltage Sensing Operations, Journal of Signal Processing Systems, v.71 n.3, p.189-200, June      2013[doi>10.1007/s11265-012-0716-0]
J.-D. Lee, S.-H. Hur, and J.-D. Choi. 2002. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron. Device Lett. 23, 5 (2002), 264--266.
S. Lee. 2012. Scaling challenges in NAND flash device toward 10nm technology. In Proceedings of the IEEE International Memory Workshop (IMW). 1--4.
D.-H. Lee and W. Sung. 2012. Least squares based cell-to-cell interference cancelation technique for multi-level cell NAND flash memory. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP). 1601--1604.
Yan Li , Khandker Quader, NAND Flash Memory: Challenges and Opportunities, Computer, v.46 n.8, p.23-29, August 2013[doi>10.1109/MC.2013.190]
N. Mielke, H. Belgal, A. Fazio, Q. Meng, and N. Righos. 2006. Recovery effects in the distributed cycling of flash memories. In Proceedings of the 44th Annual IEEE International Reliability Physics Symposium. IEEE, 29--35.
N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu. 2004. Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling. IEEE Trans. Device Mater. Reliab. 4, 3 (2004), 335--344.
J. Moon, J. No, S. Lee, S. Kim, S. Choi, and Y. Song. 2013. Statistical characterization of noise and interference in NAND flash memory. IEEE Trans. Circuits Syst. I: Regular Papers 60, 8 (2013), 2153--2164.
R. Motwani. 2011. Hierarchical constrained coding for floating-gate to floating-gate coupling mitigation in flash memory. In Proceedings of the IEEE Global Telecommunications Conference (GLOBECOM). 1--5.
Nikolaos Papandreou , Thomas Parnell , Haralampos Pozidis , Thomas Mittelholzer , Evangelos Eleftheriou , Charles Camp , Thomas Griffin , Gary Tressler , Andrew Walls, Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems, Proceedings of the 24th edition of the great lakes symposium on VLSI, May 21-23, 2014, Houston, Texas, USA[doi>10.1145/2591513.2591594]
B. Park, S. Cho, M. Park, S. Park, Y. Lee, M. K. Cho, K.-O. Ahn, G. Bae, and S. Park. 2012. Challenges and limitations of NAND flash memory devices based on floating gates. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 420--423.
D. Park and J. Lee. 2011. Floating-gate coupling canceller for multi-level cell NAND flash. Magnet. IEEE Trans. 47, 3 (2011), 624--628. DOI:http://dx.doi.org/10.1109/TMAG.2010.2101054
K.-T. Park, M. Kang, D. Kim, S.-W. Hwang, B. Y. Choi, Y.-T. Lee, C. Kim, and K. Kim. 2008. A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories. IEEE J. Solid-State Circ. 43, 4 (2008), 919--928.
B. Peleato, R. Agarwal, J. Cioffi, M. Qin, and P. Siegel. 2012. Towards minimizing read time for NAND flash. In Proceedings of the IEEE Global Communications Conference (GLOBECOM). 3219--3224.
F. Sala, R. Gabrys, and L. Dolecek. 2013. Dynamic threshold schemes for multi-level non-volatile memories. IEEE Trans. Commun. 61, 7 (2013), 2624--2634.
H. Shim, S.-S. Lee, B. Kim, N. Lee, D. Kim, H. Kim, B. Ahn, Y. Hwang, H. Lee, J. Kim, Y. Lee, H. Lee, J. Lee, S. Chang, J. Yang, S. Park, S. Aritome, S. Lee, K.-O. Ahn, G. Bae, and Y. Yang. 2011. Highly reliable 26nm 64Gb MLC E2NAND (embedded-ECC & enhanced-efficiency) flash memory with MSP (memory signal processing) controller. In Proceedings of the Symposium on VLSI Technology (VLSIT). 216--217.
B. Shin, C. Seol, J.-S. Chung, and J. J. Kong. 2012. Error control coding and signal processing for flash memories. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 409--412.
P. Tanduo, L. Cola, S. Testa, M. Menchise, and A. Mervic. 2006. Read disturb in flash memories: Reliability case. Microelectron. Reliab. 46 (2006), 1439--1444.
Guanying Wu , Xubin He , Ningde Xie , Tong Zhang, Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2489792]
S. Yamada, Y. Hiura, T. Yamane, K. Amemiya, Y. Ohshima, and K. Yoshikawa. 1993. Degradation mechanism of flash EEPROM programming after program/erase cycles. In Proceedings of the International Electron Devices Meeting (IEDM). 23--26.
