// Seed: 1660417538
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = 1'b0 ? (1) : id_2;
  type_5(
      id_0, id_1 & id_0
  );
endmodule
