{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564351936598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564351936609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 18:12:16 2019 " "Processing started: Sun Jul 28 18:12:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564351936609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351936609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351936610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564351937497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564351937497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948459 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351948459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC_module-a " "Found design unit 1: VGA_SYNC_module-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/VGA_SYNC.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948483 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC_module " "Found entity 1: VGA_SYNC_module" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/VGA_SYNC.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351948483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115_TOP-structural " "Found design unit 1: DE2_115_TOP-structural" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948489 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_TOP " "Found entity 1: DE2_115_TOP" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351948489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_TOP " "Elaborating entity \"DE2_115_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564351948589 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SMA_CLKOUT DE2_115_TOP.vhd(24) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(24): used implicit default value for signal \"SMA_CLKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948593 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115_TOP.vhd(41) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(41): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948594 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE2_115_TOP.vhd(42) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(42): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948594 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS DE2_115_TOP.vhd(46) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(46): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948595 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE2_115_TOP.vhd(49) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(49): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948595 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115_TOP.vhd(53) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(53): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948596 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN DE2_115_TOP.vhd(54) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(54): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948596 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115_TOP.vhd(55) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(55): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948596 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS DE2_115_TOP.vhd(56) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(56): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948596 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115_TOP.vhd(57) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(57): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948597 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE2_115_TOP.vhd(73) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(73): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948597 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR DE2_115_TOP.vhd(81) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(81): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948598 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N DE2_115_TOP.vhd(83) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(83): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948599 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N DE2_115_TOP.vhd(84) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(84): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948599 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N DE2_115_TOP.vhd(85) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(85): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948599 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N DE2_115_TOP.vhd(86) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(86): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948599 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N DE2_115_TOP.vhd(87) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(87): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948600 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE2_115_TOP.vhd(94) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(94): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948600 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE2_115_TOP.vhd(96) " "VHDL Signal Declaration warning at DE2_115_TOP.vhd(96): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351948600 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard DE2_115_TOP.vhd(164) " "VHDL Process Statement warning at DE2_115_TOP.vhd(164): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351948603 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_intd16 DE2_115_TOP.vhd(164) " "VHDL Process Statement warning at DE2_115_TOP.vhd(164): signal \"pixel_row_intd16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351948603 "|DE2_115_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_intd16 DE2_115_TOP.vhd(164) " "VHDL Process Statement warning at DE2_115_TOP.vhd(164): signal \"pixel_column_intd16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351948604 "|DE2_115_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC_module VGA_SYNC_module:U1 " "Elaborating entity \"VGA_SYNC_module\" for hierarchy \"VGA_SYNC_module:U1\"" {  } { { "DE2_115_TOP.vhd" "U1" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564351948651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC_module:U1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\"" {  } { { "VGA_SYNC.VHD" "video_PLL_inst" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/VGA_SYNC.VHD" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564351948677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564351948871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564351948898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564351948899 ""}  } { { "video_PLL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564351948899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dp72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dp72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dp72 " "Found entity 1: altpll_dp72" {  } { { "db/altpll_dp72.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/db/altpll_dp72.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351948998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351948998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dp72 VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_dp72:auto_generated " "Elaborating entity \"altpll_dp72\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_dp72:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564351949000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game_logic.vhd 3 1 " "Using design file game_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 board_pkg " "Found design unit 1: board_pkg" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351949048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_logic-behavioral " "Found design unit 2: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351949048 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564351949048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564351949048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:U2 " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:U2\"" {  } { { "DE2_115_TOP.vhd" "U2" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564351949052 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "score game_logic.vhd(19) " "VHDL Signal Declaration warning at game_logic.vhd(19): used implicit default value for signal \"score\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564351949053 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_poly game_logic.vhd(39) " "VHDL Signal Declaration warning at game_logic.vhd(39): used explicit default value for signal \"w_poly\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564351949054 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(83) " "VHDL Process Statement warning at game_logic.vhd(83): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949055 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(85) " "VHDL Process Statement warning at game_logic.vhd(85): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949055 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(87) " "VHDL Process Statement warning at game_logic.vhd(87): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949056 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(89) " "VHDL Process Statement warning at game_logic.vhd(89): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949056 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(91) " "VHDL Process Statement warning at game_logic.vhd(91): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949056 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(93) " "VHDL Process Statement warning at game_logic.vhd(93): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949056 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr game_logic.vhd(95) " "VHDL Process Statement warning at game_logic.vhd(95): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949056 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(277) " "VHDL Process Statement warning at game_logic.vhd(277): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(278) " "VHDL Process Statement warning at game_logic.vhd(278): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(279) " "VHDL Process Statement warning at game_logic.vhd(279): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(280) " "VHDL Process Statement warning at game_logic.vhd(280): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(281) " "VHDL Process Statement warning at game_logic.vhd(281): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(282) " "VHDL Process Statement warning at game_logic.vhd(282): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(283) " "VHDL Process Statement warning at game_logic.vhd(283): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(284) " "VHDL Process Statement warning at game_logic.vhd(284): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(285) " "VHDL Process Statement warning at game_logic.vhd(285): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(286) " "VHDL Process Statement warning at game_logic.vhd(286): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(288) " "VHDL Process Statement warning at game_logic.vhd(288): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949084 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(289) " "VHDL Process Statement warning at game_logic.vhd(289): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(290) " "VHDL Process Statement warning at game_logic.vhd(290): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(291) " "VHDL Process Statement warning at game_logic.vhd(291): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(292) " "VHDL Process Statement warning at game_logic.vhd(292): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(293) " "VHDL Process Statement warning at game_logic.vhd(293): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(294) " "VHDL Process Statement warning at game_logic.vhd(294): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(295) " "VHDL Process Statement warning at game_logic.vhd(295): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(296) " "VHDL Process Statement warning at game_logic.vhd(296): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(297) " "VHDL Process Statement warning at game_logic.vhd(297): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949085 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempboard game_logic.vhd(245) " "VHDL Process Statement warning at game_logic.vhd(245): inferring latch(es) for signal or variable \"tempboard\", which holds its previous value in one or more paths through the process" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 245 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1564351949170 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameboard game_logic.vhd(410) " "VHDL Process Statement warning at game_logic.vhd(410): signal \"gameboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949171 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_block game_logic.vhd(414) " "VHDL Process Statement warning at game_logic.vhd(414): signal \"new_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949171 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_block game_logic.vhd(421) " "VHDL Process Statement warning at game_logic.vhd(421): signal \"new_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949178 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_block game_logic.vhd(428) " "VHDL Process Statement warning at game_logic.vhd(428): signal \"new_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949184 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_block game_logic.vhd(435) " "VHDL Process Statement warning at game_logic.vhd(435): signal \"new_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949191 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_block game_logic.vhd(442) " "VHDL Process Statement warning at game_logic.vhd(442): signal \"new_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949201 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_block game_logic.vhd(449) " "VHDL Process Statement warning at game_logic.vhd(449): signal \"new_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564351949208 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[30\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[30\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[29\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[29\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[28\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[28\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[27\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[27\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[26\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[26\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[25\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[25\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[24\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[24\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949372 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[23\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[23\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[22\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[22\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[21\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[21\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[20\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[20\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[19\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[19\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[18\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[18\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[17\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[17\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[16\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[16\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949373 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[15\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[15\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[14\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[14\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[13\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[13\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[12\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[12\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[11\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[11\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[10\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[10\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[9\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[9\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[8\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[8\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[7\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[7\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949374 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[6\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[6\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[5\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[5\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[4\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[4\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[3\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[3\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[2\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[2\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[1\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[1\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tempboard\[0\]\[10\] game_logic.vhd(248) " "Using initial value X (don't care) for net \"tempboard\[0\]\[10\]\" at game_logic.vhd(248)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949375 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949641 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949641 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949641 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949641 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949641 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949641 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[0\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[0\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949642 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[1\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[1\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949643 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[2\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[2\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949644 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[3\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[3\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949645 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[4\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[4\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949646 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[5\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[5\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949647 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[6\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[6\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949648 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[7\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[7\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949649 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[8\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[8\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949650 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[9\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[9\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949651 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[10\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[10\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949652 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[11\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[11\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949653 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[12\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[12\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949654 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[13\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[13\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949655 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[14\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[14\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949656 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[15\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[15\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949657 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[16\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[16\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949658 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[17\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[17\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949659 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[18\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[18\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949660 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[19\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[19\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949661 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[20\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[20\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949662 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[21\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[21\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949663 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[22\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[22\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949664 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[23\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[23\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949665 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[24\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[24\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949666 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[25\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[25\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[26\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[26\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949667 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[27\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[27\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949668 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[28\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[28\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949669 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949670 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[29\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[29\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[0\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[0\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[1\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[1\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[2\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[2\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[3\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[3\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[4\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[4\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[5\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[5\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949671 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[6\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[6\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949672 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[7\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[7\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949672 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[8\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[8\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949672 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempboard\[30\]\[9\] game_logic.vhd(250) " "Inferred latch for \"tempboard\[30\]\[9\]\" at game_logic.vhd(250)" {  } { { "game_logic.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351949672 "|DE2_115_TOP|game_logic:U2"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1564351950070 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 bcd_seven " "Node instance \"U3\" instantiates undefined entity \"bcd_seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE2_115_TOP.vhd" "U3" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 201 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1564351950407 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 bcd_seven " "Node instance \"U4\" instantiates undefined entity \"bcd_seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE2_115_TOP.vhd" "U4" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 206 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1564351950407 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U5 bcd_seven " "Node instance \"U5\" instantiates undefined entity \"bcd_seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE2_115_TOP.vhd" "U5" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 211 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1564351950407 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U6 bcd_seven " "Node instance \"U6\" instantiates undefined entity \"bcd_seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE2_115_TOP.vhd" "U6" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1564351950407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 92 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564351950683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 28 18:12:30 2019 " "Processing ended: Sun Jul 28 18:12:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564351950683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564351950683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564351950683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564351950683 ""}
