
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 30 2025 21:02:27 EET (Nov 30 2025 19:02:27 UTC)

// Verification Directory /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/ 

module bmux(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, z);
  input [2:0] ctl;
  input in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;
  output z;
  wire [2:0] ctl;
  wire in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;
  wire z;
  CDN_bmux8 g1(.sel0 (ctl[0]), .data0 (in_0), .data1 (in_1), .sel1
       (ctl[1]), .data2 (in_2), .data3 (in_3), .sel2 (ctl[2]), .data4
       (in_4), .data5 (in_5), .data6 (in_6), .data7 (in_7), .z (z));
endmodule

module add_unsigned(A, B, Z);
  input [1:0] A;
  input B;
  output [1:0] Z;
  wire [1:0] A;
  wire B;
  wire [1:0] Z;
  wire n_7, n_12, n_16;
  xor g1 (Z[0], A[0], B);
  nand g2 (n_7, A[0], B);
  xnor g12 (Z[1], n_12, n_16);
  not g15 (n_12, n_7);
  not g16 (n_16, A[1]);
endmodule

module sub_unsigned(A, B, Z);
  input [3:0] A;
  input [2:0] B;
  output [2:0] Z;
  wire [3:0] A;
  wire [2:0] B;
  wire [2:0] Z;
  wire n_12, n_13, n_14, n_17, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_29, n_30, n_31;
  not g2 (n_12, B[2]);
  not g3 (n_13, B[1]);
  not g4 (n_14, B[0]);
  xor g6 (n_31, A[0], n_14);
  nand g9 (n_20, n_17, B[0]);
  nor g10 (n_19, A[1], n_13);
  nand g11 (n_22, A[1], n_13);
  nor g12 (n_24, A[2], n_12);
  nand g13 (n_27, A[2], n_12);
  not g14 (n_21, n_19);
  nand g15 (n_23, n_20, n_21);
  nand g16 (n_25, n_22, n_23);
  not g17 (n_26, n_24);
  nand g20 (n_29, n_21, n_22);
  xnor g21 (Z[1], n_20, n_29);
  nand g22 (n_30, n_26, n_27);
  xnor g23 (Z[2], n_25, n_30);
  not g25 (n_17, A[0]);
  not g26 (Z[0], n_31);
endmodule

module geq_unsigned(A, B, Z);
  input [7:0] A;
  input [1:0] B;
  output Z;
  wire [7:0] A;
  wire [1:0] B;
  wire Z;
  wire n_34, n_37, n_39, n_40, n_41, n_42, n_43, n_62;
  wire n_64, n_66, n_68, n_69, n_75, n_77, n_78, n_80;
  wire n_88;
  not g8 (n_34, B[1]);
  nand g14 (n_40, n_37, B[0]);
  nor g15 (n_39, A[1], n_34);
  nand g16 (n_42, A[1], n_34);
  not g29 (n_41, n_39);
  nand g30 (n_43, n_40, n_41);
  nand g31 (n_62, n_42, n_43);
  nor g34 (n_66, A[2], A[3]);
  nor g38 (n_68, A[4], A[5]);
  nor g42 (n_75, A[6], A[7]);
  nand g48 (n_78, n_66, n_64);
  not g56 (n_77, n_75);
  nor g57 (n_88, n_69, n_77);
  nand g69 (Z, n_88, n_80);
  not g94 (n_37, A[0]);
  not g96 (n_69, n_68);
  not g97 (n_64, n_62);
  not g98 (n_80, n_78);
endmodule

module leq_unsigned(A, B, Z);
  input [7:0] A;
  input [2:0] B;
  output Z;
  wire [7:0] A;
  wire [2:0] B;
  wire Z;
  wire n_13, n_33, n_34, n_37, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_47, n_49, n_62, n_65, n_66, n_67;
  wire n_71, n_73, n_78, n_86, n_87;
  not g2 (Z, n_13);
  not g7 (n_33, A[2]);
  not g8 (n_34, A[1]);
  nand g14 (n_40, n_37, A[0]);
  nor g15 (n_39, B[1], n_34);
  nand g16 (n_42, B[1], n_34);
  nor g17 (n_49, B[2], n_33);
  nand g18 (n_44, B[2], n_33);
  not g29 (n_41, n_39);
  nand g30 (n_43, n_40, n_41);
  nand g31 (n_62, n_42, n_43);
  nor g32 (n_47, n_44, A[3]);
  nor g35 (n_65, n_49, A[3]);
  nor g39 (n_71, A[4], A[5]);
  nor g43 (n_73, A[6], A[7]);
  nand g47 (n_67, n_65, n_62);
  nand g48 (n_78, n_66, n_67);
  nand g58 (n_86, n_71, n_73);
  not g67 (n_87, n_86);
  nand g68 (n_13, n_78, n_87);
  not g88 (n_37, B[0]);
  not g90 (n_66, n_47);
endmodule

module leq_unsigned_37(A, B, Z);
  input [7:0] A;
  input [5:0] B;
  output Z;
  wire [7:0] A;
  wire [5:0] B;
  wire Z;
  wire n_30, n_31, n_32, n_33, n_34, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_62;
  wire n_65, n_66, n_67, n_68, n_71, n_73, n_74, n_76;
  wire n_78, n_86, n_87, n_88, n_89;
  not g4 (n_30, A[5]);
  not g5 (n_31, A[4]);
  not g6 (n_32, A[3]);
  not g7 (n_33, A[2]);
  not g8 (n_34, A[1]);
  nand g14 (n_40, n_37, A[0]);
  nor g15 (n_39, B[1], n_34);
  nand g16 (n_42, B[1], n_34);
  nor g17 (n_49, B[2], n_33);
  nand g18 (n_44, B[2], n_33);
  nor g19 (n_45, B[3], n_32);
  nand g20 (n_46, B[3], n_32);
  nor g21 (n_55, B[4], n_31);
  nand g22 (n_50, B[4], n_31);
  nor g23 (n_51, B[5], n_30);
  nand g24 (n_52, B[5], n_30);
  not g29 (n_41, n_39);
  nand g30 (n_43, n_40, n_41);
  nand g31 (n_62, n_42, n_43);
  nor g32 (n_47, n_44, n_45);
  not g33 (n_48, n_46);
  nor g34 (n_66, n_47, n_48);
  nor g35 (n_65, n_49, n_45);
  nor g36 (n_53, n_50, n_51);
  not g37 (n_54, n_52);
  nor g38 (n_68, n_53, n_54);
  nor g39 (n_71, n_55, n_51);
  nor g43 (n_73, A[6], A[7]);
  nand g47 (n_67, n_65, n_62);
  nand g48 (n_78, n_66, n_67);
  not g54 (n_74, n_73);
  nor g55 (n_76, n_68, n_74);
  nand g58 (n_86, n_71, n_73);
  not g67 (n_87, n_86);
  nand g68 (n_89, n_78, n_87);
  nand g69 (Z, n_88, n_89);
  not g88 (n_37, B[0]);
  not g90 (n_88, n_76);
endmodule

module gt_unsigned(A, B, Z);
  input [7:0] A;
  input [5:0] B;
  output Z;
  wire [7:0] A;
  wire [5:0] B;
  wire Z;
  wire n_30, n_31, n_32, n_33, n_34, n_36, n_37, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_62, n_65, n_66, n_67, n_68, n_71, n_73, n_74;
  wire n_76, n_78, n_86, n_87, n_88, n_89;
  not g4 (n_30, A[5]);
  not g5 (n_31, A[4]);
  not g6 (n_32, A[3]);
  not g7 (n_33, A[2]);
  not g8 (n_34, A[1]);
  not g10 (Z, n_36);
  nand g14 (n_40, n_37, A[0]);
  nor g15 (n_39, B[1], n_34);
  nand g16 (n_42, B[1], n_34);
  nor g17 (n_49, B[2], n_33);
  nand g18 (n_44, B[2], n_33);
  nor g19 (n_45, B[3], n_32);
  nand g20 (n_46, B[3], n_32);
  nor g21 (n_55, B[4], n_31);
  nand g22 (n_50, B[4], n_31);
  nor g23 (n_51, B[5], n_30);
  nand g24 (n_52, B[5], n_30);
  not g29 (n_41, n_39);
  nand g30 (n_43, n_40, n_41);
  nand g31 (n_62, n_42, n_43);
  nor g32 (n_47, n_44, n_45);
  not g33 (n_48, n_46);
  nor g34 (n_66, n_47, n_48);
  nor g35 (n_65, n_49, n_45);
  nor g36 (n_53, n_50, n_51);
  not g37 (n_54, n_52);
  nor g38 (n_68, n_53, n_54);
  nor g39 (n_71, n_55, n_51);
  nor g43 (n_73, A[6], A[7]);
  nand g47 (n_67, n_65, n_62);
  nand g48 (n_78, n_66, n_67);
  not g54 (n_74, n_73);
  nor g55 (n_76, n_68, n_74);
  nand g58 (n_86, n_71, n_73);
  not g67 (n_87, n_86);
  nand g68 (n_89, n_78, n_87);
  nand g69 (n_36, n_88, n_89);
  not g88 (n_37, B[0]);
  not g90 (n_88, n_76);
endmodule

module add_unsigned_44(A, B, Z);
  input [3:0] A;
  input B;
  output [3:0] Z;
  wire [3:0] A;
  wire B;
  wire [3:0] Z;
  wire n_11, n_18, n_21, n_28, n_30, n_34, n_35, n_37;
  wire n_38;
  xor g1 (Z[0], A[0], B);
  nand g2 (n_11, A[0], B);
  nand g13 (n_21, n_18, A[1]);
  nand g20 (n_30, n_28, A[2]);
  xnor g25 (Z[1], n_18, n_34);
  xnor g27 (Z[2], n_28, n_35);
  xnor g30 (Z[3], n_37, n_38);
  not g35 (n_18, n_11);
  not g36 (n_34, A[1]);
  not g37 (n_35, A[2]);
  not g38 (n_38, A[3]);
  not g39 (n_28, n_21);
  not g40 (n_37, n_30);
endmodule

module lt_unsigned(A, B, Z);
  input [3:0] A, B;
  output Z;
  wire [3:0] A, B;
  wire Z;
  wire n_16, n_17, n_18, n_20, n_21, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_37, n_38, n_39;
  not g2 (n_16, B[3]);
  not g3 (n_17, B[2]);
  not g4 (n_18, B[1]);
  not g6 (Z, n_20);
  nand g10 (n_24, n_21, B[0]);
  nor g11 (n_23, A[1], n_18);
  nand g12 (n_26, A[1], n_18);
  nor g13 (n_33, A[2], n_17);
  nand g14 (n_28, A[2], n_17);
  nor g15 (n_29, A[3], n_16);
  nand g16 (n_30, A[3], n_16);
  not g17 (n_25, n_23);
  nand g18 (n_27, n_24, n_25);
  nand g19 (n_34, n_26, n_27);
  nor g20 (n_31, n_28, n_29);
  not g21 (n_32, n_30);
  nor g22 (n_38, n_31, n_32);
  nor g23 (n_37, n_33, n_29);
  nand g27 (n_39, n_37, n_34);
  nand g28 (n_20, n_38, n_39);
  not g37 (n_21, A[0]);
endmodule

module bmux_49(ctl, in_0, in_1, z);
  input ctl;
  input [3:0] in_0, in_1;
  output [3:0] z;
  wire ctl;
  wire [3:0] in_0, in_1;
  wire [3:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[3]), .data1 (in_1[3]), .z
       (z[3]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g4(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module bmux_47(ctl, in_0, in_1, z);
  input ctl, in_0, in_1;
  output z;
  wire ctl, in_0, in_1;
  wire z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0), .data1 (in_1), .z (z));
endmodule

module bmux_56(ctl, in_0, in_1, z);
  input ctl;
  input [1:0] in_0, in_1;
  output [1:0] z;
  wire ctl;
  wire [1:0] in_0, in_1;
  wire [1:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module case_box(in_0, out_0);
  input [2:0] in_0;
  output [7:0] out_0;
  wire [2:0] in_0;
  wire [7:0] out_0;
  wire n_25, n_27, n_39, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67;
  nand g1 (n_25, n_60, n_61, n_62);
  nand g2 (n_27, n_60, n_61, in_0[0]);
  nand g3 (n_63, n_60, in_0[1], n_62);
  nand g4 (n_64, n_60, in_0[1], in_0[0]);
  nand g5 (n_65, in_0[2], n_61, n_62);
  nand g6 (n_66, in_0[2], n_61, in_0[0]);
  nand g7 (n_67, in_0[2], in_0[1], n_62);
  nand g8 (n_39, in_0[2], in_0[1], in_0[0]);
  not g9 (out_0[7], n_25);
  not g10 (out_0[6], n_27);
  not g11 (out_0[5], n_63);
  not g12 (out_0[4], n_64);
  not g13 (out_0[3], n_65);
  not g14 (out_0[2], n_66);
  not g15 (out_0[1], n_67);
  not g16 (out_0[0], n_39);
  not g17 (n_60, in_0[2]);
  not g18 (n_61, in_0[1]);
  not g19 (n_62, in_0[0]);
endmodule

module mux(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, z);
  input [7:0] ctl;
  input [2:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;
  output [2:0] z;
  wire [7:0] ctl;
  wire [2:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;
  wire [2:0] z;
  CDN_mux8 g1(.sel0 (ctl[7]), .data0 (in_0[2]), .sel1 (ctl[6]), .data1
       (in_1[2]), .sel2 (ctl[5]), .data2 (in_2[2]), .sel3 (ctl[4]),
       .data3 (in_3[2]), .sel4 (ctl[3]), .data4 (in_4[2]), .sel5
       (ctl[2]), .data5 (in_5[2]), .sel6 (ctl[1]), .data6 (in_6[2]),
       .sel7 (ctl[0]), .data7 (in_7[2]), .z (z[2]));
  CDN_mux8 g2(.sel0 (ctl[7]), .data0 (in_0[1]), .sel1 (ctl[6]), .data1
       (in_1[1]), .sel2 (ctl[5]), .data2 (in_2[1]), .sel3 (ctl[4]),
       .data3 (in_3[1]), .sel4 (ctl[3]), .data4 (in_4[1]), .sel5
       (ctl[2]), .data5 (in_5[1]), .sel6 (ctl[1]), .data6 (in_6[1]),
       .sel7 (ctl[0]), .data7 (in_7[1]), .z (z[1]));
  CDN_mux8 g3(.sel0 (ctl[7]), .data0 (in_0[0]), .sel1 (ctl[6]), .data1
       (in_1[0]), .sel2 (ctl[5]), .data2 (in_2[0]), .sel3 (ctl[4]),
       .data3 (in_3[0]), .sel4 (ctl[3]), .data4 (in_4[0]), .sel5
       (ctl[2]), .data5 (in_5[0]), .sel6 (ctl[1]), .data6 (in_6[0]),
       .sel7 (ctl[0]), .data7 (in_7[0]), .z (z[0]));
endmodule

module bmux_46(ctl, in_0, in_1, z);
  input ctl;
  input [2:0] in_0, in_1;
  output [2:0] z;
  wire ctl;
  wire [2:0] in_0, in_1;
  wire [2:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module bmux_70(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7,
     in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, z);
  input [3:0] ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7,
       in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15;
  output [3:0] z;
  wire [3:0] ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10, in_11, in_12, in_13, in_14, in_15;
  wire [3:0] z;
  CDN_bmux16 g1(.sel0 (ctl[0]), .data0 (in_0[3]), .data1 (in_1[3]),
       .sel1 (ctl[1]), .data2 (in_2[3]), .data3 (in_3[3]), .sel2
       (ctl[2]), .data4 (in_4[3]), .data5 (in_5[3]), .data6 (in_6[3]),
       .data7 (in_7[3]), .sel3 (ctl[3]), .data8 (in_8[3]), .data9
       (in_9[3]), .data10 (in_10[3]), .data11 (in_11[3]), .data12
       (in_12[3]), .data13 (in_13[3]), .data14 (in_14[3]), .data15
       (in_15[3]), .z (z[3]));
  CDN_bmux16 g2(.sel0 (ctl[0]), .data0 (in_0[2]), .data1 (in_1[2]),
       .sel1 (ctl[1]), .data2 (in_2[2]), .data3 (in_3[2]), .sel2
       (ctl[2]), .data4 (in_4[2]), .data5 (in_5[2]), .data6 (in_6[2]),
       .data7 (in_7[2]), .sel3 (ctl[3]), .data8 (in_8[2]), .data9
       (in_9[2]), .data10 (in_10[2]), .data11 (in_11[2]), .data12
       (in_12[2]), .data13 (in_13[2]), .data14 (in_14[2]), .data15
       (in_15[2]), .z (z[2]));
  CDN_bmux16 g3(.sel0 (ctl[0]), .data0 (in_0[1]), .data1 (in_1[1]),
       .sel1 (ctl[1]), .data2 (in_2[1]), .data3 (in_3[1]), .sel2
       (ctl[2]), .data4 (in_4[1]), .data5 (in_5[1]), .data6 (in_6[1]),
       .data7 (in_7[1]), .sel3 (ctl[3]), .data8 (in_8[1]), .data9
       (in_9[1]), .data10 (in_10[1]), .data11 (in_11[1]), .data12
       (in_12[1]), .data13 (in_13[1]), .data14 (in_14[1]), .data15
       (in_15[1]), .z (z[1]));
  CDN_bmux16 g4(.sel0 (ctl[0]), .data0 (in_0[0]), .data1 (in_1[0]),
       .sel1 (ctl[1]), .data2 (in_2[0]), .data3 (in_3[0]), .sel2
       (ctl[2]), .data4 (in_4[0]), .data5 (in_5[0]), .data6 (in_6[0]),
       .data7 (in_7[0]), .sel3 (ctl[3]), .data8 (in_8[0]), .data9
       (in_9[0]), .data10 (in_10[0]), .data11 (in_11[0]), .data12
       (in_12[0]), .data13 (in_13[0]), .data14 (in_14[0]), .data15
       (in_15[0]), .z (z[0]));
endmodule

module case_box_40(in_0, out_0);
  input [3:0] in_0;
  output [11:0] out_0;
  wire [3:0] in_0;
  wire [11:0] out_0;
  wire n_5, n_7, n_9, n_10, n_12, n_14, n_17, n_20;
  wire n_23, n_25, n_28, n_29, n_30, n_105, n_106;
  nor g1 (out_0[11], n_5, n_10);
  nand g2 (n_5, n_105, n_106);
  not g3 (n_105, in_0[1]);
  not g4 (n_106, in_0[2]);
  nand g5 (n_10, n_7, n_9);
  not g6 (n_7, in_0[0]);
  not g7 (n_9, in_0[3]);
  nor g8 (out_0[10], n_5, n_12);
  nand g9 (n_12, in_0[0], n_9);
  nor g10 (out_0[9], n_10, n_14);
  nand g11 (n_14, in_0[1], n_106);
  nor g12 (out_0[8], n_14, n_12);
  nor g13 (out_0[7], n_10, n_17);
  nand g14 (n_17, n_105, in_0[2]);
  nor g15 (out_0[6], n_17, n_12);
  nor g16 (out_0[5], n_10, n_20);
  nand g17 (n_20, in_0[1], in_0[2]);
  nor g18 (out_0[4], n_20, n_12);
  nor g19 (out_0[3], n_5, n_23);
  nand g20 (n_23, n_7, in_0[3]);
  nor g21 (out_0[2], n_5, n_25);
  nand g22 (n_25, in_0[0], in_0[3]);
  nor g23 (out_0[1], n_14, n_23);
  nor g24 (out_0[0], n_28, n_30);
  not g25 (n_28, n_5);
  nand g26 (n_30, in_0[3], n_29);
  nand g27 (n_29, n_7, n_106);
endmodule

module mux_74(ctl, in_0, in_1, z);
  input [1:0] ctl;
  input in_0, in_1;
  output z;
  wire [1:0] ctl;
  wire in_0, in_1;
  wire z;
  CDN_mux2 g1(.sel0 (ctl[1]), .data0 (in_0), .sel1 (ctl[0]), .data1
       (in_1), .z (z));
endmodule

module case_box_43(in_0, in_1, in_2, in_3, in_4, in_5, in_6, out_0);
  input in_0, in_1, in_2, in_3, in_4, in_5, in_6;
  output [6:0] out_0;
  wire in_0, in_1, in_2, in_3, in_4, in_5, in_6;
  wire [6:0] out_0;
  wire n_9, n_10, n_11, n_12, n_13, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_38;
  wire n_39, n_40;
  or g1 (n_23, n_9, out_0[6]);
  or g2 (n_22, n_11, n_10);
  or g3 (n_24, n_22, n_23);
  or g4 (n_27, n_10, n_23);
  or g5 (n_30, n_12, n_24);
  not g6 (n_25, out_0[6]);
  and g7 (out_0[5], n_25, n_9);
  not g8 (n_26, n_23);
  and g9 (out_0[4], n_26, n_10);
  not g10 (n_28, n_27);
  and g11 (out_0[3], n_28, n_11);
  not g12 (n_29, n_24);
  and g13 (out_0[2], n_29, n_12);
  not g14 (n_31, n_30);
  and g15 (out_0[1], n_31, n_13);
  xnor g16 (out_0[6], in_0, in_1);
  xnor g17 (n_9, in_0, in_2);
  xnor g18 (n_10, in_0, in_3);
  xnor g19 (n_11, in_0, in_4);
  xnor g20 (n_12, in_0, in_5);
  xnor g21 (n_13, in_0, in_6);
  nor g22 (n_39, out_0[6], n_9, n_10, n_11);
  nor g23 (n_38, n_12, n_13);
  nand g24 (n_40, n_38, n_39);
  not g25 (out_0[0], n_40);
endmodule

module mux_80(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, z);
  input [6:0] ctl;
  input [1:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6;
  output [1:0] z;
  wire [6:0] ctl;
  wire [1:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6;
  wire [1:0] z;
  CDN_mux7 g1(.sel0 (ctl[6]), .data0 (in_0[1]), .sel1 (ctl[5]), .data1
       (in_1[1]), .sel2 (ctl[4]), .data2 (in_2[1]), .sel3 (ctl[3]),
       .data3 (in_3[1]), .sel4 (ctl[2]), .data4 (in_4[1]), .sel5
       (ctl[1]), .data5 (in_5[1]), .sel6 (ctl[0]), .data6 (in_6[1]), .z
       (z[1]));
  CDN_mux7 g2(.sel0 (ctl[6]), .data0 (in_0[0]), .sel1 (ctl[5]), .data1
       (in_1[0]), .sel2 (ctl[4]), .data2 (in_2[0]), .sel3 (ctl[3]),
       .data3 (in_3[0]), .sel4 (ctl[2]), .data4 (in_4[0]), .sel5
       (ctl[1]), .data5 (in_5[0]), .sel6 (ctl[0]), .data6 (in_6[0]), .z
       (z[0]));
endmodule

module bmux_82(ctl, in_0, in_1, z);
  input ctl;
  input [5:0] in_0, in_1;
  output [5:0] z;
  wire ctl;
  wire [5:0] in_0, in_1;
  wire [5:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[5]), .data1 (in_1[5]), .z
       (z[5]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[4]), .data1 (in_1[4]), .z
       (z[4]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[3]), .data1 (in_1[3]), .z
       (z[3]));
  CDN_bmux2 g4(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g5(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g6(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module bmux_84(ctl, in_0, in_1, z);
  input ctl;
  input [7:0] in_0, in_1;
  output [7:0] z;
  wire ctl;
  wire [7:0] in_0, in_1;
  wire [7:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[7]), .data1 (in_1[7]), .z
       (z[7]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[6]), .data1 (in_1[6]), .z
       (z[6]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[5]), .data1 (in_1[5]), .z
       (z[5]));
  CDN_bmux2 g4(.sel0 (ctl), .data0 (in_0[4]), .data1 (in_1[4]), .z
       (z[4]));
  CDN_bmux2 g5(.sel0 (ctl), .data0 (in_0[3]), .data1 (in_1[3]), .z
       (z[3]));
  CDN_bmux2 g6(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g7(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g8(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module mux_86(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7,
     in_8, in_9, in_10, in_11, z);
  input [11:0] ctl;
  input in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9,
       in_10, in_11;
  output z;
  wire [11:0] ctl;
  wire in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9,
       in_10, in_11;
  wire z;
  CDN_mux12 g1(.sel0 (ctl[11]), .data0 (in_0), .sel1 (ctl[10]), .data1
       (in_1), .sel2 (ctl[9]), .data2 (in_2), .sel3 (ctl[8]), .data3
       (in_3), .sel4 (ctl[7]), .data4 (in_4), .sel5 (ctl[6]), .data5
       (in_5), .sel6 (ctl[5]), .data6 (in_6), .sel7 (ctl[4]), .data7
       (in_7), .sel8 (ctl[3]), .data8 (in_8), .sel9 (ctl[2]), .data9
       (in_9), .sel10 (ctl[1]), .data10 (in_10), .sel11 (ctl[0]),
       .data11 (in_11), .z (z));
endmodule

module mux_94(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7,
     in_8, in_9, in_10, z);
  input [10:0] ctl;
  input [3:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10;
  output [3:0] z;
  wire [10:0] ctl;
  wire [3:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10;
  wire [3:0] z;
  CDN_mux11 g1(.sel0 (ctl[10]), .data0 (in_0[3]), .sel1 (ctl[9]),
       .data1 (in_1[3]), .sel2 (ctl[8]), .data2 (in_2[3]), .sel3
       (ctl[7]), .data3 (in_3[3]), .sel4 (ctl[6]), .data4 (in_4[3]),
       .sel5 (ctl[5]), .data5 (in_5[3]), .sel6 (ctl[4]), .data6
       (in_6[3]), .sel7 (ctl[3]), .data7 (in_7[3]), .sel8 (ctl[2]),
       .data8 (in_8[3]), .sel9 (ctl[1]), .data9 (in_9[3]), .sel10
       (ctl[0]), .data10 (in_10[3]), .z (z[3]));
  CDN_mux11 g2(.sel0 (ctl[10]), .data0 (in_0[2]), .sel1 (ctl[9]),
       .data1 (in_1[2]), .sel2 (ctl[8]), .data2 (in_2[2]), .sel3
       (ctl[7]), .data3 (in_3[2]), .sel4 (ctl[6]), .data4 (in_4[2]),
       .sel5 (ctl[5]), .data5 (in_5[2]), .sel6 (ctl[4]), .data6
       (in_6[2]), .sel7 (ctl[3]), .data7 (in_7[2]), .sel8 (ctl[2]),
       .data8 (in_8[2]), .sel9 (ctl[1]), .data9 (in_9[2]), .sel10
       (ctl[0]), .data10 (in_10[2]), .z (z[2]));
  CDN_mux11 g3(.sel0 (ctl[10]), .data0 (in_0[1]), .sel1 (ctl[9]),
       .data1 (in_1[1]), .sel2 (ctl[8]), .data2 (in_2[1]), .sel3
       (ctl[7]), .data3 (in_3[1]), .sel4 (ctl[6]), .data4 (in_4[1]),
       .sel5 (ctl[5]), .data5 (in_5[1]), .sel6 (ctl[4]), .data6
       (in_6[1]), .sel7 (ctl[3]), .data7 (in_7[1]), .sel8 (ctl[2]),
       .data8 (in_8[1]), .sel9 (ctl[1]), .data9 (in_9[1]), .sel10
       (ctl[0]), .data10 (in_10[1]), .z (z[1]));
  CDN_mux11 g4(.sel0 (ctl[10]), .data0 (in_0[0]), .sel1 (ctl[9]),
       .data1 (in_1[0]), .sel2 (ctl[8]), .data2 (in_2[0]), .sel3
       (ctl[7]), .data3 (in_3[0]), .sel4 (ctl[6]), .data4 (in_4[0]),
       .sel5 (ctl[5]), .data5 (in_5[0]), .sel6 (ctl[4]), .data6
       (in_6[0]), .sel7 (ctl[3]), .data7 (in_7[0]), .sel8 (ctl[2]),
       .data8 (in_8[0]), .sel9 (ctl[1]), .data9 (in_9[0]), .sel10
       (ctl[0]), .data10 (in_10[0]), .z (z[0]));
endmodule

module mux_96(ctl, in_0, in_1, in_2, in_3, z);
  input [3:0] ctl;
  input [7:0] in_0, in_1, in_2, in_3;
  output [7:0] z;
  wire [3:0] ctl;
  wire [7:0] in_0, in_1, in_2, in_3;
  wire [7:0] z;
  CDN_mux4 g1(.sel0 (ctl[3]), .data0 (in_0[7]), .sel1 (ctl[2]), .data1
       (in_1[7]), .sel2 (ctl[1]), .data2 (in_2[7]), .sel3 (ctl[0]),
       .data3 (in_3[7]), .z (z[7]));
  CDN_mux4 g2(.sel0 (ctl[3]), .data0 (in_0[6]), .sel1 (ctl[2]), .data1
       (in_1[6]), .sel2 (ctl[1]), .data2 (in_2[6]), .sel3 (ctl[0]),
       .data3 (in_3[6]), .z (z[6]));
  CDN_mux4 g3(.sel0 (ctl[3]), .data0 (in_0[5]), .sel1 (ctl[2]), .data1
       (in_1[5]), .sel2 (ctl[1]), .data2 (in_2[5]), .sel3 (ctl[0]),
       .data3 (in_3[5]), .z (z[5]));
  CDN_mux4 g4(.sel0 (ctl[3]), .data0 (in_0[4]), .sel1 (ctl[2]), .data1
       (in_1[4]), .sel2 (ctl[1]), .data2 (in_2[4]), .sel3 (ctl[0]),
       .data3 (in_3[4]), .z (z[4]));
  CDN_mux4 g5(.sel0 (ctl[3]), .data0 (in_0[3]), .sel1 (ctl[2]), .data1
       (in_1[3]), .sel2 (ctl[1]), .data2 (in_2[3]), .sel3 (ctl[0]),
       .data3 (in_3[3]), .z (z[3]));
  CDN_mux4 g6(.sel0 (ctl[3]), .data0 (in_0[2]), .sel1 (ctl[2]), .data1
       (in_1[2]), .sel2 (ctl[1]), .data2 (in_2[2]), .sel3 (ctl[0]),
       .data3 (in_3[2]), .z (z[2]));
  CDN_mux4 g7(.sel0 (ctl[3]), .data0 (in_0[1]), .sel1 (ctl[2]), .data1
       (in_1[1]), .sel2 (ctl[1]), .data2 (in_2[1]), .sel3 (ctl[0]),
       .data3 (in_3[1]), .z (z[1]));
  CDN_mux4 g8(.sel0 (ctl[3]), .data0 (in_0[0]), .sel1 (ctl[2]), .data1
       (in_1[0]), .sel2 (ctl[1]), .data2 (in_2[0]), .sel3 (ctl[0]),
       .data3 (in_3[0]), .z (z[0]));
endmodule

module mux_98(ctl, in_0, in_1, in_2, z);
  input [2:0] ctl;
  input in_0, in_1, in_2;
  output z;
  wire [2:0] ctl;
  wire in_0, in_1, in_2;
  wire z;
  CDN_mux3 g1(.sel0 (ctl[2]), .data0 (in_0), .sel1 (ctl[1]), .data1
       (in_1), .sel2 (ctl[0]), .data2 (in_2), .z (z));
endmodule

module bmux_243(ctl, in_0, in_1, z);
  input ctl;
  input [2:0] in_0, in_1;
  output [2:0] z;
  wire ctl;
  wire [2:0] in_0, in_1;
  wire [2:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module I2C_Slave(clk, rst_n, SCL, SDA, Data_out, Data_in, Reg_addr,
     Reg_write, Reg_read, A_0, A_1, A_2);
  input clk, rst_n, SCL, A_0, A_1, A_2;
  input [7:0] Data_in;
  output [7:0] Data_out;
  output [5:0] Reg_addr;
  output Reg_write, Reg_read;
  inout SDA;
  wire clk, rst_n, SCL, A_0, A_1, A_2;
  wire [7:0] Data_in;
  wire [7:0] Data_out;
  wire [5:0] Reg_addr;
  wire Reg_write, Reg_read;
  wire SDA;
  wire [1:0] clk_cnt;
  wire [3:0] bit_cnt;
  wire [7:0] shift_reg;
  wire [7:1] MY_ADDR;
  wire [3:0] state;
  wire [2:0] scl_sync;
  wire [2:0] sda_sync;
  wire \MY_ADDR[1]_674 , n_339, n_340, n_343, n_344, n_345, n_346,
       n_347;
  wire n_348, n_349, n_350, n_351, n_352, n_353, n_354, n_356;
  wire n_357, n_361, n_362, n_363, n_364, n_365, n_366, n_367;
  wire n_368, n_369, n_370, n_371, n_372, n_373, n_374, n_375;
  wire n_376, n_377, n_378, n_379, n_380, n_381, n_382, n_383;
  wire n_384, n_385, n_386, n_387, n_389, n_390, n_391, n_392;
  wire n_393, n_394, n_395, n_397, n_398, n_399, n_400, n_401;
  wire n_403, n_404, n_405, n_406, n_407, n_408, n_409, n_410;
  wire n_411, n_412, n_413, n_414, n_415, n_416, n_418, n_419;
  wire n_420, n_421, n_422, n_423, n_424, n_425, n_426, n_427;
  wire n_428, n_429, n_431, n_433, n_434, n_435, n_436, n_437;
  wire n_438, n_439, n_440, n_441, n_442, n_443, n_444, n_445;
  wire n_452, n_453, n_454, n_455, n_456, n_457, n_466, n_467;
  wire n_468, n_469, n_470, n_471, n_472, n_473, n_474, n_475;
  wire n_476, n_477, n_478, n_479, n_480, n_481, n_482, n_483;
  wire n_484, n_485, n_486, n_487, n_488, n_489, n_490, n_491;
  wire n_492, n_493, n_494, n_495, n_496, n_497, n_498, n_499;
  wire n_500, n_501, n_504, n_505, n_506, n_507, n_510, n_511;
  wire n_512, n_513, n_516, n_517, n_518, n_519, n_522, n_523;
  wire n_524, n_525, n_526, n_527, n_528, n_529, n_530, n_531;
  wire n_532, n_533, n_534, n_535, n_536, n_537, n_538, n_543;
  wire n_544, n_546, n_551, n_552, n_558, n_560, n_562, n_563;
  wire n_564, n_565, n_566, n_567, n_568, n_569, n_570, n_576;
  wire n_577, n_581, n_582, n_583, n_584, n_585, n_586, n_587;
  wire n_591, n_592, n_593, n_594, n_598, n_603, n_605, n_606;
  wire n_608, n_609, n_610, n_611, n_612, n_613, n_614, n_615;
  wire n_616, n_617, n_618, n_619, n_620, n_625, n_629, n_633;
  wire n_637, n_641, n_643, n_644, n_645, n_646, n_649, n_650;
  wire n_651, n_652, n_653, n_654, n_655, n_656, n_657, n_658;
  wire n_660, n_671, n_672, n_673, n_732, n_748, n_749, n_751;
  wire n_752, n_754, n_755, n_757, n_758, n_759, n_760, n_764;
  wire n_765, n_766, n_768, n_775, n_783, n_787, n_788, n_789;
  wire n_790, n_792, n_793, n_794, n_795, n_796, n_827, n_828;
  wire n_829, n_830, n_831, n_832, n_833, n_834, n_835, n_836;
  wire n_837, n_838, n_839, n_840, n_841, n_842, n_843, n_844;
  wire n_845, n_846, n_847, read_only_reg, rw_bit, scl_falling,
       scl_rising, sda_en;
  wire sda_in, sda_out, sda_out_825, sda_out_826, start_cond, stop_cond;
  bmux mux_Data_in_282_33(.ctl ({n_673, n_672, n_671}), .in_0
       (Data_in[0]), .in_1 (Data_in[1]), .in_2 (Data_in[2]), .in_3
       (Data_in[3]), .in_4 (Data_in[4]), .in_5 (Data_in[5]), .in_6
       (Data_in[6]), .in_7 (Data_in[7]), .z (n_354));
  add_unsigned add_121_35(.A (clk_cnt), .B (1'b1), .Z ({n_443, n_442}));
  sub_unsigned sub004143(.A (4'b1000), .B (bit_cnt[2:0]), .Z ({n_673,
       n_672, n_671}));
  geq_unsigned gte_247_35(.A (shift_reg), .B (2'b11), .Z (n_592));
  leq_unsigned lte_247_56(.A (shift_reg), .B (3'b101), .Z (n_593));
  leq_unsigned_37 lte_382_31(.A (shift_reg), .B (6'b100100), .Z
       (n_655));
  gt_unsigned gt_384_39(.A (shift_reg), .B (6'b100100), .Z (n_657));
  add_unsigned_44 add_190_40(.A (bit_cnt), .B (1'b1), .Z ({n_349,
       n_348, n_347, n_346}));
  lt_unsigned lt_283_48(.A (bit_cnt), .B (4'b1000), .Z (n_594));
  bmux_49 mux_bit_cnt_189_25(.ctl (scl_rising), .in_0 (4'b0), .in_1
       ({n_349, n_348, n_347, n_346}), .z ({n_517, n_511, n_505,
       n_499}));
  bmux_47 mux_26_29(.ctl (n_340), .in_0 (1'b0), .in_1 (SDA), .z
       (sda_in));
  bmux_56 mux_next_state_344_37(.ctl (n_357), .in_0 (2'b1), .in_1
       (2'b10), .z ({n_397, n_389}));
  case_box ctl_86_9(.in_0 ({A_2, A_1, A_0}), .out_0 ({n_361, n_362,
       n_363, n_364, n_365, n_366, n_367, n_368}));
  mux mux_MY_ADDR_86_9(.ctl ({n_361, n_362, n_363, n_364, n_365, n_366,
       n_367, n_368}), .in_0 (3'b0), .in_1 (3'b1), .in_2 (3'b10), .in_3
       (3'b11), .in_4 (3'b100), .in_5 (3'b101), .in_6 (3'b110), .in_7
       (3'b111), .z ({MY_ADDR[2:1], \MY_ADDR[1]_674 }));
  bmux_46 mux_next_state_359_41(.ctl (n_370), .in_0 (3'b10), .in_1
       (3'b101), .z ({n_373, n_372, n_371}));
  bmux_46 mux_next_state_356_33(.ctl (n_369), .in_0 ({n_373, n_372,
       n_371}), .in_1 (3'b11), .z ({n_407, n_398, n_390}));
  bmux_56 mux_372_34(.ctl (rw_bit), .in_0 (2'b1), .in_1 (2'b10), .z
       ({n_375, n_374}));
  bmux_49 mux_next_state_371_21(.ctl (scl_falling), .in_0 (4'b11),
       .in_1 ({n_375, n_374, 2'b0}), .z ({n_408, n_403, n_399, n_391}));
  bmux_46 mux_next_state_384_66(.ctl (n_377), .in_0 (3'b10), .in_1
       (3'b101), .z ({n_380, n_379, n_378}));
  bmux_46 mux_next_state_382_59(.ctl (n_376), .in_0 ({n_380, n_379,
       n_378}), .in_1 (3'b11), .z ({n_409, n_404, n_392}));
  bmux_56 mux_next_state_396_21(.ctl (scl_falling), .in_0 (2'b1), .in_1
       (2'b10), .z ({n_400, n_393}));
  bmux_47 mux_read_only_reg_247_43(.ctl (n_381), .in_0 (1'b0), .in_1
       (1'b1), .z (n_535));
  bmux_49 mux_next_state_411_60(.ctl (n_383), .in_0 (4'b110), .in_1
       (4'b1001), .z ({n_387, n_386, n_385, n_384}));
  bmux_49 mux_next_state_409_52(.ctl (n_382), .in_0 ({n_387, n_386,
       n_385, n_384}), .in_1 (4'b111), .z ({n_410, n_405, n_401,
       n_394}));
  bmux_46 mux_next_state_421_21(.ctl (scl_falling), .in_0 (3'b11),
       .in_1 (3'b100), .z ({n_411, n_406, n_395}));
  bmux_47 mux_next_state_432_37(.ctl (n_353), .in_0 (1'b1), .in_1
       (1'b0), .z (n_412));
  bmux_70 mux_next_state_331_19(.ctl (state), .in_0 (4'b0), .in_1
       ({2'b0, n_397, n_389}), .in_2 ({n_407, 1'b0, n_398, n_390}),
       .in_3 ({n_408, n_403, n_399, n_391}), .in_4 ({n_409, n_404,
       1'b0, n_392}), .in_5 ({2'b1, n_400, n_393}), .in_6 ({n_410,
       n_405, n_401, n_394}), .in_7 ({n_411, n_406, 1'b1, n_395}),
       .in_8 ({n_412, 3'b0}), .in_9 ({2'b10, n_400, n_393}), .in_10
       (4'b1010), .in_11 (state), .in_12 (state), .in_13 (state),
       .in_14 (state), .in_15 (state), .z ({n_416, n_415, n_414,
       n_413}));
  case_box_40 ctl_state_174_23(.in_0 (state), .out_0 ({n_474, n_475,
       n_421, n_476, n_477, n_478, n_479, n_480, n_481, n_482, n_483,
       n_422}));
  mux_74 mux_rw_bit_174_23(.ctl ({n_421, n_422}), .in_0 (sda_in), .in_1
       (1'b0), .z (n_423));
  bmux_47 mux_Reg_read_144_38(.ctl (n_429), .in_0 (Reg_read), .in_1
       (1'b0), .z (n_537));
  bmux_47 mux_Reg_write_128_39(.ctl (n_427), .in_0 (Reg_write), .in_1
       (1'b0), .z (n_433));
  bmux_47 mux_Reg_write_118_55(.ctl (n_425), .in_0 (n_433), .in_1
       (1'b1), .z (n_434));
  case_box_43 ctl_118_55(.in_0 (1'b1), .in_1 (n_425), .in_2 (n_426),
       .in_3 (n_427), .in_4 (n_428), .in_5 (n_431), .in_6 (n_429),
       .out_0 ({n_435, n_436, n_437, n_438, n_439, n_440, n_441}));
  mux_80 mux_clk_cnt_118_55(.ctl ({n_435, n_436, n_437, n_438, n_439,
       n_440, n_441}), .in_0 ({n_443, n_442}), .in_1 ({n_443, n_442}),
       .in_2 (2'b0), .in_3 ({n_443, n_442}), .in_4 ({n_443, n_442}),
       .in_5 (2'b0), .in_6 (clk_cnt), .z ({n_445, n_444}));
  bmux_82 mux_Reg_addr_112_55(.ctl (n_424), .in_0 (Reg_addr), .in_1
       (shift_reg[5:0]), .z ({n_457, n_456, n_455, n_454, n_453,
       n_452}));
  bmux_84 mux_Data_out_118_55(.ctl (n_425), .in_0 (Data_out), .in_1
       (shift_reg), .z ({n_473, n_472, n_471, n_470, n_469, n_468,
       n_467, n_466}));
  mux_86 mux_sda_en_174_23(.ctl ({n_474, n_475, n_421, n_476, n_477,
       n_478, n_479, n_480, n_481, n_482, n_483, n_422}), .in_0 (1'b0),
       .in_1 (1'b0), .in_2 (1'b0), .in_3 (1'b1), .in_4 (1'b0), .in_5
       (1'b1), .in_6 (1'b0), .in_7 (1'b1), .in_8 (1'b1), .in_9 (1'b0),
       .in_10 (1'b0), .in_11 (1'b0), .z (n_484));
  bmux_49 mux_bit_cnt_203_33(.ctl (scl_rising), .in_0 (bit_cnt), .in_1
       ({n_349, n_348, n_347, n_346}), .z ({n_488, n_487, n_486,
       n_485}));
  bmux_49 mux_bit_cnt_201_25(.ctl (scl_falling), .in_0 ({n_488, n_487,
       n_486, n_485}), .in_1 (4'b0), .z ({n_518, n_512, n_506, n_500}));
  bmux_49 mux_bit_cnt_218_46(.ctl (n_351), .in_0 (bit_cnt), .in_1
       (4'b1), .z ({n_492, n_491, n_490, n_489}));
  bmux_49 mux_bit_cnt_216_25(.ctl (scl_rising), .in_0 ({n_492, n_491,
       n_490, n_489}), .in_1 (4'b0), .z ({n_519, n_513, n_507, n_501}));
  bmux_49 mux_bit_cnt_285_46(.ctl (n_353), .in_0 (bit_cnt), .in_1
       (4'b0), .z ({n_496, n_495, n_494, n_493}));
  bmux_49 mux_bit_cnt_283_37(.ctl (n_352), .in_0 ({n_496, n_495, n_494,
       n_493}), .in_1 ({n_349, n_348, n_347, n_346}), .z ({n_522,
       n_516, n_510, n_504}));
  mux_94 mux_bit_cnt_174_23(.ctl ({n_474, n_475, n_421, n_476, n_477,
       n_478, n_479, n_480, n_481, n_482, n_498}), .in_0 (4'b0), .in_1
       ({n_517, n_511, n_505, n_499}), .in_2 ({n_518, n_512, n_506,
       n_500}), .in_3 ({n_519, n_513, n_507, n_501}), .in_4 ({n_517,
       n_511, n_505, n_499}), .in_5 (4'b0), .in_6 ({n_517, n_511,
       n_505, n_499}), .in_7 (4'b0), .in_8 ({n_522, n_516, n_510,
       n_504}), .in_9 (4'b0), .in_10 (4'b0), .z ({n_526, n_525, n_524,
       n_523}));
  mux_96 mux_shift_reg_174_23(.ctl ({n_475, n_477, n_479, n_422}),
       .in_0 ({shift_reg[6:0], sda_in}), .in_1 ({shift_reg[6:0],
       sda_in}), .in_2 ({shift_reg[6:0], sda_in}), .in_3 (8'b0), .z
       ({n_534, n_533, n_532, n_531, n_530, n_529, n_528, n_527}));
  mux_98 mux_read_only_reg_174_23(.ctl ({n_474, n_478, n_422}), .in_0
       (1'b0), .in_1 (n_535), .in_2 (1'b0), .z (n_536));
  bmux_47 mux_Reg_read_135_52(.ctl (n_428), .in_0 (n_537), .in_1
       (1'b1), .z (n_538));
  bmux_243 mux_next_state_327_22(.ctl (start_cond), .in_0 ({n_416,
       n_415, n_414}), .in_1 (3'b0), .z ({n_420, n_419, n_418}));
  bufif1 g1 (SDA, sda_out, sda_en);
  bufif1 sda_out_tri (sda_out, sda_out_825, n_608);
  not g53 (n_613, scl_rising);
  not g55 (n_617, scl_falling);
  not g60 (n_611, stop_cond);
  not g72 (n_569, n_424);
  not g73 (n_566, n_425);
  not g74 (n_564, n_426);
  not g75 (n_562, n_427);
  not g76 (n_560, n_428);
  not g78 (n_558, n_431);
  not g80 (n_498, n_497);
  and g85 (n_565, n_563, n_564);
  and g86 (n_567, n_565, n_566);
  or g87 (n_568, n_567, n_425);
  and g88 (n_570, n_568, n_569);
  and g94 (n_576, n_567, n_569);
  or g95 (n_577, n_576, n_424);
  or g99 (n_581, n_563, n_427);
  and g100 (n_582, n_581, n_564);
  and g101 (n_583, n_582, n_566);
  or g102 (n_584, n_583, n_425);
  and g103 (n_585, n_584, n_569);
  and g104 (n_586, n_558, n_560);
  or g105 (n_587, n_586, n_428);
  and g114 (n_598, n_354, n_481);
  and g119 (n_605, n_603, rst_n);
  or g120 (n_606, n_605, n_339);
  not g122 (n_608, sda_out_826);
  or g123 (n_609, n_478, n_474);
  or g124 (n_610, n_422, n_609);
  and g125 (n_612, start_cond, n_611);
  and g126 (n_614, n_345, n_613);
  or g127 (n_615, n_614, scl_rising);
  and g128 (n_616, n_615, n_475);
  and g130 (n_618, n_345, scl_falling);
  or g131 (n_619, n_617, n_618);
  and g132 (n_620, n_619, n_421);
  and g137 (n_625, n_615, n_477);
  and g141 (n_629, n_615, n_478);
  and g145 (n_633, n_615, n_479);
  and g149 (n_637, n_615, n_480);
  and g153 (n_641, n_345, n_498);
  and g155 (n_645, scl_rising, n_475);
  and g156 (n_644, scl_rising, n_477);
  and g158 (n_646, scl_rising, n_479);
  and g161 (n_650, scl_falling, n_421);
  or g162 (n_651, n_422, n_650);
  not g163 (n_339, rst_n);
  CDN_flop \scl_sync_reg[0] (.clk (clk), .d (SCL), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (scl_sync[0]));
  CDN_flop \scl_sync_reg[1] (.clk (clk), .d (scl_sync[0]), .sena
       (1'b1), .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (scl_sync[1]));
  CDN_flop \scl_sync_reg[2] (.clk (clk), .d (scl_sync[1]), .sena
       (1'b1), .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (scl_sync[2]));
  CDN_flop \sda_sync_reg[0] (.clk (clk), .d (sda_in), .sena (1'b1),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (sda_sync[0]));
  CDN_flop \sda_sync_reg[1] (.clk (clk), .d (sda_sync[0]), .sena
       (1'b1), .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (sda_sync[1]));
  CDN_flop \sda_sync_reg[2] (.clk (clk), .d (sda_sync[1]), .sena
       (1'b1), .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (sda_sync[2]));
  and g164 (n_344, n_543, scl_sync[2]);
  and g165 (n_356, n_544, scl_sync[2]);
  CDN_flop scl_rising_reg(.clk (clk), .d (n_343), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (scl_rising));
  CDN_flop scl_falling_reg(.clk (clk), .d (n_350), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (scl_falling));
  CDN_flop start_cond_reg(.clk (clk), .d (n_344), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (start_cond));
  CDN_flop stop_cond_reg(.clk (clk), .d (n_356), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (stop_cond));
  and g170 (n_426, Reg_write, n_551);
  and g171 (n_427, Reg_write, n_552);
  and g174 (n_431, Reg_read, n_551);
  and g175 (n_429, Reg_read, n_552);
  CDN_flop \Data_out_reg[0] (.clk (clk), .d (n_466), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[0]));
  CDN_flop \Data_out_reg[1] (.clk (clk), .d (n_467), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[1]));
  CDN_flop \Data_out_reg[2] (.clk (clk), .d (n_468), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[2]));
  CDN_flop \Data_out_reg[3] (.clk (clk), .d (n_469), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[3]));
  CDN_flop \Data_out_reg[4] (.clk (clk), .d (n_470), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[4]));
  CDN_flop \Data_out_reg[5] (.clk (clk), .d (n_471), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[5]));
  CDN_flop \Data_out_reg[6] (.clk (clk), .d (n_472), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[6]));
  CDN_flop \Data_out_reg[7] (.clk (clk), .d (n_473), .sena (n_570),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Data_out[7]));
  CDN_flop \Reg_addr_reg[0] (.clk (clk), .d (n_452), .sena (n_577),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Reg_addr[0]));
  CDN_flop \Reg_addr_reg[1] (.clk (clk), .d (n_453), .sena (n_577),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Reg_addr[1]));
  CDN_flop \Reg_addr_reg[2] (.clk (clk), .d (n_454), .sena (n_577),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Reg_addr[2]));
  CDN_flop \Reg_addr_reg[3] (.clk (clk), .d (n_455), .sena (n_577),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Reg_addr[3]));
  CDN_flop \Reg_addr_reg[4] (.clk (clk), .d (n_456), .sena (n_577),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Reg_addr[4]));
  CDN_flop \Reg_addr_reg[5] (.clk (clk), .d (n_457), .sena (n_577),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (Reg_addr[5]));
  CDN_flop Reg_write_reg(.clk (clk), .d (n_434), .sena (n_585), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_write));
  CDN_flop Reg_read_reg(.clk (clk), .d (n_538), .sena (n_591), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_read));
  CDN_flop \clk_cnt_reg[0] (.clk (clk), .d (n_444), .sena (n_569),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (clk_cnt[0]));
  CDN_flop \clk_cnt_reg[1] (.clk (clk), .d (n_445), .sena (n_569),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (clk_cnt[1]));
  or g187 (n_345, stop_cond, start_cond);
  and g188 (n_351, scl_falling, rw_bit);
  and g189 (n_381, n_592, n_593);
  and g190 (n_352, scl_falling, n_594);
  and g191 (n_353, scl_falling, n_546);
  CDN_flop sda_out_reg(.clk (clk), .d (1'b0), .sena (1'b1), .aclr
       (1'b0), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (sda_out_825));
  CDN_flop read_only_reg_reg(.clk (clk), .d (n_536), .sena (n_610),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (read_only_reg));
  CDN_flop sda_en_reg(.clk (clk), .d (n_484), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (sda_en));
  CDN_flop \state_reg[0] (.clk (clk), .d (n_413), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (n_732), .srd (n_611), .q
       (state[0]));
  CDN_flop \state_reg[1] (.clk (clk), .d (n_418), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (stop_cond), .srd (1'b0), .q
       (state[1]));
  CDN_flop \state_reg[2] (.clk (clk), .d (n_419), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (stop_cond), .srd (1'b0), .q
       (state[2]));
  CDN_flop \state_reg[3] (.clk (clk), .d (n_420), .sena (1'b1), .aclr
       (n_339), .apre (1'b0), .srl (stop_cond), .srd (1'b0), .q
       (state[3]));
  or g193 (n_732, stop_cond, n_612);
  CDN_flop \bit_cnt_reg[0] (.clk (clk), .d (n_523), .sena (n_643),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (bit_cnt[0]));
  CDN_flop \bit_cnt_reg[1] (.clk (clk), .d (n_524), .sena (n_643),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (bit_cnt[1]));
  CDN_flop \bit_cnt_reg[2] (.clk (clk), .d (n_525), .sena (n_643),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (bit_cnt[2]));
  CDN_flop \bit_cnt_reg[3] (.clk (clk), .d (n_526), .sena (n_643),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (bit_cnt[3]));
  CDN_flop \shift_reg_reg[0] (.clk (clk), .d (n_527), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[0]));
  CDN_flop \shift_reg_reg[1] (.clk (clk), .d (n_528), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[1]));
  CDN_flop \shift_reg_reg[2] (.clk (clk), .d (n_529), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[2]));
  CDN_flop \shift_reg_reg[3] (.clk (clk), .d (n_530), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[3]));
  CDN_flop \shift_reg_reg[4] (.clk (clk), .d (n_531), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[4]));
  CDN_flop \shift_reg_reg[5] (.clk (clk), .d (n_532), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[5]));
  CDN_flop \shift_reg_reg[6] (.clk (clk), .d (n_533), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[6]));
  CDN_flop \shift_reg_reg[7] (.clk (clk), .d (n_534), .sena (n_649),
       .aclr (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q
       (shift_reg[7]));
  CDN_flop rw_bit_reg(.clk (clk), .d (n_423), .sena (n_651), .aclr
       (n_339), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (rw_bit));
  and g208 (n_357, n_652, scl_falling);
  and g209 (n_369, scl_falling, n_653);
  and g210 (n_370, scl_falling, n_654);
  and g211 (n_656, n_655, scl_falling);
  and g212 (n_376, n_656, n_546);
  and g213 (n_658, n_657, scl_falling);
  and g214 (n_377, n_658, n_546);
  and g216 (n_382, n_353, n_660);
  and g218 (n_383, n_353, read_only_reg);
  not g223 (n_748, scl_sync[2]);
  nand g224 (n_749, scl_sync[1], n_748);
  not g225 (n_343, n_749);
  nand g228 (n_752, scl_sync[2], n_751);
  not g229 (n_350, n_752);
  nand g232 (n_755, sda_sync[2], n_754);
  not g233 (n_543, n_755);
  not g235 (n_757, sda_sync[2]);
  nand g236 (n_758, sda_sync[1], n_757);
  not g237 (n_544, n_758);
  not g241 (n_759, state[3]);
  nand g248 (n_768, n_764, n_765, n_766, bit_cnt[3]);
  not g249 (n_546, n_768);
  nand g259 (n_551, clk_cnt[1], n_775);
  not g263 (n_552, n_551);
  not g274 (n_783, bit_cnt[3]);
  nand g275 (n_787, n_783, bit_cnt[0], bit_cnt[1], bit_cnt[2]);
  not g276 (n_652, n_787);
  xnor g277 (n_788, shift_reg[0], \MY_ADDR[1]_674 );
  xnor g278 (n_789, shift_reg[1], MY_ADDR[1]);
  xnor g279 (n_790, shift_reg[2], MY_ADDR[2]);
  nand g284 (n_796, n_788, n_789, n_790, shift_reg[3]);
  nand g9 (n_795, n_792, n_793, n_794);
  nor g10 (n_653, n_795, n_796);
  not g11 (n_654, n_653);
  CDN_flop sda_out_reg297(.clk (clk), .d (n_606), .sena (1'b1), .aclr
       (1'b0), .apre (n_339), .srl (1'b0), .srd (1'b0), .q
       (sda_out_826));
  not g298 (n_340, sda_en);
  not g299 (n_764, bit_cnt[0]);
  not g300 (n_765, bit_cnt[1]);
  not g301 (n_766, bit_cnt[2]);
  not g302 (n_792, shift_reg[4]);
  not g303 (n_793, shift_reg[5]);
  not g304 (n_794, shift_reg[6]);
  not g305 (n_660, read_only_reg);
  not g306 (n_760, state[0]);
  not g308 (n_775, clk_cnt[0]);
  not g309 (n_754, sda_sync[1]);
  not g310 (n_751, scl_sync[1]);
  and g311 (n_827, n_759, n_760);
  and g312 (n_828, state[1], state[2]);
  and g313 (n_425, n_546, scl_falling, n_827, n_828);
  or g314 (n_649, n_422, n_646, n_644, n_645);
  and g315 (n_830, n_829, n_759);
  not g316 (n_829, state[1]);
  and g317 (n_831, n_760, state[2]);
  and g318 (n_424, n_546, scl_falling, n_830, n_831);
  and g319 (n_563, n_832, n_558, n_560, n_562);
  not g320 (n_832, n_429);
  or g321 (n_833, n_641, n_482, n_481);
  or g322 (n_834, n_637, n_633, n_629);
  or g323 (n_835, n_625, n_476, n_620);
  or g324 (n_836, n_616, n_474);
  or g325 (n_643, n_833, n_834, n_835, n_836);
  nor g326 (n_837, state[3], state[2]);
  and g327 (n_838, state[0], state[1]);
  and g328 (n_428, scl_falling, rw_bit, n_837, n_838);
  and g329 (n_839, n_587, n_562);
  and g330 (n_591, n_564, n_566, n_569, n_839);
  or g331 (n_840, n_474, n_475, n_421);
  or g332 (n_841, n_476, n_477, n_478);
  or g333 (n_842, n_479, n_480);
  or g334 (n_843, n_481, n_482);
  or g335 (n_497, n_840, n_841, n_842, n_843);
  or g336 (n_844, n_422, n_483, n_482);
  or g337 (n_845, n_598, n_479);
  or g338 (n_846, n_477, n_421);
  or g339 (n_847, n_475, n_474);
  or g340 (n_603, n_844, n_845, n_846, n_847);
endmodule

module geq_unsigned_186(A, B, Z);
  input [5:0] A;
  input [1:0] B;
  output Z;
  wire [5:0] A;
  wire [1:0] B;
  wire Z;
  wire n_26, n_29, n_31, n_32, n_33, n_34, n_35, n_48;
  wire n_50, n_52, n_54, n_56, n_58;
  not g6 (n_26, B[1]);
  nand g12 (n_32, n_29, B[0]);
  nor g13 (n_31, A[1], n_26);
  nand g14 (n_34, A[1], n_26);
  not g23 (n_33, n_31);
  nand g24 (n_35, n_32, n_33);
  nand g25 (n_48, n_34, n_35);
  nor g28 (n_52, A[2], A[3]);
  nor g32 (n_58, A[4], A[5]);
  nand g38 (n_54, n_52, n_50);
  nand g43 (Z, n_58, n_56);
  not g61 (n_29, A[0]);
  not g63 (n_50, n_48);
  not g64 (n_56, n_54);
endmodule

module leq_unsigned_189(A, B, Z);
  input [5:0] A;
  input [2:0] B;
  output Z;
  wire [5:0] A;
  wire [2:0] B;
  wire Z;
  wire n_11, n_25, n_26, n_29, n_31, n_32, n_33, n_34;
  wire n_35, n_36, n_39, n_41, n_48, n_51, n_52, n_53;
  wire n_54, n_57;
  not g2 (Z, n_11);
  not g5 (n_25, A[2]);
  not g6 (n_26, A[1]);
  nand g12 (n_32, n_29, A[0]);
  nor g13 (n_31, B[1], n_26);
  nand g14 (n_34, B[1], n_26);
  nor g15 (n_41, B[2], n_25);
  nand g16 (n_36, B[2], n_25);
  not g23 (n_33, n_31);
  nand g24 (n_35, n_32, n_33);
  nand g25 (n_48, n_34, n_35);
  nor g26 (n_39, n_36, A[3]);
  nor g29 (n_51, n_41, A[3]);
  nor g33 (n_57, A[4], A[5]);
  nand g37 (n_53, n_51, n_48);
  nand g38 (n_54, n_52, n_53);
  nand g42 (n_11, n_57, n_54);
  not g57 (n_29, B[0]);
  not g59 (n_52, n_39);
endmodule

module leq_unsigned_192(A, B, Z);
  input [5:0] A, B;
  output Z;
  wire [5:0] A, B;
  wire Z;
  wire n_22, n_23, n_24, n_25, n_26, n_29, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_51, n_52, n_53, n_54, n_57, n_58, n_59;
  not g3 (n_22, A[5]);
  not g4 (n_23, A[4]);
  not g5 (n_24, A[3]);
  not g6 (n_25, A[2]);
  not g7 (n_26, A[1]);
  nand g12 (n_32, n_29, A[0]);
  nor g13 (n_31, B[1], n_26);
  nand g14 (n_34, B[1], n_26);
  nor g15 (n_41, B[2], n_25);
  nand g16 (n_36, B[2], n_25);
  nor g17 (n_37, B[3], n_24);
  nand g18 (n_38, B[3], n_24);
  nor g19 (n_47, B[4], n_23);
  nand g20 (n_42, B[4], n_23);
  nor g21 (n_43, B[5], n_22);
  nand g22 (n_44, B[5], n_22);
  not g23 (n_33, n_31);
  nand g24 (n_35, n_32, n_33);
  nand g25 (n_48, n_34, n_35);
  nor g26 (n_39, n_36, n_37);
  not g27 (n_40, n_38);
  nor g28 (n_52, n_39, n_40);
  nor g29 (n_51, n_41, n_37);
  nor g30 (n_45, n_42, n_43);
  not g31 (n_46, n_44);
  nor g32 (n_58, n_45, n_46);
  nor g33 (n_57, n_47, n_43);
  nand g37 (n_53, n_51, n_48);
  nand g38 (n_54, n_52, n_53);
  nand g42 (n_59, n_57, n_54);
  nand g43 (Z, n_58, n_59);
  not g57 (n_29, B[0]);
endmodule

module case_box_189(in_0, in_1, in_2, in_3, in_4, out_0);
  input in_0, in_1, in_2, in_3, in_4;
  output [3:0] out_0;
  wire in_0, in_1, in_2, in_3, in_4;
  wire [3:0] out_0;
  wire n_7, n_8, n_9, n_10, n_14, n_15, n_16, n_17;
  or g1 (n_14, n_7, out_0[3]);
  or g2 (n_17, n_8, n_14);
  not g3 (n_15, out_0[3]);
  and g4 (out_0[2], n_15, n_7);
  not g5 (n_16, n_14);
  and g6 (out_0[1], n_16, n_8);
  not g7 (n_10, n_17);
  and g8 (out_0[0], n_10, n_9);
  xnor g9 (out_0[3], in_0, in_1);
  xnor g10 (n_7, in_0, in_2);
  xnor g11 (n_8, in_0, in_3);
  xnor g12 (n_9, in_0, in_4);
endmodule

module mux_197(ctl, in_0, in_1, in_2, in_3, z);
  input [3:0] ctl;
  input in_0, in_1, in_2, in_3;
  output z;
  wire [3:0] ctl;
  wire in_0, in_1, in_2, in_3;
  wire z;
  CDN_mux4 g1(.sel0 (ctl[3]), .data0 (in_0), .sel1 (ctl[2]), .data1
       (in_1), .sel2 (ctl[1]), .data2 (in_2), .sel3 (ctl[0]), .data3
       (in_3), .z (z));
endmodule

module bmux_199(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7,
     in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16,
     in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25,
     in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34,
     in_35, in_36, z);
  input [5:0] ctl;
  input in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9,
       in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18,
       in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27,
       in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36;
  output z;
  wire [5:0] ctl;
  wire in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9,
       in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18,
       in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27,
       in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36;
  wire z;
  CDN_bmux37 g1(.sel0 (ctl[0]), .data0 (in_0), .data1 (in_1), .sel1
       (ctl[1]), .data2 (in_2), .data3 (in_3), .sel2 (ctl[2]), .data4
       (in_4), .data5 (in_5), .data6 (in_6), .data7 (in_7), .sel3
       (ctl[3]), .data8 (in_8), .data9 (in_9), .data10 (in_10), .data11
       (in_11), .data12 (in_12), .data13 (in_13), .data14 (in_14),
       .data15 (in_15), .sel4 (ctl[4]), .data16 (in_16), .data17
       (in_17), .data18 (in_18), .data19 (in_19), .data20 (in_20),
       .data21 (in_21), .data22 (in_22), .data23 (in_23), .data24
       (in_24), .data25 (in_25), .data26 (in_26), .data27 (in_27),
       .data28 (in_28), .data29 (in_29), .data30 (in_30), .data31
       (in_31), .sel5 (ctl[5]), .data32 (in_32), .data33 (in_33),
       .data34 (in_34), .data35 (in_35), .data36 (in_36), .z (z));
endmodule

module bmux_247(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7,
     in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16,
     in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25,
     in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34,
     in_35, in_36, z);
  input [5:0] ctl;
  input [7:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17,
       in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26,
       in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35,
       in_36;
  output [7:0] z;
  wire [5:0] ctl;
  wire [7:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17,
       in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26,
       in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35,
       in_36;
  wire [7:0] z;
  CDN_bmux37 g1(.sel0 (ctl[0]), .data0 (in_0[7]), .data1 (in_1[7]),
       .sel1 (ctl[1]), .data2 (in_2[7]), .data3 (in_3[7]), .sel2
       (ctl[2]), .data4 (in_4[7]), .data5 (in_5[7]), .data6 (in_6[7]),
       .data7 (in_7[7]), .sel3 (ctl[3]), .data8 (in_8[7]), .data9
       (in_9[7]), .data10 (in_10[7]), .data11 (in_11[7]), .data12
       (in_12[7]), .data13 (in_13[7]), .data14 (in_14[7]), .data15
       (in_15[7]), .sel4 (ctl[4]), .data16 (in_16[7]), .data17
       (in_17[7]), .data18 (in_18[7]), .data19 (in_19[7]), .data20
       (in_20[7]), .data21 (in_21[7]), .data22 (in_22[7]), .data23
       (in_23[7]), .data24 (in_24[7]), .data25 (in_25[7]), .data26
       (in_26[7]), .data27 (in_27[7]), .data28 (in_28[7]), .data29
       (in_29[7]), .data30 (in_30[7]), .data31 (in_31[7]), .sel5
       (ctl[5]), .data32 (in_32[7]), .data33 (in_33[7]), .data34
       (in_34[7]), .data35 (in_35[7]), .data36 (in_36[7]), .z (z[7]));
  CDN_bmux37 g2(.sel0 (ctl[0]), .data0 (in_0[6]), .data1 (in_1[6]),
       .sel1 (ctl[1]), .data2 (in_2[6]), .data3 (in_3[6]), .sel2
       (ctl[2]), .data4 (in_4[6]), .data5 (in_5[6]), .data6 (in_6[6]),
       .data7 (in_7[6]), .sel3 (ctl[3]), .data8 (in_8[6]), .data9
       (in_9[6]), .data10 (in_10[6]), .data11 (in_11[6]), .data12
       (in_12[6]), .data13 (in_13[6]), .data14 (in_14[6]), .data15
       (in_15[6]), .sel4 (ctl[4]), .data16 (in_16[6]), .data17
       (in_17[6]), .data18 (in_18[6]), .data19 (in_19[6]), .data20
       (in_20[6]), .data21 (in_21[6]), .data22 (in_22[6]), .data23
       (in_23[6]), .data24 (in_24[6]), .data25 (in_25[6]), .data26
       (in_26[6]), .data27 (in_27[6]), .data28 (in_28[6]), .data29
       (in_29[6]), .data30 (in_30[6]), .data31 (in_31[6]), .sel5
       (ctl[5]), .data32 (in_32[6]), .data33 (in_33[6]), .data34
       (in_34[6]), .data35 (in_35[6]), .data36 (in_36[6]), .z (z[6]));
  CDN_bmux37 g3(.sel0 (ctl[0]), .data0 (in_0[5]), .data1 (in_1[5]),
       .sel1 (ctl[1]), .data2 (in_2[5]), .data3 (in_3[5]), .sel2
       (ctl[2]), .data4 (in_4[5]), .data5 (in_5[5]), .data6 (in_6[5]),
       .data7 (in_7[5]), .sel3 (ctl[3]), .data8 (in_8[5]), .data9
       (in_9[5]), .data10 (in_10[5]), .data11 (in_11[5]), .data12
       (in_12[5]), .data13 (in_13[5]), .data14 (in_14[5]), .data15
       (in_15[5]), .sel4 (ctl[4]), .data16 (in_16[5]), .data17
       (in_17[5]), .data18 (in_18[5]), .data19 (in_19[5]), .data20
       (in_20[5]), .data21 (in_21[5]), .data22 (in_22[5]), .data23
       (in_23[5]), .data24 (in_24[5]), .data25 (in_25[5]), .data26
       (in_26[5]), .data27 (in_27[5]), .data28 (in_28[5]), .data29
       (in_29[5]), .data30 (in_30[5]), .data31 (in_31[5]), .sel5
       (ctl[5]), .data32 (in_32[5]), .data33 (in_33[5]), .data34
       (in_34[5]), .data35 (in_35[5]), .data36 (in_36[5]), .z (z[5]));
  CDN_bmux37 g4(.sel0 (ctl[0]), .data0 (in_0[4]), .data1 (in_1[4]),
       .sel1 (ctl[1]), .data2 (in_2[4]), .data3 (in_3[4]), .sel2
       (ctl[2]), .data4 (in_4[4]), .data5 (in_5[4]), .data6 (in_6[4]),
       .data7 (in_7[4]), .sel3 (ctl[3]), .data8 (in_8[4]), .data9
       (in_9[4]), .data10 (in_10[4]), .data11 (in_11[4]), .data12
       (in_12[4]), .data13 (in_13[4]), .data14 (in_14[4]), .data15
       (in_15[4]), .sel4 (ctl[4]), .data16 (in_16[4]), .data17
       (in_17[4]), .data18 (in_18[4]), .data19 (in_19[4]), .data20
       (in_20[4]), .data21 (in_21[4]), .data22 (in_22[4]), .data23
       (in_23[4]), .data24 (in_24[4]), .data25 (in_25[4]), .data26
       (in_26[4]), .data27 (in_27[4]), .data28 (in_28[4]), .data29
       (in_29[4]), .data30 (in_30[4]), .data31 (in_31[4]), .sel5
       (ctl[5]), .data32 (in_32[4]), .data33 (in_33[4]), .data34
       (in_34[4]), .data35 (in_35[4]), .data36 (in_36[4]), .z (z[4]));
  CDN_bmux37 g5(.sel0 (ctl[0]), .data0 (in_0[3]), .data1 (in_1[3]),
       .sel1 (ctl[1]), .data2 (in_2[3]), .data3 (in_3[3]), .sel2
       (ctl[2]), .data4 (in_4[3]), .data5 (in_5[3]), .data6 (in_6[3]),
       .data7 (in_7[3]), .sel3 (ctl[3]), .data8 (in_8[3]), .data9
       (in_9[3]), .data10 (in_10[3]), .data11 (in_11[3]), .data12
       (in_12[3]), .data13 (in_13[3]), .data14 (in_14[3]), .data15
       (in_15[3]), .sel4 (ctl[4]), .data16 (in_16[3]), .data17
       (in_17[3]), .data18 (in_18[3]), .data19 (in_19[3]), .data20
       (in_20[3]), .data21 (in_21[3]), .data22 (in_22[3]), .data23
       (in_23[3]), .data24 (in_24[3]), .data25 (in_25[3]), .data26
       (in_26[3]), .data27 (in_27[3]), .data28 (in_28[3]), .data29
       (in_29[3]), .data30 (in_30[3]), .data31 (in_31[3]), .sel5
       (ctl[5]), .data32 (in_32[3]), .data33 (in_33[3]), .data34
       (in_34[3]), .data35 (in_35[3]), .data36 (in_36[3]), .z (z[3]));
  CDN_bmux37 g6(.sel0 (ctl[0]), .data0 (in_0[2]), .data1 (in_1[2]),
       .sel1 (ctl[1]), .data2 (in_2[2]), .data3 (in_3[2]), .sel2
       (ctl[2]), .data4 (in_4[2]), .data5 (in_5[2]), .data6 (in_6[2]),
       .data7 (in_7[2]), .sel3 (ctl[3]), .data8 (in_8[2]), .data9
       (in_9[2]), .data10 (in_10[2]), .data11 (in_11[2]), .data12
       (in_12[2]), .data13 (in_13[2]), .data14 (in_14[2]), .data15
       (in_15[2]), .sel4 (ctl[4]), .data16 (in_16[2]), .data17
       (in_17[2]), .data18 (in_18[2]), .data19 (in_19[2]), .data20
       (in_20[2]), .data21 (in_21[2]), .data22 (in_22[2]), .data23
       (in_23[2]), .data24 (in_24[2]), .data25 (in_25[2]), .data26
       (in_26[2]), .data27 (in_27[2]), .data28 (in_28[2]), .data29
       (in_29[2]), .data30 (in_30[2]), .data31 (in_31[2]), .sel5
       (ctl[5]), .data32 (in_32[2]), .data33 (in_33[2]), .data34
       (in_34[2]), .data35 (in_35[2]), .data36 (in_36[2]), .z (z[2]));
  CDN_bmux37 g7(.sel0 (ctl[0]), .data0 (in_0[1]), .data1 (in_1[1]),
       .sel1 (ctl[1]), .data2 (in_2[1]), .data3 (in_3[1]), .sel2
       (ctl[2]), .data4 (in_4[1]), .data5 (in_5[1]), .data6 (in_6[1]),
       .data7 (in_7[1]), .sel3 (ctl[3]), .data8 (in_8[1]), .data9
       (in_9[1]), .data10 (in_10[1]), .data11 (in_11[1]), .data12
       (in_12[1]), .data13 (in_13[1]), .data14 (in_14[1]), .data15
       (in_15[1]), .sel4 (ctl[4]), .data16 (in_16[1]), .data17
       (in_17[1]), .data18 (in_18[1]), .data19 (in_19[1]), .data20
       (in_20[1]), .data21 (in_21[1]), .data22 (in_22[1]), .data23
       (in_23[1]), .data24 (in_24[1]), .data25 (in_25[1]), .data26
       (in_26[1]), .data27 (in_27[1]), .data28 (in_28[1]), .data29
       (in_29[1]), .data30 (in_30[1]), .data31 (in_31[1]), .sel5
       (ctl[5]), .data32 (in_32[1]), .data33 (in_33[1]), .data34
       (in_34[1]), .data35 (in_35[1]), .data36 (in_36[1]), .z (z[1]));
  CDN_bmux37 g8(.sel0 (ctl[0]), .data0 (in_0[0]), .data1 (in_1[0]),
       .sel1 (ctl[1]), .data2 (in_2[0]), .data3 (in_3[0]), .sel2
       (ctl[2]), .data4 (in_4[0]), .data5 (in_5[0]), .data6 (in_6[0]),
       .data7 (in_7[0]), .sel3 (ctl[3]), .data8 (in_8[0]), .data9
       (in_9[0]), .data10 (in_10[0]), .data11 (in_11[0]), .data12
       (in_12[0]), .data13 (in_13[0]), .data14 (in_14[0]), .data15
       (in_15[0]), .sel4 (ctl[4]), .data16 (in_16[0]), .data17
       (in_17[0]), .data18 (in_18[0]), .data19 (in_19[0]), .data20
       (in_20[0]), .data21 (in_21[0]), .data22 (in_22[0]), .data23
       (in_23[0]), .data24 (in_24[0]), .data25 (in_25[0]), .data26
       (in_26[0]), .data27 (in_27[0]), .data28 (in_28[0]), .data29
       (in_29[0]), .data30 (in_30[0]), .data31 (in_31[0]), .sel5
       (ctl[5]), .data32 (in_32[0]), .data33 (in_33[0]), .data34
       (in_34[0]), .data35 (in_35[0]), .data36 (in_36[0]), .z (z[0]));
endmodule

module case_box_190(in_0, out_0);
  input [5:0] in_0;
  output [37:0] out_0;
  wire [5:0] in_0;
  wire [37:0] out_0;
  wire n_7, n_8, n_15, n_23, n_31, n_40, n_72, n_104;
  wire n_136, n_168, n_200, n_296, n_334, n_335, n_336, n_337;
  wire n_338, n_339, n_340, n_341, n_342, n_343, n_344, n_345;
  wire n_346, n_489, n_490, n_491, n_492, n_493, n_494, n_495;
  wire n_496;
  nand g1 (n_8, n_489, n_490, n_491, n_492);
  nand g2 (n_7, n_493, n_494);
  nor g3 (out_0[37], n_7, n_8);
  nand g5 (n_15, n_493, in_0[0]);
  nor g6 (out_0[36], n_15, n_8);
  nand g8 (n_23, in_0[1], n_494);
  nor g9 (out_0[35], n_23, n_8);
  nand g11 (n_31, in_0[1], in_0[0]);
  nor g12 (out_0[34], n_31, n_8);
  nand g13 (n_40, n_489, n_490, n_491, in_0[2]);
  nor g15 (out_0[33], n_7, n_40);
  nor g18 (out_0[32], n_15, n_40);
  nor g21 (out_0[31], n_23, n_40);
  nor g24 (out_0[30], n_31, n_40);
  nand g25 (n_72, n_489, n_490, in_0[3], n_492);
  nor g27 (out_0[29], n_7, n_72);
  nor g30 (out_0[28], n_15, n_72);
  nor g33 (out_0[27], n_23, n_72);
  nor g36 (out_0[26], n_31, n_72);
  nand g37 (n_104, n_489, n_490, in_0[3], in_0[2]);
  nor g39 (out_0[25], n_7, n_104);
  nor g42 (out_0[24], n_15, n_104);
  nor g45 (out_0[23], n_23, n_104);
  nor g48 (out_0[22], n_31, n_104);
  nand g49 (n_136, n_489, in_0[4], n_491, n_492);
  nor g51 (out_0[21], n_7, n_136);
  nor g54 (out_0[20], n_15, n_136);
  nor g57 (out_0[19], n_23, n_136);
  nor g60 (out_0[18], n_31, n_136);
  nand g61 (n_168, n_489, in_0[4], n_491, in_0[2]);
  nor g63 (out_0[17], n_7, n_168);
  nor g66 (out_0[16], n_15, n_168);
  nor g69 (out_0[15], n_23, n_168);
  nor g72 (out_0[14], n_31, n_168);
  nand g73 (n_200, n_489, in_0[4], in_0[3], n_492);
  nor g75 (out_0[13], n_7, n_200);
  nor g78 (out_0[12], n_15, n_200);
  nor g81 (out_0[11], n_23, n_200);
  nor g84 (out_0[10], n_31, n_200);
  nand g85 (n_495, n_489, in_0[4], in_0[3], in_0[2]);
  nor g87 (out_0[9], n_7, n_495);
  nor g90 (out_0[8], n_15, n_495);
  nor g93 (out_0[7], n_23, n_495);
  nor g96 (out_0[6], n_31, n_495);
  nand g97 (n_496, in_0[5], n_490, n_491, n_492);
  nor g99 (out_0[5], n_7, n_496);
  nor g102 (out_0[4], n_15, n_496);
  nor g105 (out_0[3], n_23, n_496);
  nor g108 (out_0[2], n_31, n_496);
  nand g109 (n_296, in_0[5], n_490, n_491, in_0[2]);
  nor g111 (out_0[1], n_7, n_296);
  nor g112 (n_335, out_0[37], out_0[36], out_0[35], out_0[34]);
  nor g113 (n_336, out_0[33], out_0[32], out_0[31], out_0[30]);
  nor g114 (n_337, out_0[29], out_0[28], out_0[27], out_0[26]);
  nor g115 (n_338, out_0[25], out_0[24], out_0[23], out_0[22]);
  nor g116 (n_339, out_0[21], out_0[20], out_0[19], out_0[18]);
  nor g117 (n_340, out_0[17], out_0[16], out_0[15], out_0[14]);
  nor g118 (n_341, out_0[13], out_0[12], out_0[11], out_0[10]);
  nor g119 (n_342, out_0[9], out_0[8], out_0[7], out_0[6]);
  nor g120 (n_343, out_0[5], out_0[4], out_0[3], out_0[2]);
  not g121 (n_334, out_0[1]);
  nand g122 (n_344, n_334, n_335, n_336, n_337);
  nand g123 (n_345, n_338, n_339, n_340, n_341);
  nand g124 (n_346, n_342, n_343);
  nor g125 (out_0[0], n_344, n_345, n_346);
  not g126 (n_489, in_0[5]);
  not g127 (n_490, in_0[4]);
  not g128 (n_491, in_0[3]);
  not g129 (n_492, in_0[2]);
  not g130 (n_493, in_0[1]);
  not g131 (n_494, in_0[0]);
endmodule

module Memory(clk, rst_n, \ADC_in[2] , \ADC_in[1] , \ADC_in[0] ,
     \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] ,
     \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] ,
     \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] ,
     \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] ,
     \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] ,
     \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] ,
     \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] ,
     \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , \CS_control[2] ,
     \CS_control[1] , \CS_control[0] , \CP_reset[2] , \CP_reset[1] ,
     \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] ,
     \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] ,
     \Amp_EN[1] , \Amp_EN[0] , Reg_addr, Data_in, Reg_write, Reg_read,
     Data_out);
  input clk, rst_n, Reg_write, Reg_read;
  input [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] , Data_in;
  input [5:0] Reg_addr;
  output [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] ,
       \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] ,
       \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] ,
       \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] ,
       \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] ,
       \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] ,
       \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] ,
       \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , Data_out;
  output [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  output \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] ,
       \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] ,
       \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] ;
  wire clk, rst_n, Reg_write, Reg_read;
  wire [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] , Data_in;
  wire [5:0] Reg_addr;
  wire [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27]
       , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] ,
       \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] ,
       \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] ,
       \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] ,
       \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] ,
       \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] ,
       \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , Data_out;
  wire [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  wire \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] ,
       \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] ,
       \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] ;
  wire [7:0] \registers[0] ;
  wire [7:0] \registers[1] ;
  wire [7:0] \registers[2] ;
  wire [7:0] \registers[3] ;
  wire [7:0] \registers[4] ;
  wire [7:0] \registers[5] ;
  wire [7:0] \registers[6] ;
  wire [7:0] \registers[7] ;
  wire [7:0] \registers[8] ;
  wire [7:0] \registers[9] ;
  wire [7:0] \registers[10] ;
  wire [7:0] \registers[11] ;
  wire [7:0] \registers[12] ;
  wire [7:0] \registers[13] ;
  wire [7:0] \registers[14] ;
  wire [7:0] \registers[15] ;
  wire [7:0] \registers[16] ;
  wire [7:0] \registers[17] ;
  wire [7:0] \registers[18] ;
  wire [7:0] \registers[19] ;
  wire [7:0] \registers[20] ;
  wire [7:0] \registers[21] ;
  wire [7:0] \registers[22] ;
  wire [7:0] \registers[23] ;
  wire [7:0] \registers[24] ;
  wire [7:0] \registers[25] ;
  wire [7:0] \registers[26] ;
  wire [7:0] \registers[27] ;
  wire [7:0] \registers[28] ;
  wire [7:0] \registers[29] ;
  wire [7:0] \registers[30] ;
  wire [7:0] \registers[31] ;
  wire [7:0] \registers[32] ;
  wire [7:0] \registers[33] ;
  wire [7:0] \registers[34] ;
  wire [7:0] \registers[35] ;
  wire [7:0] \registers[36] ;
  wire [7:0] \registers[Reg_addr] ;
  wire clk_neg, n_747, n_748, n_749, n_750, n_751, n_752, n_753;
  wire n_754, n_755, n_756, n_757, n_758, n_766, n_767, n_768;
  wire n_769, n_770, n_788, n_789, n_790, n_791, n_792, n_793;
  wire n_794, n_795, n_805, n_806, n_807, n_808, n_809, n_810;
  wire n_811, n_812, n_822, n_823, n_824, n_825, n_826, n_827;
  wire n_828, n_829, n_830, n_1012, n_1013, n_1014, n_1015, n_1016;
  wire n_1019, n_1020, n_1021, n_1022, n_1023, n_1024, n_1025, n_1026;
  wire n_1027, n_1028, n_1029, n_1030, n_1031, n_1032, n_1033, n_1034;
  wire n_1035, n_1036, n_1037, n_1038, n_1039, n_1040, n_1041, n_1042;
  wire n_1043, n_1044, n_1045, n_1046, n_1047, n_1048, n_1049, n_1050;
  wire n_1051, n_1052, n_1053, n_1054, n_1055, n_1056, n_1057, n_1058;
  wire n_1059, n_1060, n_1061, n_1062, n_1063, n_1064, n_1065, n_1066;
  wire n_1067, n_1068, n_1069, n_1070, n_1071, n_1072, n_1073, n_1074;
  wire n_1075, n_1076, n_1077, n_1078, n_1079, n_1080, n_1081, n_1082;
  wire n_1083, n_1084, n_1085, n_1086, n_1087, n_1088, n_1089, n_1090;
  wire n_1091, n_1092, n_1093, n_1094, n_1095, n_1096, n_1097, n_1098;
  wire n_1099, n_1100, n_1101, n_1102, n_1103, n_1107, n_1111, n_1112;
  wire n_1113, n_1118, n_1119, n_1120, n_1122, n_1123, n_1124, n_1125;
  wire n_1126, n_1127, n_1129, n_1130, n_1134, n_1135, n_1136, n_1137;
  wire n_1138, n_1139, n_1140, n_1141, n_1142, n_1144, n_1148, n_1149;
  wire n_1150, n_1151, n_1152, n_1153, n_1154, n_1155, n_1156, n_1158;
  wire n_1162, n_1163, n_1164, n_1165, n_1166, n_1167, n_1168, n_1169;
  wire n_1170, n_1172, n_1176, n_1177, n_1178, n_1179, n_1180, n_1181;
  wire n_1182, n_1183, n_1184, n_1186, n_1190, n_1191, n_1192, n_1193;
  wire n_1194, n_1195, n_1196, n_1197, n_1198, n_1200, n_1204, n_1205;
  wire n_1206, n_1207, n_1208, n_1209, n_1210, n_1211, n_1212, n_1214;
  wire n_1218, n_1219, n_1220, n_1221, n_1222, n_1223, n_1224, n_1225;
  wire n_1226, n_1228, n_1232, n_1233, n_1234, n_1235, n_1236, n_1237;
  wire n_1238, n_1239, n_1240, n_1242, n_1246, n_1247, n_1248, n_1249;
  wire n_1250, n_1251, n_1252, n_1253, n_1254, n_1256, n_1260, n_1261;
  wire n_1262, n_1263, n_1264, n_1265, n_1266, n_1267, n_1268, n_1270;
  wire n_1274, n_1275, n_1276, n_1277, n_1278, n_1279, n_1280, n_1281;
  wire n_1282, n_1284, n_1288, n_1289, n_1290, n_1291, n_1292, n_1293;
  wire n_1294, n_1295, n_1296, n_1298, n_1302, n_1303, n_1304, n_1305;
  wire n_1306, n_1307, n_1308, n_1309, n_1310, n_1312, n_1316, n_1317;
  wire n_1318, n_1319, n_1320, n_1321, n_1322, n_1323, n_1324, n_1326;
  wire n_1330, n_1331, n_1332, n_1333, n_1334, n_1335, n_1336, n_1337;
  wire n_1338, n_1340, n_1344, n_1345, n_1346, n_1347, n_1348, n_1349;
  wire n_1350, n_1351, n_1352, n_1354, n_1358, n_1359, n_1360, n_1361;
  wire n_1362, n_1363, n_1364, n_1365, n_1366, n_1368, n_1372, n_1373;
  wire n_1374, n_1375, n_1376, n_1377, n_1378, n_1379, n_1380, n_1382;
  wire n_1386, n_1387, n_1388, n_1389, n_1390, n_1391, n_1392, n_1393;
  wire n_1394, n_1396, n_1400, n_1401, n_1402, n_1403, n_1404, n_1405;
  wire n_1406, n_1407, n_1408, n_1410, n_1414, n_1415, n_1416, n_1417;
  wire n_1418, n_1419, n_1420, n_1421, n_1422, n_1424, n_1428, n_1429;
  wire n_1430, n_1431, n_1432, n_1433, n_1434, n_1435, n_1436, n_1438;
  wire n_1442, n_1443, n_1444, n_1445, n_1446, n_1447, n_1448, n_1449;
  wire n_1450, n_1452, n_1456, n_1457, n_1458, n_1459, n_1460, n_1461;
  wire n_1462, n_1463, n_1464, n_1466, n_1470, n_1471, n_1472, n_1473;
  wire n_1474, n_1475, n_1476, n_1477, n_1478, n_1480, n_1484, n_1485;
  wire n_1486, n_1487, n_1488, n_1489, n_1490, n_1491, n_1492, n_1494;
  wire n_1498, n_1499, n_1500, n_1501, n_1502, n_1503, n_1504, n_1505;
  wire n_1506, n_1508, n_1512, n_1513, n_1514, n_1515, n_1516, n_1517;
  wire n_1518, n_1519, n_1520, n_1522, n_1526, n_1527, n_1528, n_1529;
  wire n_1530, n_1531, n_1532, n_1533, n_1534, n_1536, n_1540, n_1541;
  wire n_1542, n_1543, n_1544, n_1545, n_1546, n_1547, n_1548, n_1550;
  wire n_1554, n_1555, n_1556, n_1557, n_1558, n_1559, n_1560, n_1561;
  wire n_1562, n_1564, n_1568, n_1569, n_1570, n_1571, n_1572, n_1573;
  wire n_1574, n_1575, n_1576, n_1578, n_1582, n_1583, n_1584, n_1585;
  wire n_1586, n_1587, n_1588, n_1589, n_1590, n_1592, n_1596, n_1597;
  wire n_1598, n_1599, n_1600, n_1601, n_1602, n_1603, n_1604, n_1606;
  wire n_1610, n_1611, n_1612, n_1613, n_1614, n_1615, n_1616, n_1617;
  wire n_1618, n_1620, n_1624, n_1625, n_1626, n_1627, n_1628, n_1629;
  wire n_1630, n_1631, n_1632, n_1634, n_1638, n_2807, \registers_en[0]
       , \registers_en[1] ;
  wire \registers_en[2] , \registers_en[3] , \registers_en[4] ,
       \registers_en[5] , \registers_en[6] , \registers_en[7] ,
       \registers_en[8] , \registers_en[9] ;
  wire \registers_en[10] , \registers_en[11] , \registers_en[12] ,
       \registers_en[13] , \registers_en[14] , \registers_en[15] ,
       \registers_en[16] , \registers_en[17] ;
  wire \registers_en[18] , \registers_en[19] , \registers_en[20] ,
       \registers_en[21] , \registers_en[22] , \registers_en[23] ,
       \registers_en[24] , \registers_en[25] ;
  wire \registers_en[26] , \registers_en[27] , \registers_en[28] ,
       \registers_en[29] , \registers_en[30] , \registers_en[31] ,
       \registers_en[32] , \registers_en[33] ;
  wire \registers_en[34] , \registers_en[35] , \registers_en[36] ,
       \registers_en[Reg_addr] , rw_en;
  geq_unsigned_186 gte_112_36(.A (Reg_addr), .B (2'b11), .Z (n_1111));
  leq_unsigned_189 lte_112_56(.A (Reg_addr), .B (3'b101), .Z (n_1112));
  leq_unsigned_192 lte_104_26(.A (Reg_addr), .B (6'b100100), .Z
       (n_748));
  case_box_189 ctl_104_26(.in_0 (1'b1), .in_1 (n_751), .in_2 (n_749),
       .in_3 (n_752), .in_4 (n_753), .out_0 ({n_754, n_755, n_756,
       n_757}));
  mux_197 mux_rw_en_104_26(.ctl ({n_754, n_755, n_756, n_757}), .in_0
       (1'b0), .in_1 (1'b1), .in_2 (1'b0), .in_3 (1'b1), .z (n_758));
  bmux_199 \mux_registers_en[Reg_addr]_116_50 (.ctl (Reg_addr), .in_0
       (\registers_en[0] ), .in_1 (\registers_en[1] ), .in_2
       (\registers_en[2] ), .in_3 (\registers_en[3] ), .in_4
       (\registers_en[4] ), .in_5 (\registers_en[5] ), .in_6
       (\registers_en[6] ), .in_7 (\registers_en[7] ), .in_8
       (\registers_en[8] ), .in_9 (\registers_en[9] ), .in_10
       (\registers_en[10] ), .in_11 (\registers_en[11] ), .in_12
       (\registers_en[12] ), .in_13 (\registers_en[13] ), .in_14
       (\registers_en[14] ), .in_15 (\registers_en[15] ), .in_16
       (\registers_en[16] ), .in_17 (\registers_en[17] ), .in_18
       (\registers_en[18] ), .in_19 (\registers_en[19] ), .in_20
       (\registers_en[20] ), .in_21 (\registers_en[21] ), .in_22
       (\registers_en[22] ), .in_23 (\registers_en[23] ), .in_24
       (\registers_en[24] ), .in_25 (\registers_en[25] ), .in_26
       (\registers_en[26] ), .in_27 (\registers_en[27] ), .in_28
       (\registers_en[28] ), .in_29 (\registers_en[29] ), .in_30
       (\registers_en[30] ), .in_31 (\registers_en[31] ), .in_32
       (\registers_en[32] ), .in_33 (\registers_en[33] ), .in_34
       (\registers_en[34] ), .in_35 (\registers_en[35] ), .in_36
       (\registers_en[36] ), .z (\registers_en[Reg_addr] ));
  bmux_47 \mux_registers_en[0]_112_25 (.ctl (n_753), .in_0
       (\registers_en[Reg_addr] ), .in_1 (1'b0), .z (n_766));
  bmux_47 \mux_registers_en[0]_111_58 (.ctl (n_750), .in_0 (1'b1),
       .in_1 (n_766), .z (n_767));
  bmux_47 \mux_registers_en[0]_106_49 (.ctl (n_749), .in_0 (n_767),
       .in_1 (1'b0), .z (n_768));
  bmux_47 \mux_registers_en[0]_104_26 (.ctl (n_748), .in_0 (1'b1),
       .in_1 (n_768), .z (n_769));
  bmux_84 \mux_registers[3]_78_39 (.ctl (\registers_en[3] ), .in_0
       (Data_in), .in_1 (\ADC_in[0] ), .z ({n_795, n_794, n_793, n_792,
       n_791, n_790, n_789, n_788}));
  bmux_84 \mux_registers[4]_78_39 (.ctl (\registers_en[4] ), .in_0
       (Data_in), .in_1 (\ADC_in[1] ), .z ({n_812, n_811, n_810, n_809,
       n_808, n_807, n_806, n_805}));
  bmux_84 \mux_registers[5]_78_39 (.ctl (\registers_en[5] ), .in_0
       (Data_in), .in_1 (\ADC_in[2] ), .z ({n_829, n_828, n_827, n_826,
       n_825, n_824, n_823, n_822}));
  bmux_247 \mux_registers[Reg_addr]_59_30 (.ctl (Reg_addr), .in_0
       (\registers[0] ), .in_1 (\registers[1] ), .in_2 (\registers[2]
       ), .in_3 (\registers[3] ), .in_4 (\registers[4] ), .in_5
       (\registers[5] ), .in_6 (\registers[6] ), .in_7 (\registers[7]
       ), .in_8 (\registers[8] ), .in_9 (\registers[9] ), .in_10
       (\registers[10] ), .in_11 (\registers[11] ), .in_12
       (\registers[12] ), .in_13 (\registers[13] ), .in_14
       (\registers[14] ), .in_15 (\registers[15] ), .in_16
       (\registers[16] ), .in_17 (\registers[17] ), .in_18
       (\registers[18] ), .in_19 (\registers[19] ), .in_20
       (\registers[20] ), .in_21 (\registers[21] ), .in_22
       (\registers[22] ), .in_23 (\registers[23] ), .in_24
       (\registers[24] ), .in_25 (\registers[25] ), .in_26
       (\registers[26] ), .in_27 (\registers[27] ), .in_28
       (\registers[28] ), .in_29 (\registers[29] ), .in_30
       (\registers[30] ), .in_31 (\registers[31] ), .in_32
       (\registers[32] ), .in_33 (\registers[33] ), .in_34
       (\registers[34] ), .in_35 (\registers[35] ), .in_36
       (\registers[36] ), .z (\registers[Reg_addr] ));
  case_box_190 ctl_Reg_addr_56_18(.in_0 (Reg_addr), .out_0 ({n_1102,
       n_1100, n_1098, n_1093, n_1088, n_1083, n_1081, n_1079, n_1077,
       n_1075, n_1073, n_1071, n_1069, n_1067, n_1065, n_1063, n_1061,
       n_1059, n_1057, n_1055, n_1053, n_1051, n_1049, n_1047, n_1045,
       n_1043, n_1041, n_1039, n_1037, n_1035, n_1033, n_1031, n_1029,
       n_1027, n_1025, n_1023, n_1021, n_2807}));
  not g142 (n_751, n_748);
  not g143 (n_1124, n_749);
  not g144 (n_752, n_750);
  not g146 (n_1019, n_770);
  not g147 (n_1095, \registers_en[3] );
  not g148 (n_1090, \registers_en[4] );
  not g149 (n_1085, \registers_en[5] );
  and g185 (n_1020, n_830, n_1019);
  and g186 (n_1022, n_1021, n_770);
  and g187 (n_1024, n_1023, n_770);
  and g188 (n_1026, n_1025, n_770);
  and g189 (n_1028, n_1027, n_770);
  and g190 (n_1030, n_1029, n_770);
  and g191 (n_1032, n_1031, n_770);
  and g192 (n_1034, n_1033, n_770);
  and g193 (n_1036, n_1035, n_770);
  and g194 (n_1038, n_1037, n_770);
  and g195 (n_1040, n_1039, n_770);
  and g196 (n_1042, n_1041, n_770);
  and g197 (n_1044, n_1043, n_770);
  and g198 (n_1046, n_1045, n_770);
  and g199 (n_1048, n_1047, n_770);
  and g200 (n_1050, n_1049, n_770);
  and g201 (n_1052, n_1051, n_770);
  and g202 (n_1054, n_1053, n_770);
  and g203 (n_1056, n_1055, n_770);
  and g204 (n_1058, n_1057, n_770);
  and g205 (n_1060, n_1059, n_770);
  and g206 (n_1062, n_1061, n_770);
  and g207 (n_1064, n_1063, n_770);
  and g208 (n_1066, n_1065, n_770);
  and g209 (n_1068, n_1067, n_770);
  and g210 (n_1070, n_1069, n_770);
  and g211 (n_1072, n_1071, n_770);
  and g212 (n_1074, n_1073, n_770);
  and g213 (n_1076, n_1075, n_770);
  and g214 (n_1078, n_1077, n_770);
  and g215 (n_1080, n_1079, n_770);
  and g216 (n_1082, n_1081, n_770);
  and g217 (n_1084, n_1083, n_770);
  and g218 (n_1086, n_1084, n_1085);
  or g219 (n_1087, n_1086, \registers_en[5] );
  and g220 (n_1089, n_1088, n_770);
  and g221 (n_1091, n_1089, n_1090);
  or g222 (n_1092, n_1091, \registers_en[4] );
  and g223 (n_1094, n_1093, n_770);
  and g224 (n_1096, n_1094, n_1095);
  or g225 (n_1097, n_1096, \registers_en[3] );
  and g226 (n_1099, n_1098, n_770);
  and g227 (n_1101, n_1100, n_770);
  and g228 (n_1103, n_1102, n_770);
  and g229 (n_1126, n_1021, n_749);
  and g230 (n_1119, n_1021, n_753);
  and g231 (n_1118, n_1021, n_1113);
  or g232 (n_1120, n_1118, n_1119);
  and g233 (n_1122, n_1120, n_750);
  or g234 (n_1123, n_752, n_1122);
  and g235 (n_1125, n_1123, n_1124);
  or g236 (n_1127, n_1125, n_1126);
  and g237 (n_1129, n_1127, n_748);
  or g238 (n_1130, n_751, n_1129);
  not g239 (clk_neg, clk);
  and g240 (n_1140, n_1023, n_749);
  and g241 (n_1135, n_1023, n_753);
  and g242 (n_1134, n_1023, n_1113);
  or g243 (n_1136, n_1134, n_1135);
  and g244 (n_1137, n_1136, n_750);
  or g245 (n_1138, n_752, n_1137);
  and g246 (n_1139, n_1138, n_1124);
  or g247 (n_1141, n_1139, n_1140);
  and g248 (n_1142, n_1141, n_748);
  or g249 (n_1144, n_751, n_1142);
  and g251 (n_1154, n_1025, n_749);
  and g252 (n_1149, n_1025, n_753);
  and g253 (n_1148, n_1025, n_1113);
  or g254 (n_1150, n_1148, n_1149);
  and g255 (n_1151, n_1150, n_750);
  or g256 (n_1152, n_752, n_1151);
  and g257 (n_1153, n_1152, n_1124);
  or g258 (n_1155, n_1153, n_1154);
  and g259 (n_1156, n_1155, n_748);
  or g260 (n_1158, n_751, n_1156);
  and g262 (n_1168, n_1027, n_749);
  and g263 (n_1163, n_1027, n_753);
  and g264 (n_1162, n_1027, n_1113);
  or g265 (n_1164, n_1162, n_1163);
  and g266 (n_1165, n_1164, n_750);
  or g267 (n_1166, n_752, n_1165);
  and g268 (n_1167, n_1166, n_1124);
  or g269 (n_1169, n_1167, n_1168);
  and g270 (n_1170, n_1169, n_748);
  or g271 (n_1172, n_751, n_1170);
  and g273 (n_1182, n_1029, n_749);
  and g274 (n_1177, n_1029, n_753);
  and g275 (n_1176, n_1029, n_1113);
  or g276 (n_1178, n_1176, n_1177);
  and g277 (n_1179, n_1178, n_750);
  or g278 (n_1180, n_752, n_1179);
  and g279 (n_1181, n_1180, n_1124);
  or g280 (n_1183, n_1181, n_1182);
  and g281 (n_1184, n_1183, n_748);
  or g282 (n_1186, n_751, n_1184);
  and g284 (n_1196, n_1031, n_749);
  and g285 (n_1191, n_1031, n_753);
  and g286 (n_1190, n_1031, n_1113);
  or g287 (n_1192, n_1190, n_1191);
  and g288 (n_1193, n_1192, n_750);
  or g289 (n_1194, n_752, n_1193);
  and g290 (n_1195, n_1194, n_1124);
  or g291 (n_1197, n_1195, n_1196);
  and g292 (n_1198, n_1197, n_748);
  or g293 (n_1200, n_751, n_1198);
  and g295 (n_1210, n_1033, n_749);
  and g296 (n_1205, n_1033, n_753);
  and g297 (n_1204, n_1033, n_1113);
  or g298 (n_1206, n_1204, n_1205);
  and g299 (n_1207, n_1206, n_750);
  or g300 (n_1208, n_752, n_1207);
  and g301 (n_1209, n_1208, n_1124);
  or g302 (n_1211, n_1209, n_1210);
  and g303 (n_1212, n_1211, n_748);
  or g304 (n_1214, n_751, n_1212);
  and g306 (n_1224, n_1035, n_749);
  and g307 (n_1219, n_1035, n_753);
  and g308 (n_1218, n_1035, n_1113);
  or g309 (n_1220, n_1218, n_1219);
  and g310 (n_1221, n_1220, n_750);
  or g311 (n_1222, n_752, n_1221);
  and g312 (n_1223, n_1222, n_1124);
  or g313 (n_1225, n_1223, n_1224);
  and g314 (n_1226, n_1225, n_748);
  or g315 (n_1228, n_751, n_1226);
  and g317 (n_1238, n_1037, n_749);
  and g318 (n_1233, n_1037, n_753);
  and g319 (n_1232, n_1037, n_1113);
  or g320 (n_1234, n_1232, n_1233);
  and g321 (n_1235, n_1234, n_750);
  or g322 (n_1236, n_752, n_1235);
  and g323 (n_1237, n_1236, n_1124);
  or g324 (n_1239, n_1237, n_1238);
  and g325 (n_1240, n_1239, n_748);
  or g326 (n_1242, n_751, n_1240);
  and g328 (n_1252, n_1039, n_749);
  and g329 (n_1247, n_1039, n_753);
  and g330 (n_1246, n_1039, n_1113);
  or g331 (n_1248, n_1246, n_1247);
  and g332 (n_1249, n_1248, n_750);
  or g333 (n_1250, n_752, n_1249);
  and g334 (n_1251, n_1250, n_1124);
  or g335 (n_1253, n_1251, n_1252);
  and g336 (n_1254, n_1253, n_748);
  or g337 (n_1256, n_751, n_1254);
  and g339 (n_1266, n_1041, n_749);
  and g340 (n_1261, n_1041, n_753);
  and g341 (n_1260, n_1041, n_1113);
  or g342 (n_1262, n_1260, n_1261);
  and g343 (n_1263, n_1262, n_750);
  or g344 (n_1264, n_752, n_1263);
  and g345 (n_1265, n_1264, n_1124);
  or g346 (n_1267, n_1265, n_1266);
  and g347 (n_1268, n_1267, n_748);
  or g348 (n_1270, n_751, n_1268);
  and g350 (n_1280, n_1043, n_749);
  and g351 (n_1275, n_1043, n_753);
  and g352 (n_1274, n_1043, n_1113);
  or g353 (n_1276, n_1274, n_1275);
  and g354 (n_1277, n_1276, n_750);
  or g355 (n_1278, n_752, n_1277);
  and g356 (n_1279, n_1278, n_1124);
  or g357 (n_1281, n_1279, n_1280);
  and g358 (n_1282, n_1281, n_748);
  or g359 (n_1284, n_751, n_1282);
  and g361 (n_1294, n_1045, n_749);
  and g362 (n_1289, n_1045, n_753);
  and g363 (n_1288, n_1045, n_1113);
  or g364 (n_1290, n_1288, n_1289);
  and g365 (n_1291, n_1290, n_750);
  or g366 (n_1292, n_752, n_1291);
  and g367 (n_1293, n_1292, n_1124);
  or g368 (n_1295, n_1293, n_1294);
  and g369 (n_1296, n_1295, n_748);
  or g370 (n_1298, n_751, n_1296);
  and g372 (n_1308, n_1047, n_749);
  and g373 (n_1303, n_1047, n_753);
  and g374 (n_1302, n_1047, n_1113);
  or g375 (n_1304, n_1302, n_1303);
  and g376 (n_1305, n_1304, n_750);
  or g377 (n_1306, n_752, n_1305);
  and g378 (n_1307, n_1306, n_1124);
  or g379 (n_1309, n_1307, n_1308);
  and g380 (n_1310, n_1309, n_748);
  or g381 (n_1312, n_751, n_1310);
  and g383 (n_1322, n_1049, n_749);
  and g384 (n_1317, n_1049, n_753);
  and g385 (n_1316, n_1049, n_1113);
  or g386 (n_1318, n_1316, n_1317);
  and g387 (n_1319, n_1318, n_750);
  or g388 (n_1320, n_752, n_1319);
  and g389 (n_1321, n_1320, n_1124);
  or g390 (n_1323, n_1321, n_1322);
  and g391 (n_1324, n_1323, n_748);
  or g392 (n_1326, n_751, n_1324);
  and g394 (n_1336, n_1051, n_749);
  and g395 (n_1331, n_1051, n_753);
  and g396 (n_1330, n_1051, n_1113);
  or g397 (n_1332, n_1330, n_1331);
  and g398 (n_1333, n_1332, n_750);
  or g399 (n_1334, n_752, n_1333);
  and g400 (n_1335, n_1334, n_1124);
  or g401 (n_1337, n_1335, n_1336);
  and g402 (n_1338, n_1337, n_748);
  or g403 (n_1340, n_751, n_1338);
  and g405 (n_1350, n_1053, n_749);
  and g406 (n_1345, n_1053, n_753);
  and g407 (n_1344, n_1053, n_1113);
  or g408 (n_1346, n_1344, n_1345);
  and g409 (n_1347, n_1346, n_750);
  or g410 (n_1348, n_752, n_1347);
  and g411 (n_1349, n_1348, n_1124);
  or g412 (n_1351, n_1349, n_1350);
  and g413 (n_1352, n_1351, n_748);
  or g414 (n_1354, n_751, n_1352);
  and g416 (n_1364, n_1055, n_749);
  and g417 (n_1359, n_1055, n_753);
  and g418 (n_1358, n_1055, n_1113);
  or g419 (n_1360, n_1358, n_1359);
  and g420 (n_1361, n_1360, n_750);
  or g421 (n_1362, n_752, n_1361);
  and g422 (n_1363, n_1362, n_1124);
  or g423 (n_1365, n_1363, n_1364);
  and g424 (n_1366, n_1365, n_748);
  or g425 (n_1368, n_751, n_1366);
  and g427 (n_1378, n_1057, n_749);
  and g428 (n_1373, n_1057, n_753);
  and g429 (n_1372, n_1057, n_1113);
  or g430 (n_1374, n_1372, n_1373);
  and g431 (n_1375, n_1374, n_750);
  or g432 (n_1376, n_752, n_1375);
  and g433 (n_1377, n_1376, n_1124);
  or g434 (n_1379, n_1377, n_1378);
  and g435 (n_1380, n_1379, n_748);
  or g436 (n_1382, n_751, n_1380);
  and g438 (n_1392, n_1059, n_749);
  and g439 (n_1387, n_1059, n_753);
  and g440 (n_1386, n_1059, n_1113);
  or g441 (n_1388, n_1386, n_1387);
  and g442 (n_1389, n_1388, n_750);
  or g443 (n_1390, n_752, n_1389);
  and g444 (n_1391, n_1390, n_1124);
  or g445 (n_1393, n_1391, n_1392);
  and g446 (n_1394, n_1393, n_748);
  or g447 (n_1396, n_751, n_1394);
  and g449 (n_1406, n_1061, n_749);
  and g450 (n_1401, n_1061, n_753);
  and g451 (n_1400, n_1061, n_1113);
  or g452 (n_1402, n_1400, n_1401);
  and g453 (n_1403, n_1402, n_750);
  or g454 (n_1404, n_752, n_1403);
  and g455 (n_1405, n_1404, n_1124);
  or g456 (n_1407, n_1405, n_1406);
  and g457 (n_1408, n_1407, n_748);
  or g458 (n_1410, n_751, n_1408);
  and g460 (n_1420, n_1063, n_749);
  and g461 (n_1415, n_1063, n_753);
  and g462 (n_1414, n_1063, n_1113);
  or g463 (n_1416, n_1414, n_1415);
  and g464 (n_1417, n_1416, n_750);
  or g465 (n_1418, n_752, n_1417);
  and g466 (n_1419, n_1418, n_1124);
  or g467 (n_1421, n_1419, n_1420);
  and g468 (n_1422, n_1421, n_748);
  or g469 (n_1424, n_751, n_1422);
  and g471 (n_1434, n_1065, n_749);
  and g472 (n_1429, n_1065, n_753);
  and g473 (n_1428, n_1065, n_1113);
  or g474 (n_1430, n_1428, n_1429);
  and g475 (n_1431, n_1430, n_750);
  or g476 (n_1432, n_752, n_1431);
  and g477 (n_1433, n_1432, n_1124);
  or g478 (n_1435, n_1433, n_1434);
  and g479 (n_1436, n_1435, n_748);
  or g480 (n_1438, n_751, n_1436);
  and g482 (n_1448, n_1067, n_749);
  and g483 (n_1443, n_1067, n_753);
  and g484 (n_1442, n_1067, n_1113);
  or g485 (n_1444, n_1442, n_1443);
  and g486 (n_1445, n_1444, n_750);
  or g487 (n_1446, n_752, n_1445);
  and g488 (n_1447, n_1446, n_1124);
  or g489 (n_1449, n_1447, n_1448);
  and g490 (n_1450, n_1449, n_748);
  or g491 (n_1452, n_751, n_1450);
  and g493 (n_1462, n_1069, n_749);
  and g494 (n_1457, n_1069, n_753);
  and g495 (n_1456, n_1069, n_1113);
  or g496 (n_1458, n_1456, n_1457);
  and g497 (n_1459, n_1458, n_750);
  or g498 (n_1460, n_752, n_1459);
  and g499 (n_1461, n_1460, n_1124);
  or g500 (n_1463, n_1461, n_1462);
  and g501 (n_1464, n_1463, n_748);
  or g502 (n_1466, n_751, n_1464);
  and g504 (n_1476, n_1071, n_749);
  and g505 (n_1471, n_1071, n_753);
  and g506 (n_1470, n_1071, n_1113);
  or g507 (n_1472, n_1470, n_1471);
  and g508 (n_1473, n_1472, n_750);
  or g509 (n_1474, n_752, n_1473);
  and g510 (n_1475, n_1474, n_1124);
  or g511 (n_1477, n_1475, n_1476);
  and g512 (n_1478, n_1477, n_748);
  or g513 (n_1480, n_751, n_1478);
  and g515 (n_1490, n_1073, n_749);
  and g516 (n_1485, n_1073, n_753);
  and g517 (n_1484, n_1073, n_1113);
  or g518 (n_1486, n_1484, n_1485);
  and g519 (n_1487, n_1486, n_750);
  or g520 (n_1488, n_752, n_1487);
  and g521 (n_1489, n_1488, n_1124);
  or g522 (n_1491, n_1489, n_1490);
  and g523 (n_1492, n_1491, n_748);
  or g524 (n_1494, n_751, n_1492);
  and g526 (n_1504, n_1075, n_749);
  and g527 (n_1499, n_1075, n_753);
  and g528 (n_1498, n_1075, n_1113);
  or g529 (n_1500, n_1498, n_1499);
  and g530 (n_1501, n_1500, n_750);
  or g531 (n_1502, n_752, n_1501);
  and g532 (n_1503, n_1502, n_1124);
  or g533 (n_1505, n_1503, n_1504);
  and g534 (n_1506, n_1505, n_748);
  or g535 (n_1508, n_751, n_1506);
  and g537 (n_1518, n_1077, n_749);
  and g538 (n_1513, n_1077, n_753);
  and g539 (n_1512, n_1077, n_1113);
  or g540 (n_1514, n_1512, n_1513);
  and g541 (n_1515, n_1514, n_750);
  or g542 (n_1516, n_752, n_1515);
  and g543 (n_1517, n_1516, n_1124);
  or g544 (n_1519, n_1517, n_1518);
  and g545 (n_1520, n_1519, n_748);
  or g546 (n_1522, n_751, n_1520);
  and g548 (n_1532, n_1079, n_749);
  and g549 (n_1527, n_1079, n_753);
  and g550 (n_1526, n_1079, n_1113);
  or g551 (n_1528, n_1526, n_1527);
  and g552 (n_1529, n_1528, n_750);
  or g553 (n_1530, n_752, n_1529);
  and g554 (n_1531, n_1530, n_1124);
  or g555 (n_1533, n_1531, n_1532);
  and g556 (n_1534, n_1533, n_748);
  or g557 (n_1536, n_751, n_1534);
  and g559 (n_1546, n_1081, n_749);
  and g560 (n_1541, n_1081, n_753);
  and g561 (n_1540, n_1081, n_1113);
  or g562 (n_1542, n_1540, n_1541);
  and g563 (n_1543, n_1542, n_750);
  or g564 (n_1544, n_752, n_1543);
  and g565 (n_1545, n_1544, n_1124);
  or g566 (n_1547, n_1545, n_1546);
  and g567 (n_1548, n_1547, n_748);
  or g568 (n_1550, n_751, n_1548);
  and g570 (n_1560, n_1083, n_749);
  and g571 (n_1555, n_1083, n_753);
  and g572 (n_1554, n_1083, n_1113);
  or g573 (n_1556, n_1554, n_1555);
  and g574 (n_1557, n_1556, n_750);
  or g575 (n_1558, n_752, n_1557);
  and g576 (n_1559, n_1558, n_1124);
  or g577 (n_1561, n_1559, n_1560);
  and g578 (n_1562, n_1561, n_748);
  or g579 (n_1564, n_751, n_1562);
  and g581 (n_1574, n_1088, n_749);
  and g582 (n_1569, n_1088, n_753);
  and g583 (n_1568, n_1088, n_1113);
  or g584 (n_1570, n_1568, n_1569);
  and g585 (n_1571, n_1570, n_750);
  or g586 (n_1572, n_752, n_1571);
  and g587 (n_1573, n_1572, n_1124);
  or g588 (n_1575, n_1573, n_1574);
  and g589 (n_1576, n_1575, n_748);
  or g590 (n_1578, n_751, n_1576);
  and g592 (n_1588, n_1093, n_749);
  and g593 (n_1583, n_1093, n_753);
  and g594 (n_1582, n_1093, n_1113);
  or g595 (n_1584, n_1582, n_1583);
  and g596 (n_1585, n_1584, n_750);
  or g597 (n_1586, n_752, n_1585);
  and g598 (n_1587, n_1586, n_1124);
  or g599 (n_1589, n_1587, n_1588);
  and g600 (n_1590, n_1589, n_748);
  or g601 (n_1592, n_751, n_1590);
  and g603 (n_1602, n_1098, n_749);
  and g604 (n_1597, n_1098, n_753);
  and g605 (n_1596, n_1098, n_1113);
  or g606 (n_1598, n_1596, n_1597);
  and g607 (n_1599, n_1598, n_750);
  or g608 (n_1600, n_752, n_1599);
  and g609 (n_1601, n_1600, n_1124);
  or g610 (n_1603, n_1601, n_1602);
  and g611 (n_1604, n_1603, n_748);
  or g612 (n_1606, n_751, n_1604);
  and g614 (n_1616, n_1100, n_749);
  and g615 (n_1611, n_1100, n_753);
  and g616 (n_1610, n_1100, n_1113);
  or g617 (n_1612, n_1610, n_1611);
  and g618 (n_1613, n_1612, n_750);
  or g619 (n_1614, n_752, n_1613);
  and g620 (n_1615, n_1614, n_1124);
  or g621 (n_1617, n_1615, n_1616);
  and g622 (n_1618, n_1617, n_748);
  or g623 (n_1620, n_751, n_1618);
  and g625 (n_1630, n_1102, n_749);
  and g626 (n_1625, n_1102, n_753);
  and g627 (n_1624, n_1102, n_1113);
  or g628 (n_1626, n_1624, n_1625);
  and g629 (n_1627, n_1626, n_750);
  or g630 (n_1628, n_752, n_1627);
  and g631 (n_1629, n_1628, n_1124);
  or g632 (n_1631, n_1629, n_1630);
  and g633 (n_1632, n_1631, n_748);
  or g634 (n_1634, n_751, n_1632);
  not g1 (n_747, rst_n);
  and g642 (n_770, n_1013, n_1014);
  and g645 (n_830, n_1016, n_1014);
  CDN_flop \DAC_out_reg[30][0] (.clk (clk), .d (\registers[36] [0]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [0]));
  CDN_flop \DAC_out_reg[30][1] (.clk (clk), .d (\registers[36] [1]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [1]));
  CDN_flop \DAC_out_reg[30][2] (.clk (clk), .d (\registers[36] [2]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [2]));
  CDN_flop \DAC_out_reg[30][3] (.clk (clk), .d (\registers[36] [3]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [3]));
  CDN_flop \DAC_out_reg[30][4] (.clk (clk), .d (\registers[36] [4]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [4]));
  CDN_flop \DAC_out_reg[30][5] (.clk (clk), .d (\registers[36] [5]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [5]));
  CDN_flop \DAC_out_reg[30][6] (.clk (clk), .d (\registers[36] [6]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [6]));
  CDN_flop \DAC_out_reg[30][7] (.clk (clk), .d (\registers[36] [7]),
       .sena (\registers_en[36] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[30] [7]));
  CDN_flop \DAC_out_reg[29][0] (.clk (clk), .d (\registers[35] [0]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [0]));
  CDN_flop \DAC_out_reg[29][1] (.clk (clk), .d (\registers[35] [1]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [1]));
  CDN_flop \DAC_out_reg[29][2] (.clk (clk), .d (\registers[35] [2]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [2]));
  CDN_flop \DAC_out_reg[29][3] (.clk (clk), .d (\registers[35] [3]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [3]));
  CDN_flop \DAC_out_reg[29][4] (.clk (clk), .d (\registers[35] [4]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [4]));
  CDN_flop \DAC_out_reg[29][5] (.clk (clk), .d (\registers[35] [5]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [5]));
  CDN_flop \DAC_out_reg[29][6] (.clk (clk), .d (\registers[35] [6]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [6]));
  CDN_flop \DAC_out_reg[29][7] (.clk (clk), .d (\registers[35] [7]),
       .sena (\registers_en[35] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[29] [7]));
  CDN_flop \DAC_out_reg[28][0] (.clk (clk), .d (\registers[34] [0]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [0]));
  CDN_flop \DAC_out_reg[28][1] (.clk (clk), .d (\registers[34] [1]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [1]));
  CDN_flop \DAC_out_reg[28][2] (.clk (clk), .d (\registers[34] [2]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [2]));
  CDN_flop \DAC_out_reg[28][3] (.clk (clk), .d (\registers[34] [3]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [3]));
  CDN_flop \DAC_out_reg[28][4] (.clk (clk), .d (\registers[34] [4]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [4]));
  CDN_flop \DAC_out_reg[28][5] (.clk (clk), .d (\registers[34] [5]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [5]));
  CDN_flop \DAC_out_reg[28][6] (.clk (clk), .d (\registers[34] [6]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [6]));
  CDN_flop \DAC_out_reg[28][7] (.clk (clk), .d (\registers[34] [7]),
       .sena (\registers_en[34] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[28] [7]));
  CDN_flop \DAC_out_reg[27][0] (.clk (clk), .d (\registers[33] [0]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [0]));
  CDN_flop \DAC_out_reg[27][1] (.clk (clk), .d (\registers[33] [1]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [1]));
  CDN_flop \DAC_out_reg[27][2] (.clk (clk), .d (\registers[33] [2]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [2]));
  CDN_flop \DAC_out_reg[27][3] (.clk (clk), .d (\registers[33] [3]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [3]));
  CDN_flop \DAC_out_reg[27][4] (.clk (clk), .d (\registers[33] [4]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [4]));
  CDN_flop \DAC_out_reg[27][5] (.clk (clk), .d (\registers[33] [5]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [5]));
  CDN_flop \DAC_out_reg[27][6] (.clk (clk), .d (\registers[33] [6]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [6]));
  CDN_flop \DAC_out_reg[27][7] (.clk (clk), .d (\registers[33] [7]),
       .sena (\registers_en[33] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[27] [7]));
  CDN_flop \DAC_out_reg[26][0] (.clk (clk), .d (\registers[32] [0]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [0]));
  CDN_flop \DAC_out_reg[26][1] (.clk (clk), .d (\registers[32] [1]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [1]));
  CDN_flop \DAC_out_reg[26][2] (.clk (clk), .d (\registers[32] [2]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [2]));
  CDN_flop \DAC_out_reg[26][3] (.clk (clk), .d (\registers[32] [3]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [3]));
  CDN_flop \DAC_out_reg[26][4] (.clk (clk), .d (\registers[32] [4]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [4]));
  CDN_flop \DAC_out_reg[26][5] (.clk (clk), .d (\registers[32] [5]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [5]));
  CDN_flop \DAC_out_reg[26][6] (.clk (clk), .d (\registers[32] [6]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [6]));
  CDN_flop \DAC_out_reg[26][7] (.clk (clk), .d (\registers[32] [7]),
       .sena (\registers_en[32] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[26] [7]));
  CDN_flop \DAC_out_reg[25][0] (.clk (clk), .d (\registers[31] [0]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [0]));
  CDN_flop \DAC_out_reg[25][1] (.clk (clk), .d (\registers[31] [1]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [1]));
  CDN_flop \DAC_out_reg[25][2] (.clk (clk), .d (\registers[31] [2]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [2]));
  CDN_flop \DAC_out_reg[25][3] (.clk (clk), .d (\registers[31] [3]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [3]));
  CDN_flop \DAC_out_reg[25][4] (.clk (clk), .d (\registers[31] [4]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [4]));
  CDN_flop \DAC_out_reg[25][5] (.clk (clk), .d (\registers[31] [5]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [5]));
  CDN_flop \DAC_out_reg[25][6] (.clk (clk), .d (\registers[31] [6]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [6]));
  CDN_flop \DAC_out_reg[25][7] (.clk (clk), .d (\registers[31] [7]),
       .sena (\registers_en[31] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[25] [7]));
  CDN_flop \DAC_out_reg[24][0] (.clk (clk), .d (\registers[30] [0]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [0]));
  CDN_flop \DAC_out_reg[24][1] (.clk (clk), .d (\registers[30] [1]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [1]));
  CDN_flop \DAC_out_reg[24][2] (.clk (clk), .d (\registers[30] [2]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [2]));
  CDN_flop \DAC_out_reg[24][3] (.clk (clk), .d (\registers[30] [3]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [3]));
  CDN_flop \DAC_out_reg[24][4] (.clk (clk), .d (\registers[30] [4]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [4]));
  CDN_flop \DAC_out_reg[24][5] (.clk (clk), .d (\registers[30] [5]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [5]));
  CDN_flop \DAC_out_reg[24][6] (.clk (clk), .d (\registers[30] [6]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [6]));
  CDN_flop \DAC_out_reg[24][7] (.clk (clk), .d (\registers[30] [7]),
       .sena (\registers_en[30] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[24] [7]));
  CDN_flop \DAC_out_reg[23][0] (.clk (clk), .d (\registers[29] [0]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [0]));
  CDN_flop \DAC_out_reg[23][1] (.clk (clk), .d (\registers[29] [1]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [1]));
  CDN_flop \DAC_out_reg[23][2] (.clk (clk), .d (\registers[29] [2]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [2]));
  CDN_flop \DAC_out_reg[23][3] (.clk (clk), .d (\registers[29] [3]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [3]));
  CDN_flop \DAC_out_reg[23][4] (.clk (clk), .d (\registers[29] [4]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [4]));
  CDN_flop \DAC_out_reg[23][5] (.clk (clk), .d (\registers[29] [5]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [5]));
  CDN_flop \DAC_out_reg[23][6] (.clk (clk), .d (\registers[29] [6]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [6]));
  CDN_flop \DAC_out_reg[23][7] (.clk (clk), .d (\registers[29] [7]),
       .sena (\registers_en[29] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[23] [7]));
  CDN_flop \DAC_out_reg[22][0] (.clk (clk), .d (\registers[28] [0]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [0]));
  CDN_flop \DAC_out_reg[22][1] (.clk (clk), .d (\registers[28] [1]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [1]));
  CDN_flop \DAC_out_reg[22][2] (.clk (clk), .d (\registers[28] [2]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [2]));
  CDN_flop \DAC_out_reg[22][3] (.clk (clk), .d (\registers[28] [3]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [3]));
  CDN_flop \DAC_out_reg[22][4] (.clk (clk), .d (\registers[28] [4]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [4]));
  CDN_flop \DAC_out_reg[22][5] (.clk (clk), .d (\registers[28] [5]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [5]));
  CDN_flop \DAC_out_reg[22][6] (.clk (clk), .d (\registers[28] [6]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [6]));
  CDN_flop \DAC_out_reg[22][7] (.clk (clk), .d (\registers[28] [7]),
       .sena (\registers_en[28] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[22] [7]));
  CDN_flop \DAC_out_reg[21][0] (.clk (clk), .d (\registers[27] [0]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [0]));
  CDN_flop \DAC_out_reg[21][1] (.clk (clk), .d (\registers[27] [1]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [1]));
  CDN_flop \DAC_out_reg[21][2] (.clk (clk), .d (\registers[27] [2]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [2]));
  CDN_flop \DAC_out_reg[21][3] (.clk (clk), .d (\registers[27] [3]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [3]));
  CDN_flop \DAC_out_reg[21][4] (.clk (clk), .d (\registers[27] [4]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [4]));
  CDN_flop \DAC_out_reg[21][5] (.clk (clk), .d (\registers[27] [5]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [5]));
  CDN_flop \DAC_out_reg[21][6] (.clk (clk), .d (\registers[27] [6]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [6]));
  CDN_flop \DAC_out_reg[21][7] (.clk (clk), .d (\registers[27] [7]),
       .sena (\registers_en[27] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[21] [7]));
  CDN_flop \DAC_out_reg[20][0] (.clk (clk), .d (\registers[26] [0]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [0]));
  CDN_flop \DAC_out_reg[20][1] (.clk (clk), .d (\registers[26] [1]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [1]));
  CDN_flop \DAC_out_reg[20][2] (.clk (clk), .d (\registers[26] [2]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [2]));
  CDN_flop \DAC_out_reg[20][3] (.clk (clk), .d (\registers[26] [3]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [3]));
  CDN_flop \DAC_out_reg[20][4] (.clk (clk), .d (\registers[26] [4]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [4]));
  CDN_flop \DAC_out_reg[20][5] (.clk (clk), .d (\registers[26] [5]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [5]));
  CDN_flop \DAC_out_reg[20][6] (.clk (clk), .d (\registers[26] [6]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [6]));
  CDN_flop \DAC_out_reg[20][7] (.clk (clk), .d (\registers[26] [7]),
       .sena (\registers_en[26] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[20] [7]));
  CDN_flop \DAC_out_reg[19][0] (.clk (clk), .d (\registers[25] [0]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [0]));
  CDN_flop \DAC_out_reg[19][1] (.clk (clk), .d (\registers[25] [1]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [1]));
  CDN_flop \DAC_out_reg[19][2] (.clk (clk), .d (\registers[25] [2]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [2]));
  CDN_flop \DAC_out_reg[19][3] (.clk (clk), .d (\registers[25] [3]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [3]));
  CDN_flop \DAC_out_reg[19][4] (.clk (clk), .d (\registers[25] [4]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [4]));
  CDN_flop \DAC_out_reg[19][5] (.clk (clk), .d (\registers[25] [5]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [5]));
  CDN_flop \DAC_out_reg[19][6] (.clk (clk), .d (\registers[25] [6]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [6]));
  CDN_flop \DAC_out_reg[19][7] (.clk (clk), .d (\registers[25] [7]),
       .sena (\registers_en[25] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[19] [7]));
  CDN_flop \DAC_out_reg[18][0] (.clk (clk), .d (\registers[24] [0]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [0]));
  CDN_flop \DAC_out_reg[18][1] (.clk (clk), .d (\registers[24] [1]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [1]));
  CDN_flop \DAC_out_reg[18][2] (.clk (clk), .d (\registers[24] [2]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [2]));
  CDN_flop \DAC_out_reg[18][3] (.clk (clk), .d (\registers[24] [3]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [3]));
  CDN_flop \DAC_out_reg[18][4] (.clk (clk), .d (\registers[24] [4]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [4]));
  CDN_flop \DAC_out_reg[18][5] (.clk (clk), .d (\registers[24] [5]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [5]));
  CDN_flop \DAC_out_reg[18][6] (.clk (clk), .d (\registers[24] [6]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [6]));
  CDN_flop \DAC_out_reg[18][7] (.clk (clk), .d (\registers[24] [7]),
       .sena (\registers_en[24] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[18] [7]));
  CDN_flop \DAC_out_reg[17][0] (.clk (clk), .d (\registers[23] [0]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [0]));
  CDN_flop \DAC_out_reg[17][1] (.clk (clk), .d (\registers[23] [1]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [1]));
  CDN_flop \DAC_out_reg[17][2] (.clk (clk), .d (\registers[23] [2]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [2]));
  CDN_flop \DAC_out_reg[17][3] (.clk (clk), .d (\registers[23] [3]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [3]));
  CDN_flop \DAC_out_reg[17][4] (.clk (clk), .d (\registers[23] [4]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [4]));
  CDN_flop \DAC_out_reg[17][5] (.clk (clk), .d (\registers[23] [5]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [5]));
  CDN_flop \DAC_out_reg[17][6] (.clk (clk), .d (\registers[23] [6]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [6]));
  CDN_flop \DAC_out_reg[17][7] (.clk (clk), .d (\registers[23] [7]),
       .sena (\registers_en[23] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[17] [7]));
  CDN_flop \DAC_out_reg[16][0] (.clk (clk), .d (\registers[22] [0]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [0]));
  CDN_flop \DAC_out_reg[16][1] (.clk (clk), .d (\registers[22] [1]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [1]));
  CDN_flop \DAC_out_reg[16][2] (.clk (clk), .d (\registers[22] [2]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [2]));
  CDN_flop \DAC_out_reg[16][3] (.clk (clk), .d (\registers[22] [3]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [3]));
  CDN_flop \DAC_out_reg[16][4] (.clk (clk), .d (\registers[22] [4]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [4]));
  CDN_flop \DAC_out_reg[16][5] (.clk (clk), .d (\registers[22] [5]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [5]));
  CDN_flop \DAC_out_reg[16][6] (.clk (clk), .d (\registers[22] [6]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [6]));
  CDN_flop \DAC_out_reg[16][7] (.clk (clk), .d (\registers[22] [7]),
       .sena (\registers_en[22] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[16] [7]));
  CDN_flop \DAC_out_reg[15][0] (.clk (clk), .d (\registers[21] [0]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [0]));
  CDN_flop \DAC_out_reg[15][1] (.clk (clk), .d (\registers[21] [1]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [1]));
  CDN_flop \DAC_out_reg[15][2] (.clk (clk), .d (\registers[21] [2]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [2]));
  CDN_flop \DAC_out_reg[15][3] (.clk (clk), .d (\registers[21] [3]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [3]));
  CDN_flop \DAC_out_reg[15][4] (.clk (clk), .d (\registers[21] [4]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [4]));
  CDN_flop \DAC_out_reg[15][5] (.clk (clk), .d (\registers[21] [5]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [5]));
  CDN_flop \DAC_out_reg[15][6] (.clk (clk), .d (\registers[21] [6]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [6]));
  CDN_flop \DAC_out_reg[15][7] (.clk (clk), .d (\registers[21] [7]),
       .sena (\registers_en[21] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[15] [7]));
  CDN_flop \DAC_out_reg[14][0] (.clk (clk), .d (\registers[20] [0]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [0]));
  CDN_flop \DAC_out_reg[14][1] (.clk (clk), .d (\registers[20] [1]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [1]));
  CDN_flop \DAC_out_reg[14][2] (.clk (clk), .d (\registers[20] [2]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [2]));
  CDN_flop \DAC_out_reg[14][3] (.clk (clk), .d (\registers[20] [3]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [3]));
  CDN_flop \DAC_out_reg[14][4] (.clk (clk), .d (\registers[20] [4]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [4]));
  CDN_flop \DAC_out_reg[14][5] (.clk (clk), .d (\registers[20] [5]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [5]));
  CDN_flop \DAC_out_reg[14][6] (.clk (clk), .d (\registers[20] [6]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [6]));
  CDN_flop \DAC_out_reg[14][7] (.clk (clk), .d (\registers[20] [7]),
       .sena (\registers_en[20] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[14] [7]));
  CDN_flop \DAC_out_reg[13][0] (.clk (clk), .d (\registers[19] [0]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [0]));
  CDN_flop \DAC_out_reg[13][1] (.clk (clk), .d (\registers[19] [1]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [1]));
  CDN_flop \DAC_out_reg[13][2] (.clk (clk), .d (\registers[19] [2]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [2]));
  CDN_flop \DAC_out_reg[13][3] (.clk (clk), .d (\registers[19] [3]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [3]));
  CDN_flop \DAC_out_reg[13][4] (.clk (clk), .d (\registers[19] [4]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [4]));
  CDN_flop \DAC_out_reg[13][5] (.clk (clk), .d (\registers[19] [5]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [5]));
  CDN_flop \DAC_out_reg[13][6] (.clk (clk), .d (\registers[19] [6]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [6]));
  CDN_flop \DAC_out_reg[13][7] (.clk (clk), .d (\registers[19] [7]),
       .sena (\registers_en[19] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[13] [7]));
  CDN_flop \DAC_out_reg[12][0] (.clk (clk), .d (\registers[18] [0]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [0]));
  CDN_flop \DAC_out_reg[12][1] (.clk (clk), .d (\registers[18] [1]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [1]));
  CDN_flop \DAC_out_reg[12][2] (.clk (clk), .d (\registers[18] [2]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [2]));
  CDN_flop \DAC_out_reg[12][3] (.clk (clk), .d (\registers[18] [3]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [3]));
  CDN_flop \DAC_out_reg[12][4] (.clk (clk), .d (\registers[18] [4]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [4]));
  CDN_flop \DAC_out_reg[12][5] (.clk (clk), .d (\registers[18] [5]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [5]));
  CDN_flop \DAC_out_reg[12][6] (.clk (clk), .d (\registers[18] [6]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [6]));
  CDN_flop \DAC_out_reg[12][7] (.clk (clk), .d (\registers[18] [7]),
       .sena (\registers_en[18] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[12] [7]));
  CDN_flop \DAC_out_reg[11][0] (.clk (clk), .d (\registers[17] [0]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [0]));
  CDN_flop \DAC_out_reg[11][1] (.clk (clk), .d (\registers[17] [1]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [1]));
  CDN_flop \DAC_out_reg[11][2] (.clk (clk), .d (\registers[17] [2]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [2]));
  CDN_flop \DAC_out_reg[11][3] (.clk (clk), .d (\registers[17] [3]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [3]));
  CDN_flop \DAC_out_reg[11][4] (.clk (clk), .d (\registers[17] [4]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [4]));
  CDN_flop \DAC_out_reg[11][5] (.clk (clk), .d (\registers[17] [5]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [5]));
  CDN_flop \DAC_out_reg[11][6] (.clk (clk), .d (\registers[17] [6]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [6]));
  CDN_flop \DAC_out_reg[11][7] (.clk (clk), .d (\registers[17] [7]),
       .sena (\registers_en[17] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[11] [7]));
  CDN_flop \DAC_out_reg[10][0] (.clk (clk), .d (\registers[16] [0]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [0]));
  CDN_flop \DAC_out_reg[10][1] (.clk (clk), .d (\registers[16] [1]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [1]));
  CDN_flop \DAC_out_reg[10][2] (.clk (clk), .d (\registers[16] [2]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [2]));
  CDN_flop \DAC_out_reg[10][3] (.clk (clk), .d (\registers[16] [3]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [3]));
  CDN_flop \DAC_out_reg[10][4] (.clk (clk), .d (\registers[16] [4]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [4]));
  CDN_flop \DAC_out_reg[10][5] (.clk (clk), .d (\registers[16] [5]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [5]));
  CDN_flop \DAC_out_reg[10][6] (.clk (clk), .d (\registers[16] [6]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [6]));
  CDN_flop \DAC_out_reg[10][7] (.clk (clk), .d (\registers[16] [7]),
       .sena (\registers_en[16] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[10] [7]));
  CDN_flop \DAC_out_reg[9][0] (.clk (clk), .d (\registers[15] [0]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [0]));
  CDN_flop \DAC_out_reg[9][1] (.clk (clk), .d (\registers[15] [1]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [1]));
  CDN_flop \DAC_out_reg[9][2] (.clk (clk), .d (\registers[15] [2]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [2]));
  CDN_flop \DAC_out_reg[9][3] (.clk (clk), .d (\registers[15] [3]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [3]));
  CDN_flop \DAC_out_reg[9][4] (.clk (clk), .d (\registers[15] [4]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [4]));
  CDN_flop \DAC_out_reg[9][5] (.clk (clk), .d (\registers[15] [5]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [5]));
  CDN_flop \DAC_out_reg[9][6] (.clk (clk), .d (\registers[15] [6]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [6]));
  CDN_flop \DAC_out_reg[9][7] (.clk (clk), .d (\registers[15] [7]),
       .sena (\registers_en[15] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[9] [7]));
  CDN_flop \DAC_out_reg[8][0] (.clk (clk), .d (\registers[14] [0]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [0]));
  CDN_flop \DAC_out_reg[8][1] (.clk (clk), .d (\registers[14] [1]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [1]));
  CDN_flop \DAC_out_reg[8][2] (.clk (clk), .d (\registers[14] [2]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [2]));
  CDN_flop \DAC_out_reg[8][3] (.clk (clk), .d (\registers[14] [3]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [3]));
  CDN_flop \DAC_out_reg[8][4] (.clk (clk), .d (\registers[14] [4]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [4]));
  CDN_flop \DAC_out_reg[8][5] (.clk (clk), .d (\registers[14] [5]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [5]));
  CDN_flop \DAC_out_reg[8][6] (.clk (clk), .d (\registers[14] [6]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [6]));
  CDN_flop \DAC_out_reg[8][7] (.clk (clk), .d (\registers[14] [7]),
       .sena (\registers_en[14] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[8] [7]));
  CDN_flop \DAC_out_reg[7][0] (.clk (clk), .d (\registers[13] [0]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [0]));
  CDN_flop \DAC_out_reg[7][1] (.clk (clk), .d (\registers[13] [1]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [1]));
  CDN_flop \DAC_out_reg[7][2] (.clk (clk), .d (\registers[13] [2]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [2]));
  CDN_flop \DAC_out_reg[7][3] (.clk (clk), .d (\registers[13] [3]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [3]));
  CDN_flop \DAC_out_reg[7][4] (.clk (clk), .d (\registers[13] [4]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [4]));
  CDN_flop \DAC_out_reg[7][5] (.clk (clk), .d (\registers[13] [5]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [5]));
  CDN_flop \DAC_out_reg[7][6] (.clk (clk), .d (\registers[13] [6]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [6]));
  CDN_flop \DAC_out_reg[7][7] (.clk (clk), .d (\registers[13] [7]),
       .sena (\registers_en[13] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[7] [7]));
  CDN_flop \DAC_out_reg[6][0] (.clk (clk), .d (\registers[12] [0]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [0]));
  CDN_flop \DAC_out_reg[6][1] (.clk (clk), .d (\registers[12] [1]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [1]));
  CDN_flop \DAC_out_reg[6][2] (.clk (clk), .d (\registers[12] [2]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [2]));
  CDN_flop \DAC_out_reg[6][3] (.clk (clk), .d (\registers[12] [3]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [3]));
  CDN_flop \DAC_out_reg[6][4] (.clk (clk), .d (\registers[12] [4]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [4]));
  CDN_flop \DAC_out_reg[6][5] (.clk (clk), .d (\registers[12] [5]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [5]));
  CDN_flop \DAC_out_reg[6][6] (.clk (clk), .d (\registers[12] [6]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [6]));
  CDN_flop \DAC_out_reg[6][7] (.clk (clk), .d (\registers[12] [7]),
       .sena (\registers_en[12] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[6] [7]));
  CDN_flop \DAC_out_reg[5][0] (.clk (clk), .d (\registers[11] [0]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [0]));
  CDN_flop \DAC_out_reg[5][1] (.clk (clk), .d (\registers[11] [1]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [1]));
  CDN_flop \DAC_out_reg[5][2] (.clk (clk), .d (\registers[11] [2]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [2]));
  CDN_flop \DAC_out_reg[5][3] (.clk (clk), .d (\registers[11] [3]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [3]));
  CDN_flop \DAC_out_reg[5][4] (.clk (clk), .d (\registers[11] [4]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [4]));
  CDN_flop \DAC_out_reg[5][5] (.clk (clk), .d (\registers[11] [5]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [5]));
  CDN_flop \DAC_out_reg[5][6] (.clk (clk), .d (\registers[11] [6]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [6]));
  CDN_flop \DAC_out_reg[5][7] (.clk (clk), .d (\registers[11] [7]),
       .sena (\registers_en[11] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[5] [7]));
  CDN_flop \DAC_out_reg[4][0] (.clk (clk), .d (\registers[10] [0]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [0]));
  CDN_flop \DAC_out_reg[4][1] (.clk (clk), .d (\registers[10] [1]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [1]));
  CDN_flop \DAC_out_reg[4][2] (.clk (clk), .d (\registers[10] [2]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [2]));
  CDN_flop \DAC_out_reg[4][3] (.clk (clk), .d (\registers[10] [3]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [3]));
  CDN_flop \DAC_out_reg[4][4] (.clk (clk), .d (\registers[10] [4]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [4]));
  CDN_flop \DAC_out_reg[4][5] (.clk (clk), .d (\registers[10] [5]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [5]));
  CDN_flop \DAC_out_reg[4][6] (.clk (clk), .d (\registers[10] [6]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [6]));
  CDN_flop \DAC_out_reg[4][7] (.clk (clk), .d (\registers[10] [7]),
       .sena (\registers_en[10] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[4] [7]));
  CDN_flop \DAC_out_reg[3][0] (.clk (clk), .d (\registers[9] [0]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [0]));
  CDN_flop \DAC_out_reg[3][1] (.clk (clk), .d (\registers[9] [1]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [1]));
  CDN_flop \DAC_out_reg[3][2] (.clk (clk), .d (\registers[9] [2]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [2]));
  CDN_flop \DAC_out_reg[3][3] (.clk (clk), .d (\registers[9] [3]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [3]));
  CDN_flop \DAC_out_reg[3][4] (.clk (clk), .d (\registers[9] [4]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [4]));
  CDN_flop \DAC_out_reg[3][5] (.clk (clk), .d (\registers[9] [5]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [5]));
  CDN_flop \DAC_out_reg[3][6] (.clk (clk), .d (\registers[9] [6]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [6]));
  CDN_flop \DAC_out_reg[3][7] (.clk (clk), .d (\registers[9] [7]),
       .sena (\registers_en[9] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[3] [7]));
  CDN_flop \DAC_out_reg[2][0] (.clk (clk), .d (\registers[8] [0]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [0]));
  CDN_flop \DAC_out_reg[2][1] (.clk (clk), .d (\registers[8] [1]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [1]));
  CDN_flop \DAC_out_reg[2][2] (.clk (clk), .d (\registers[8] [2]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [2]));
  CDN_flop \DAC_out_reg[2][3] (.clk (clk), .d (\registers[8] [3]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [3]));
  CDN_flop \DAC_out_reg[2][4] (.clk (clk), .d (\registers[8] [4]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [4]));
  CDN_flop \DAC_out_reg[2][5] (.clk (clk), .d (\registers[8] [5]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [5]));
  CDN_flop \DAC_out_reg[2][6] (.clk (clk), .d (\registers[8] [6]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [6]));
  CDN_flop \DAC_out_reg[2][7] (.clk (clk), .d (\registers[8] [7]),
       .sena (\registers_en[8] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[2] [7]));
  CDN_flop \DAC_out_reg[1][0] (.clk (clk), .d (\registers[7] [0]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [0]));
  CDN_flop \DAC_out_reg[1][1] (.clk (clk), .d (\registers[7] [1]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [1]));
  CDN_flop \DAC_out_reg[1][2] (.clk (clk), .d (\registers[7] [2]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [2]));
  CDN_flop \DAC_out_reg[1][3] (.clk (clk), .d (\registers[7] [3]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [3]));
  CDN_flop \DAC_out_reg[1][4] (.clk (clk), .d (\registers[7] [4]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [4]));
  CDN_flop \DAC_out_reg[1][5] (.clk (clk), .d (\registers[7] [5]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [5]));
  CDN_flop \DAC_out_reg[1][6] (.clk (clk), .d (\registers[7] [6]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [6]));
  CDN_flop \DAC_out_reg[1][7] (.clk (clk), .d (\registers[7] [7]),
       .sena (\registers_en[7] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[1] [7]));
  CDN_flop \DAC_out_reg[0][0] (.clk (clk), .d (\registers[6] [0]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [0]));
  CDN_flop \DAC_out_reg[0][1] (.clk (clk), .d (\registers[6] [1]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [1]));
  CDN_flop \DAC_out_reg[0][2] (.clk (clk), .d (\registers[6] [2]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [2]));
  CDN_flop \DAC_out_reg[0][3] (.clk (clk), .d (\registers[6] [3]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [3]));
  CDN_flop \DAC_out_reg[0][4] (.clk (clk), .d (\registers[6] [4]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [4]));
  CDN_flop \DAC_out_reg[0][5] (.clk (clk), .d (\registers[6] [5]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [5]));
  CDN_flop \DAC_out_reg[0][6] (.clk (clk), .d (\registers[6] [6]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [6]));
  CDN_flop \DAC_out_reg[0][7] (.clk (clk), .d (\registers[6] [7]),
       .sena (\registers_en[6] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\DAC_out[0] [7]));
  CDN_flop \CS_control_reg[2][0] (.clk (clk), .d (\registers[2] [0]),
       .sena (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[2] [0]));
  CDN_flop \CS_control_reg[2][1] (.clk (clk), .d (\registers[2] [1]),
       .sena (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[2] [1]));
  CDN_flop \CS_control_reg[2][2] (.clk (clk), .d (\registers[2] [2]),
       .sena (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[2] [2]));
  CDN_flop \CS_control_reg[1][0] (.clk (clk), .d (\registers[1] [0]),
       .sena (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[1] [0]));
  CDN_flop \CS_control_reg[1][1] (.clk (clk), .d (\registers[1] [1]),
       .sena (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[1] [1]));
  CDN_flop \CS_control_reg[1][2] (.clk (clk), .d (\registers[1] [2]),
       .sena (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[1] [2]));
  CDN_flop \CS_control_reg[0][0] (.clk (clk), .d (\registers[0] [0]),
       .sena (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[0] [0]));
  CDN_flop \CS_control_reg[0][1] (.clk (clk), .d (\registers[0] [1]),
       .sena (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[0] [1]));
  CDN_flop \CS_control_reg[0][2] (.clk (clk), .d (\registers[0] [2]),
       .sena (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl
       (1'b0), .srd (1'b0), .q (\CS_control[0] [2]));
  CDN_flop \CP_reset_reg[2] (.clk (clk), .d (\registers[2] [3]), .sena
       (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\CP_reset[2] ));
  CDN_flop \CP_reset_reg[1] (.clk (clk), .d (\registers[1] [3]), .sena
       (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\CP_reset[1] ));
  CDN_flop \CP_reset_reg[0] (.clk (clk), .d (\registers[0] [3]), .sena
       (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\CP_reset[0] ));
  CDN_flop \Timer_EN_reg[2] (.clk (clk), .d (\registers[2] [5]), .sena
       (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Timer_EN[2] ));
  CDN_flop \Timer_EN_reg[1] (.clk (clk), .d (\registers[1] [5]), .sena
       (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Timer_EN[1] ));
  CDN_flop \Timer_EN_reg[0] (.clk (clk), .d (\registers[0] [5]), .sena
       (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Timer_EN[0] ));
  CDN_flop \Timer_FEN_reg[2] (.clk (clk), .d (\registers[2] [4]), .sena
       (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Timer_FEN[2] ));
  CDN_flop \Timer_FEN_reg[1] (.clk (clk), .d (\registers[1] [4]), .sena
       (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Timer_FEN[1] ));
  CDN_flop \Timer_FEN_reg[0] (.clk (clk), .d (\registers[0] [4]), .sena
       (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Timer_FEN[0] ));
  CDN_flop \Amp_EN_reg[2] (.clk (clk), .d (\registers[2] [6]), .sena
       (\registers_en[2] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Amp_EN[2] ));
  CDN_flop \Amp_EN_reg[1] (.clk (clk), .d (\registers[1] [6]), .sena
       (\registers_en[1] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Amp_EN[1] ));
  CDN_flop \Amp_EN_reg[0] (.clk (clk), .d (\registers[0] [6]), .sena
       (\registers_en[0] ), .aclr (n_747), .apre (1'b0), .srl (1'b0),
       .srd (1'b0), .q (\Amp_EN[0] ));
  CDN_flop \Data_out_reg[0] (.clk (clk), .d (\registers[Reg_addr] [0]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[0]));
  CDN_flop \Data_out_reg[1] (.clk (clk), .d (\registers[Reg_addr] [1]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[1]));
  CDN_flop \Data_out_reg[2] (.clk (clk), .d (\registers[Reg_addr] [2]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[2]));
  CDN_flop \Data_out_reg[3] (.clk (clk), .d (\registers[Reg_addr] [3]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[3]));
  CDN_flop \Data_out_reg[4] (.clk (clk), .d (\registers[Reg_addr] [4]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[4]));
  CDN_flop \Data_out_reg[5] (.clk (clk), .d (\registers[Reg_addr] [5]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[5]));
  CDN_flop \Data_out_reg[6] (.clk (clk), .d (\registers[Reg_addr] [6]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[6]));
  CDN_flop \Data_out_reg[7] (.clk (clk), .d (\registers[Reg_addr] [7]),
       .sena (n_1020), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd
       (1'b0), .q (Data_out[7]));
  CDN_flop \registers_reg[36][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [0]));
  CDN_flop \registers_reg[36][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [1]));
  CDN_flop \registers_reg[36][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [2]));
  CDN_flop \registers_reg[36][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [3]));
  CDN_flop \registers_reg[36][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [4]));
  CDN_flop \registers_reg[36][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [5]));
  CDN_flop \registers_reg[36][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [6]));
  CDN_flop \registers_reg[36][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1022), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[36] [7]));
  CDN_flop \registers_reg[35][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [0]));
  CDN_flop \registers_reg[35][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [1]));
  CDN_flop \registers_reg[35][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [2]));
  CDN_flop \registers_reg[35][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [3]));
  CDN_flop \registers_reg[35][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [4]));
  CDN_flop \registers_reg[35][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [5]));
  CDN_flop \registers_reg[35][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [6]));
  CDN_flop \registers_reg[35][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1024), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[35] [7]));
  CDN_flop \registers_reg[34][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [0]));
  CDN_flop \registers_reg[34][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [1]));
  CDN_flop \registers_reg[34][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [2]));
  CDN_flop \registers_reg[34][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [3]));
  CDN_flop \registers_reg[34][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [4]));
  CDN_flop \registers_reg[34][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [5]));
  CDN_flop \registers_reg[34][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [6]));
  CDN_flop \registers_reg[34][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1026), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[34] [7]));
  CDN_flop \registers_reg[33][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [0]));
  CDN_flop \registers_reg[33][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [1]));
  CDN_flop \registers_reg[33][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [2]));
  CDN_flop \registers_reg[33][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [3]));
  CDN_flop \registers_reg[33][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [4]));
  CDN_flop \registers_reg[33][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [5]));
  CDN_flop \registers_reg[33][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [6]));
  CDN_flop \registers_reg[33][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1028), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[33] [7]));
  CDN_flop \registers_reg[32][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [0]));
  CDN_flop \registers_reg[32][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [1]));
  CDN_flop \registers_reg[32][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [2]));
  CDN_flop \registers_reg[32][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [3]));
  CDN_flop \registers_reg[32][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [4]));
  CDN_flop \registers_reg[32][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [5]));
  CDN_flop \registers_reg[32][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [6]));
  CDN_flop \registers_reg[32][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1030), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[32] [7]));
  CDN_flop \registers_reg[31][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [0]));
  CDN_flop \registers_reg[31][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [1]));
  CDN_flop \registers_reg[31][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [2]));
  CDN_flop \registers_reg[31][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [3]));
  CDN_flop \registers_reg[31][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [4]));
  CDN_flop \registers_reg[31][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [5]));
  CDN_flop \registers_reg[31][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [6]));
  CDN_flop \registers_reg[31][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1032), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[31] [7]));
  CDN_flop \registers_reg[30][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [0]));
  CDN_flop \registers_reg[30][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [1]));
  CDN_flop \registers_reg[30][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [2]));
  CDN_flop \registers_reg[30][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [3]));
  CDN_flop \registers_reg[30][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [4]));
  CDN_flop \registers_reg[30][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [5]));
  CDN_flop \registers_reg[30][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [6]));
  CDN_flop \registers_reg[30][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1034), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[30] [7]));
  CDN_flop \registers_reg[29][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [0]));
  CDN_flop \registers_reg[29][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [1]));
  CDN_flop \registers_reg[29][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [2]));
  CDN_flop \registers_reg[29][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [3]));
  CDN_flop \registers_reg[29][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [4]));
  CDN_flop \registers_reg[29][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [5]));
  CDN_flop \registers_reg[29][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [6]));
  CDN_flop \registers_reg[29][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1036), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[29] [7]));
  CDN_flop \registers_reg[28][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [0]));
  CDN_flop \registers_reg[28][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [1]));
  CDN_flop \registers_reg[28][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [2]));
  CDN_flop \registers_reg[28][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [3]));
  CDN_flop \registers_reg[28][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [4]));
  CDN_flop \registers_reg[28][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [5]));
  CDN_flop \registers_reg[28][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [6]));
  CDN_flop \registers_reg[28][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1038), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[28] [7]));
  CDN_flop \registers_reg[27][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [0]));
  CDN_flop \registers_reg[27][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [1]));
  CDN_flop \registers_reg[27][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [2]));
  CDN_flop \registers_reg[27][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [3]));
  CDN_flop \registers_reg[27][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [4]));
  CDN_flop \registers_reg[27][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [5]));
  CDN_flop \registers_reg[27][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [6]));
  CDN_flop \registers_reg[27][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1040), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[27] [7]));
  CDN_flop \registers_reg[26][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [0]));
  CDN_flop \registers_reg[26][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [1]));
  CDN_flop \registers_reg[26][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [2]));
  CDN_flop \registers_reg[26][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [3]));
  CDN_flop \registers_reg[26][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [4]));
  CDN_flop \registers_reg[26][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [5]));
  CDN_flop \registers_reg[26][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [6]));
  CDN_flop \registers_reg[26][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1042), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[26] [7]));
  CDN_flop \registers_reg[25][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [0]));
  CDN_flop \registers_reg[25][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [1]));
  CDN_flop \registers_reg[25][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [2]));
  CDN_flop \registers_reg[25][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [3]));
  CDN_flop \registers_reg[25][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [4]));
  CDN_flop \registers_reg[25][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [5]));
  CDN_flop \registers_reg[25][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [6]));
  CDN_flop \registers_reg[25][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1044), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[25] [7]));
  CDN_flop \registers_reg[24][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [0]));
  CDN_flop \registers_reg[24][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [1]));
  CDN_flop \registers_reg[24][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [2]));
  CDN_flop \registers_reg[24][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [3]));
  CDN_flop \registers_reg[24][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [4]));
  CDN_flop \registers_reg[24][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [5]));
  CDN_flop \registers_reg[24][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [6]));
  CDN_flop \registers_reg[24][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1046), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[24] [7]));
  CDN_flop \registers_reg[23][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [0]));
  CDN_flop \registers_reg[23][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [1]));
  CDN_flop \registers_reg[23][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [2]));
  CDN_flop \registers_reg[23][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [3]));
  CDN_flop \registers_reg[23][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [4]));
  CDN_flop \registers_reg[23][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [5]));
  CDN_flop \registers_reg[23][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [6]));
  CDN_flop \registers_reg[23][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1048), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[23] [7]));
  CDN_flop \registers_reg[22][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [0]));
  CDN_flop \registers_reg[22][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [1]));
  CDN_flop \registers_reg[22][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [2]));
  CDN_flop \registers_reg[22][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [3]));
  CDN_flop \registers_reg[22][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [4]));
  CDN_flop \registers_reg[22][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [5]));
  CDN_flop \registers_reg[22][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [6]));
  CDN_flop \registers_reg[22][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1050), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[22] [7]));
  CDN_flop \registers_reg[21][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [0]));
  CDN_flop \registers_reg[21][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [1]));
  CDN_flop \registers_reg[21][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [2]));
  CDN_flop \registers_reg[21][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [3]));
  CDN_flop \registers_reg[21][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [4]));
  CDN_flop \registers_reg[21][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [5]));
  CDN_flop \registers_reg[21][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [6]));
  CDN_flop \registers_reg[21][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1052), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[21] [7]));
  CDN_flop \registers_reg[20][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [0]));
  CDN_flop \registers_reg[20][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [1]));
  CDN_flop \registers_reg[20][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [2]));
  CDN_flop \registers_reg[20][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [3]));
  CDN_flop \registers_reg[20][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [4]));
  CDN_flop \registers_reg[20][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [5]));
  CDN_flop \registers_reg[20][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [6]));
  CDN_flop \registers_reg[20][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1054), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[20] [7]));
  CDN_flop \registers_reg[19][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [0]));
  CDN_flop \registers_reg[19][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [1]));
  CDN_flop \registers_reg[19][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [2]));
  CDN_flop \registers_reg[19][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [3]));
  CDN_flop \registers_reg[19][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [4]));
  CDN_flop \registers_reg[19][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [5]));
  CDN_flop \registers_reg[19][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [6]));
  CDN_flop \registers_reg[19][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1056), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[19] [7]));
  CDN_flop \registers_reg[18][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [0]));
  CDN_flop \registers_reg[18][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [1]));
  CDN_flop \registers_reg[18][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [2]));
  CDN_flop \registers_reg[18][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [3]));
  CDN_flop \registers_reg[18][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [4]));
  CDN_flop \registers_reg[18][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [5]));
  CDN_flop \registers_reg[18][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [6]));
  CDN_flop \registers_reg[18][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1058), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[18] [7]));
  CDN_flop \registers_reg[17][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [0]));
  CDN_flop \registers_reg[17][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [1]));
  CDN_flop \registers_reg[17][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [2]));
  CDN_flop \registers_reg[17][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [3]));
  CDN_flop \registers_reg[17][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [4]));
  CDN_flop \registers_reg[17][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [5]));
  CDN_flop \registers_reg[17][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [6]));
  CDN_flop \registers_reg[17][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1060), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[17] [7]));
  CDN_flop \registers_reg[16][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [0]));
  CDN_flop \registers_reg[16][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [1]));
  CDN_flop \registers_reg[16][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [2]));
  CDN_flop \registers_reg[16][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [3]));
  CDN_flop \registers_reg[16][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [4]));
  CDN_flop \registers_reg[16][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [5]));
  CDN_flop \registers_reg[16][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [6]));
  CDN_flop \registers_reg[16][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1062), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[16] [7]));
  CDN_flop \registers_reg[15][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [0]));
  CDN_flop \registers_reg[15][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [1]));
  CDN_flop \registers_reg[15][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [2]));
  CDN_flop \registers_reg[15][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [3]));
  CDN_flop \registers_reg[15][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [4]));
  CDN_flop \registers_reg[15][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [5]));
  CDN_flop \registers_reg[15][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [6]));
  CDN_flop \registers_reg[15][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1064), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[15] [7]));
  CDN_flop \registers_reg[14][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [0]));
  CDN_flop \registers_reg[14][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [1]));
  CDN_flop \registers_reg[14][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [2]));
  CDN_flop \registers_reg[14][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [3]));
  CDN_flop \registers_reg[14][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [4]));
  CDN_flop \registers_reg[14][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [5]));
  CDN_flop \registers_reg[14][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [6]));
  CDN_flop \registers_reg[14][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1066), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[14] [7]));
  CDN_flop \registers_reg[13][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [0]));
  CDN_flop \registers_reg[13][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [1]));
  CDN_flop \registers_reg[13][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [2]));
  CDN_flop \registers_reg[13][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [3]));
  CDN_flop \registers_reg[13][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [4]));
  CDN_flop \registers_reg[13][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [5]));
  CDN_flop \registers_reg[13][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [6]));
  CDN_flop \registers_reg[13][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1068), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[13] [7]));
  CDN_flop \registers_reg[12][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [0]));
  CDN_flop \registers_reg[12][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [1]));
  CDN_flop \registers_reg[12][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [2]));
  CDN_flop \registers_reg[12][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [3]));
  CDN_flop \registers_reg[12][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [4]));
  CDN_flop \registers_reg[12][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [5]));
  CDN_flop \registers_reg[12][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [6]));
  CDN_flop \registers_reg[12][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1070), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[12] [7]));
  CDN_flop \registers_reg[11][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [0]));
  CDN_flop \registers_reg[11][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [1]));
  CDN_flop \registers_reg[11][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [2]));
  CDN_flop \registers_reg[11][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [3]));
  CDN_flop \registers_reg[11][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [4]));
  CDN_flop \registers_reg[11][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [5]));
  CDN_flop \registers_reg[11][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [6]));
  CDN_flop \registers_reg[11][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1072), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[11] [7]));
  CDN_flop \registers_reg[10][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [0]));
  CDN_flop \registers_reg[10][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [1]));
  CDN_flop \registers_reg[10][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [2]));
  CDN_flop \registers_reg[10][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [3]));
  CDN_flop \registers_reg[10][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [4]));
  CDN_flop \registers_reg[10][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [5]));
  CDN_flop \registers_reg[10][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [6]));
  CDN_flop \registers_reg[10][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1074), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[10] [7]));
  CDN_flop \registers_reg[9][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [0]));
  CDN_flop \registers_reg[9][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [1]));
  CDN_flop \registers_reg[9][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [2]));
  CDN_flop \registers_reg[9][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [3]));
  CDN_flop \registers_reg[9][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [4]));
  CDN_flop \registers_reg[9][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [5]));
  CDN_flop \registers_reg[9][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [6]));
  CDN_flop \registers_reg[9][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1076), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[9] [7]));
  CDN_flop \registers_reg[8][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [0]));
  CDN_flop \registers_reg[8][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [1]));
  CDN_flop \registers_reg[8][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [2]));
  CDN_flop \registers_reg[8][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [3]));
  CDN_flop \registers_reg[8][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [4]));
  CDN_flop \registers_reg[8][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [5]));
  CDN_flop \registers_reg[8][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [6]));
  CDN_flop \registers_reg[8][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1078), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[8] [7]));
  CDN_flop \registers_reg[7][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [0]));
  CDN_flop \registers_reg[7][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [1]));
  CDN_flop \registers_reg[7][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [2]));
  CDN_flop \registers_reg[7][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [3]));
  CDN_flop \registers_reg[7][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [4]));
  CDN_flop \registers_reg[7][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [5]));
  CDN_flop \registers_reg[7][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [6]));
  CDN_flop \registers_reg[7][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1080), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[7] [7]));
  CDN_flop \registers_reg[6][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [0]));
  CDN_flop \registers_reg[6][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [1]));
  CDN_flop \registers_reg[6][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [2]));
  CDN_flop \registers_reg[6][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [3]));
  CDN_flop \registers_reg[6][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [4]));
  CDN_flop \registers_reg[6][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [5]));
  CDN_flop \registers_reg[6][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [6]));
  CDN_flop \registers_reg[6][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1082), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[6] [7]));
  CDN_flop \registers_reg[5][0] (.clk (clk), .d (n_822), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [0]));
  CDN_flop \registers_reg[5][1] (.clk (clk), .d (n_823), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [1]));
  CDN_flop \registers_reg[5][2] (.clk (clk), .d (n_824), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [2]));
  CDN_flop \registers_reg[5][3] (.clk (clk), .d (n_825), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [3]));
  CDN_flop \registers_reg[5][4] (.clk (clk), .d (n_826), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [4]));
  CDN_flop \registers_reg[5][5] (.clk (clk), .d (n_827), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [5]));
  CDN_flop \registers_reg[5][6] (.clk (clk), .d (n_828), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [6]));
  CDN_flop \registers_reg[5][7] (.clk (clk), .d (n_829), .sena
       (n_1087), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[5] [7]));
  CDN_flop \registers_reg[4][0] (.clk (clk), .d (n_805), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [0]));
  CDN_flop \registers_reg[4][1] (.clk (clk), .d (n_806), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [1]));
  CDN_flop \registers_reg[4][2] (.clk (clk), .d (n_807), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [2]));
  CDN_flop \registers_reg[4][3] (.clk (clk), .d (n_808), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [3]));
  CDN_flop \registers_reg[4][4] (.clk (clk), .d (n_809), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [4]));
  CDN_flop \registers_reg[4][5] (.clk (clk), .d (n_810), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [5]));
  CDN_flop \registers_reg[4][6] (.clk (clk), .d (n_811), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [6]));
  CDN_flop \registers_reg[4][7] (.clk (clk), .d (n_812), .sena
       (n_1092), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[4] [7]));
  CDN_flop \registers_reg[3][0] (.clk (clk), .d (n_788), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [0]));
  CDN_flop \registers_reg[3][1] (.clk (clk), .d (n_789), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [1]));
  CDN_flop \registers_reg[3][2] (.clk (clk), .d (n_790), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [2]));
  CDN_flop \registers_reg[3][3] (.clk (clk), .d (n_791), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [3]));
  CDN_flop \registers_reg[3][4] (.clk (clk), .d (n_792), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [4]));
  CDN_flop \registers_reg[3][5] (.clk (clk), .d (n_793), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [5]));
  CDN_flop \registers_reg[3][6] (.clk (clk), .d (n_794), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [6]));
  CDN_flop \registers_reg[3][7] (.clk (clk), .d (n_795), .sena
       (n_1097), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[3] [7]));
  CDN_flop \registers_reg[2][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [0]));
  CDN_flop \registers_reg[2][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [1]));
  CDN_flop \registers_reg[2][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [2]));
  CDN_flop \registers_reg[2][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [3]));
  CDN_flop \registers_reg[2][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [4]));
  CDN_flop \registers_reg[2][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [5]));
  CDN_flop \registers_reg[2][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [6]));
  CDN_flop \registers_reg[2][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1099), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[2] [7]));
  CDN_flop \registers_reg[1][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [0]));
  CDN_flop \registers_reg[1][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [1]));
  CDN_flop \registers_reg[1][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [2]));
  CDN_flop \registers_reg[1][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [3]));
  CDN_flop \registers_reg[1][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [4]));
  CDN_flop \registers_reg[1][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [5]));
  CDN_flop \registers_reg[1][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [6]));
  CDN_flop \registers_reg[1][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1101), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[1] [7]));
  CDN_flop \registers_reg[0][0] (.clk (clk), .d (Data_in[0]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [0]));
  CDN_flop \registers_reg[0][1] (.clk (clk), .d (Data_in[1]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [1]));
  CDN_flop \registers_reg[0][2] (.clk (clk), .d (Data_in[2]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [2]));
  CDN_flop \registers_reg[0][3] (.clk (clk), .d (Data_in[3]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [3]));
  CDN_flop \registers_reg[0][4] (.clk (clk), .d (Data_in[4]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [4]));
  CDN_flop \registers_reg[0][5] (.clk (clk), .d (Data_in[5]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [5]));
  CDN_flop \registers_reg[0][6] (.clk (clk), .d (Data_in[6]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [6]));
  CDN_flop \registers_reg[0][7] (.clk (clk), .d (Data_in[7]), .sena
       (n_1103), .aclr (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0),
       .q (\registers[0] [7]));
  not g1212 (n_1015, Reg_write);
  and g1213 (n_1016, Reg_read, n_1015);
  not g1214 (n_1107, rw_en);
  and g1215 (n_749, n_1016, n_1107);
  not g1216 (n_1012, Reg_read);
  and g1217 (n_1013, Reg_write, n_1012);
  and g1218 (n_750, n_1013, n_1107);
  and g1219 (n_1113, n_1111, n_1112);
  not g1220 (n_753, n_1113);
  CDN_flop \registers_en_reg[36] (.clk (clk_neg), .d (n_769), .sena
       (n_1130), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[36] ));
  CDN_flop \registers_en_reg[35] (.clk (clk_neg), .d (n_769), .sena
       (n_1144), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[35] ));
  CDN_flop \registers_en_reg[34] (.clk (clk_neg), .d (n_769), .sena
       (n_1158), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[34] ));
  CDN_flop \registers_en_reg[33] (.clk (clk_neg), .d (n_769), .sena
       (n_1172), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[33] ));
  CDN_flop \registers_en_reg[32] (.clk (clk_neg), .d (n_769), .sena
       (n_1186), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[32] ));
  CDN_flop \registers_en_reg[31] (.clk (clk_neg), .d (n_769), .sena
       (n_1200), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[31] ));
  CDN_flop \registers_en_reg[30] (.clk (clk_neg), .d (n_769), .sena
       (n_1214), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[30] ));
  CDN_flop \registers_en_reg[29] (.clk (clk_neg), .d (n_769), .sena
       (n_1228), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[29] ));
  CDN_flop \registers_en_reg[28] (.clk (clk_neg), .d (n_769), .sena
       (n_1242), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[28] ));
  CDN_flop \registers_en_reg[27] (.clk (clk_neg), .d (n_769), .sena
       (n_1256), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[27] ));
  CDN_flop \registers_en_reg[26] (.clk (clk_neg), .d (n_769), .sena
       (n_1270), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[26] ));
  CDN_flop \registers_en_reg[25] (.clk (clk_neg), .d (n_769), .sena
       (n_1284), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[25] ));
  CDN_flop \registers_en_reg[24] (.clk (clk_neg), .d (n_769), .sena
       (n_1298), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[24] ));
  CDN_flop \registers_en_reg[23] (.clk (clk_neg), .d (n_769), .sena
       (n_1312), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[23] ));
  CDN_flop \registers_en_reg[22] (.clk (clk_neg), .d (n_769), .sena
       (n_1326), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[22] ));
  CDN_flop \registers_en_reg[21] (.clk (clk_neg), .d (n_769), .sena
       (n_1340), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[21] ));
  CDN_flop \registers_en_reg[20] (.clk (clk_neg), .d (n_769), .sena
       (n_1354), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[20] ));
  CDN_flop \registers_en_reg[19] (.clk (clk_neg), .d (n_769), .sena
       (n_1368), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[19] ));
  CDN_flop \registers_en_reg[18] (.clk (clk_neg), .d (n_769), .sena
       (n_1382), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[18] ));
  CDN_flop \registers_en_reg[17] (.clk (clk_neg), .d (n_769), .sena
       (n_1396), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[17] ));
  CDN_flop \registers_en_reg[16] (.clk (clk_neg), .d (n_769), .sena
       (n_1410), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[16] ));
  CDN_flop \registers_en_reg[15] (.clk (clk_neg), .d (n_769), .sena
       (n_1424), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[15] ));
  CDN_flop \registers_en_reg[14] (.clk (clk_neg), .d (n_769), .sena
       (n_1438), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[14] ));
  CDN_flop \registers_en_reg[13] (.clk (clk_neg), .d (n_769), .sena
       (n_1452), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[13] ));
  CDN_flop \registers_en_reg[12] (.clk (clk_neg), .d (n_769), .sena
       (n_1466), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[12] ));
  CDN_flop \registers_en_reg[11] (.clk (clk_neg), .d (n_769), .sena
       (n_1480), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[11] ));
  CDN_flop \registers_en_reg[10] (.clk (clk_neg), .d (n_769), .sena
       (n_1494), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[10] ));
  CDN_flop \registers_en_reg[9] (.clk (clk_neg), .d (n_769), .sena
       (n_1508), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[9] ));
  CDN_flop \registers_en_reg[8] (.clk (clk_neg), .d (n_769), .sena
       (n_1522), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[8] ));
  CDN_flop \registers_en_reg[7] (.clk (clk_neg), .d (n_769), .sena
       (n_1536), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[7] ));
  CDN_flop \registers_en_reg[6] (.clk (clk_neg), .d (n_769), .sena
       (n_1550), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[6] ));
  CDN_flop \registers_en_reg[5] (.clk (clk_neg), .d (n_769), .sena
       (n_1564), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[5] ));
  CDN_flop \registers_en_reg[4] (.clk (clk_neg), .d (n_769), .sena
       (n_1578), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[4] ));
  CDN_flop \registers_en_reg[3] (.clk (clk_neg), .d (n_769), .sena
       (n_1592), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[3] ));
  CDN_flop \registers_en_reg[2] (.clk (clk_neg), .d (n_769), .sena
       (n_1606), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[2] ));
  CDN_flop \registers_en_reg[1] (.clk (clk_neg), .d (n_769), .sena
       (n_1620), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[1] ));
  CDN_flop \registers_en_reg[0] (.clk (clk_neg), .d (n_769), .sena
       (n_1634), .aclr (1'b0), .apre (n_747), .srl (1'b0), .srd (1'b0),
       .q (\registers_en[0] ));
  CDN_flop rw_en_reg(.clk (clk_neg), .d (n_758), .sena (n_1638), .aclr
       (n_747), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (rw_en));
  not g1304 (n_1014, \registers_en[Reg_addr] );
  or g1306 (n_1638, n_757, n_756, n_755, n_754);
endmodule

module I2CAndMemory(clk, rst_n, SCL, SDA, A_0, A_1, A_2, \ADC_in[2] ,
     \ADC_in[1] , \ADC_in[0] , \DAC_out[30] , \DAC_out[29] ,
     \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] ,
     \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] ,
     \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] ,
     \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] ,
     \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] ,
     \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] ,
     \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] ,
     \DAC_out[0] , \CS_control[2] , \CS_control[1] , \CS_control[0] ,
     \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] ,
     \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] ,
     \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] );
  input clk, rst_n, SCL, A_0, A_1, A_2;
  input [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] ;
  output [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] ,
       \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] ,
       \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] ,
       \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] ,
       \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] ,
       \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] ,
       \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] ,
       \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] ;
  output [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  output \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] ,
       \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] ,
       \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] ;
  inout SDA;
  wire clk, rst_n, SCL, A_0, A_1, A_2;
  wire [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] ;
  wire [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27]
       , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] ,
       \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] ,
       \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] ,
       \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] ,
       \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] ,
       \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] ,
       \DAC_out[2] , \DAC_out[1] , \DAC_out[0] ;
  wire [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  wire \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] ,
       \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] ,
       \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] ;
  wire SDA;
  wire [7:0] mem_to_i2c_data;
  wire [7:0] i2c_to_mem_data;
  wire [5:0] reg_addr;
  wire reg_read, reg_write;
  I2C_Slave i2c_inst(.clk (clk), .rst_n (rst_n), .SCL (SCL), .SDA
       (SDA), .Data_out (i2c_to_mem_data), .Data_in (mem_to_i2c_data),
       .Reg_addr (reg_addr), .Reg_write (reg_write), .Reg_read
       (reg_read), .A_0 (A_0), .A_1 (A_1), .A_2 (A_2));
  Memory mem_inst(.clk (clk), .rst_n (rst_n), .\ADC_in[2]  (\ADC_in[2]
       ), .\ADC_in[1]  (\ADC_in[1] ), .\ADC_in[0]  (\ADC_in[0] ),
       .\DAC_out[30]  (\DAC_out[30] ), .\DAC_out[29]  (\DAC_out[29] ),
       .\DAC_out[28]  (\DAC_out[28] ), .\DAC_out[27]  (\DAC_out[27] ),
       .\DAC_out[26]  (\DAC_out[26] ), .\DAC_out[25]  (\DAC_out[25] ),
       .\DAC_out[24]  (\DAC_out[24] ), .\DAC_out[23]  (\DAC_out[23] ),
       .\DAC_out[22]  (\DAC_out[22] ), .\DAC_out[21]  (\DAC_out[21] ),
       .\DAC_out[20]  (\DAC_out[20] ), .\DAC_out[19]  (\DAC_out[19] ),
       .\DAC_out[18]  (\DAC_out[18] ), .\DAC_out[17]  (\DAC_out[17] ),
       .\DAC_out[16]  (\DAC_out[16] ), .\DAC_out[15]  (\DAC_out[15] ),
       .\DAC_out[14]  (\DAC_out[14] ), .\DAC_out[13]  (\DAC_out[13] ),
       .\DAC_out[12]  (\DAC_out[12] ), .\DAC_out[11]  (\DAC_out[11] ),
       .\DAC_out[10]  (\DAC_out[10] ), .\DAC_out[9]  (\DAC_out[9] ),
       .\DAC_out[8]  (\DAC_out[8] ), .\DAC_out[7]  (\DAC_out[7] ),
       .\DAC_out[6]  (\DAC_out[6] ), .\DAC_out[5]  (\DAC_out[5] ),
       .\DAC_out[4]  (\DAC_out[4] ), .\DAC_out[3]  (\DAC_out[3] ),
       .\DAC_out[2]  (\DAC_out[2] ), .\DAC_out[1]  (\DAC_out[1] ),
       .\DAC_out[0]  (\DAC_out[0] ), .\CS_control[2]  (\CS_control[2]
       ), .\CS_control[1]  (\CS_control[1] ), .\CS_control[0] 
       (\CS_control[0] ), .\CP_reset[2]  (\CP_reset[2] ), .\CP_reset[1]
        (\CP_reset[1] ), .\CP_reset[0]  (\CP_reset[0] ), .\Timer_EN[2] 
       (\Timer_EN[2] ), .\Timer_EN[1]  (\Timer_EN[1] ), .\Timer_EN[0] 
       (\Timer_EN[0] ), .\Timer_FEN[2]  (\Timer_FEN[2] ),
       .\Timer_FEN[1]  (\Timer_FEN[1] ), .\Timer_FEN[0]  (\Timer_FEN[0]
       ), .\Amp_EN[2]  (\Amp_EN[2] ), .\Amp_EN[1]  (\Amp_EN[1] ),
       .\Amp_EN[0]  (\Amp_EN[0] ), .Reg_addr (reg_addr), .Data_in
       (i2c_to_mem_data), .Reg_write (reg_write), .Reg_read (reg_read),
       .Data_out (mem_to_i2c_data));
endmodule

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
  input clk, d, sena, aclr, apre, srl, srd;
  output q;
  wire clk, d, sena, aclr, apre, srl, srd;
  wire q;
  reg  qi;
  assign #1 q = qi;
  always 
    @(posedge clk or posedge apre or posedge aclr) 
      if (aclr) 
        qi <= 0;
      else if (apre) 
          qi <= 1;
        else if (srl) 
            qi <= srd;
          else begin
            if (sena) 
              qi <= d;
          end
  initial 
    qi <= 1'b0;
endmodule
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux8(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, sel7, data7, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6, sel7, data7;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6, sel7, data7;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or sel5 or sel6 or sel7 or
         data0 or data1 or data2 or data3 or data4 or data5 or data6 or
         data7) 
      case ({sel0, sel1, sel2, sel3, sel4, sel5, sel6, sel7})
       8'b10000000: z = data0;
       8'b01000000: z = data1;
       8'b00100000: z = data2;
       8'b00010000: z = data3;
       8'b00001000: z = data4;
       8'b00000100: z = data5;
       8'b00000010: z = data6;
       8'b00000001: z = data7;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux8(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, sel7, data7, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6, sel7, data7;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6, sel7, data7;
  wire z;
  wire w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  and a_4 (w_4, sel4, data4);
  and a_5 (w_5, sel5, data5);
  and a_6 (w_6, sel6, data6);
  and a_7 (w_7, sel7, data7);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux2(sel0, data0, sel1, data1, z);
  input sel0, data0, sel1, data1;
  output z;
  wire sel0, data0, sel1, data1;
  reg  z;
  always 
    @(sel0 or sel1 or data0 or data1) 
      case ({sel0, sel1})
       2'b10: z = data0;
       2'b01: z = data1;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux2(sel0, data0, sel1, data1, z);
  input sel0, data0, sel1, data1;
  output z;
  wire sel0, data0, sel1, data1;
  wire z;
  wire w_0, w_1;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  or org (z, w_0, w_1);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux7(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or sel5 or sel6 or data0 or
         data1 or data2 or data3 or data4 or data5 or data6) 
      case ({sel0, sel1, sel2, sel3, sel4, sel5, sel6})
       7'b1000000: z = data0;
       7'b0100000: z = data1;
       7'b0010000: z = data2;
       7'b0001000: z = data3;
       7'b0000100: z = data4;
       7'b0000010: z = data5;
       7'b0000001: z = data6;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux7(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6;
  wire z;
  wire w_0, w_1, w_2, w_3, w_4, w_5, w_6;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  and a_4 (w_4, sel4, data4);
  and a_5 (w_5, sel5, data5);
  and a_6 (w_6, sel6, data6);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux12(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8,
     sel9, data9, sel10, data10, sel11, data11, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9,
       data9, sel10, data10, sel11, data11;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9, data9,
       sel10, data10, sel11, data11;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or sel5 or sel6 or sel7 or
         sel8 or sel9 or sel10 or sel11 or data0 or data1 or data2 or
         data3 or data4 or data5 or data6 or data7 or data8 or data9 or
         data10 or data11) 
      case ({sel0, sel1, sel2, sel3, sel4, sel5, sel6, sel7, sel8,
           sel9, sel10, sel11})
       12'b100000000000: z = data0;
       12'b010000000000: z = data1;
       12'b001000000000: z = data2;
       12'b000100000000: z = data3;
       12'b000010000000: z = data4;
       12'b000001000000: z = data5;
       12'b000000100000: z = data6;
       12'b000000010000: z = data7;
       12'b000000001000: z = data8;
       12'b000000000100: z = data9;
       12'b000000000010: z = data10;
       12'b000000000001: z = data11;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux12(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8,
     sel9, data9, sel10, data10, sel11, data11, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9,
       data9, sel10, data10, sel11, data11;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9, data9,
       sel10, data10, sel11, data11;
  wire z;
  wire w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7;
  wire w_8, w_9, w_10, w_11;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  and a_4 (w_4, sel4, data4);
  and a_5 (w_5, sel5, data5);
  and a_6 (w_6, sel6, data6);
  and a_7 (w_7, sel7, data7);
  and a_8 (w_8, sel8, data8);
  and a_9 (w_9, sel9, data9);
  and a_10 (w_10, sel10, data10);
  and a_11 (w_11, sel11, data11);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9, w_10,
       w_11);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux11(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8,
     sel9, data9, sel10, data10, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9,
       data9, sel10, data10;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9, data9,
       sel10, data10;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or sel5 or sel6 or sel7 or
         sel8 or sel9 or sel10 or data0 or data1 or data2 or data3 or
         data4 or data5 or data6 or data7 or data8 or data9 or data10) 
      case ({sel0, sel1, sel2, sel3, sel4, sel5, sel6, sel7, sel8,
           sel9, sel10})
       11'b10000000000: z = data0;
       11'b01000000000: z = data1;
       11'b00100000000: z = data2;
       11'b00010000000: z = data3;
       11'b00001000000: z = data4;
       11'b00000100000: z = data5;
       11'b00000010000: z = data6;
       11'b00000001000: z = data7;
       11'b00000000100: z = data8;
       11'b00000000010: z = data9;
       11'b00000000001: z = data10;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux11(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8,
     sel9, data9, sel10, data10, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9,
       data9, sel10, data10;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5, sel6, data6, sel7, data7, sel8, data8, sel9, data9,
       sel10, data10;
  wire z;
  wire w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7;
  wire w_8, w_9, w_10;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  and a_4 (w_4, sel4, data4);
  and a_5 (w_5, sel5, data5);
  and a_6 (w_6, sel6, data6);
  and a_7 (w_7, sel7, data7);
  and a_8 (w_8, sel8, data8);
  and a_9 (w_9, sel9, data9);
  and a_10 (w_10, sel10, data10);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9, w_10);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux4(sel0, data0, sel1, data1, sel2, data2, sel3, data3, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or data0 or data1 or data2 or data3) 
      case ({sel0, sel1, sel2, sel3})
       4'b1000: z = data0;
       4'b0100: z = data1;
       4'b0010: z = data2;
       4'b0001: z = data3;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux4(sel0, data0, sel1, data1, sel2, data2, sel3, data3, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3;
  wire z;
  wire w_0, w_1, w_2, w_3;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  or org (z, w_0, w_1, w_2, w_3);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux3(sel0, data0, sel1, data1, sel2, data2, z);
  input sel0, data0, sel1, data1, sel2, data2;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or data0 or data1 or data2) 
      case ({sel0, sel1, sel2})
       3'b100: z = data0;
       3'b010: z = data1;
       3'b001: z = data2;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux3(sel0, data0, sel1, data1, sel2, data2, z);
  input sel0, data0, sel1, data1, sel2, data2;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2;
  wire z;
  wire w_0, w_1, w_2;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  or org (z, w_0, w_1, w_2);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX
module CDN_bmux8(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or data0 or data1 or data2 or data3 or data4
         or data5 or data6 or data7) 
      case ({sel0, sel1, sel2})
       3'b000: z = data0;
       3'b100: z = data1;
       3'b010: z = data2;
       3'b110: z = data3;
       3'b001: z = data4;
       3'b101: z = data5;
       3'b011: z = data6;
       3'b111: z = data7;
      endcase
endmodule
`else
module CDN_bmux8(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  wire z;
  wire inv_sel0, inv_sel1, inv_sel2, w_0, w_1, w_2, w_3, w_4;
  wire w_5, w_6, w_7;
  not i_0 (inv_sel0, sel0);
  not i_1 (inv_sel1, sel1);
  not i_2 (inv_sel2, sel2);
  and a_0 (w_0, inv_sel2, inv_sel1, inv_sel0, data0);
  and a_1 (w_1, inv_sel2, inv_sel1, sel0, data1);
  and a_2 (w_2, inv_sel2, sel1, inv_sel0, data2);
  and a_3 (w_3, inv_sel2, sel1, sel0, data3);
  and a_4 (w_4, sel2, inv_sel1, inv_sel0, data4);
  and a_5 (w_5, sel2, inv_sel1, sel0, data5);
  and a_6 (w_6, sel2, sel1, inv_sel0, data6);
  and a_7 (w_7, sel2, sel1, sel0, data7);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX
module CDN_bmux2(sel0, data0, data1, z);
  input sel0, data0, data1;
  output z;
  wire sel0, data0, data1;
  reg  z;
  always 
    @(sel0 or data0 or data1) 
      case ({sel0})
       1'b0: z = data0;
       1'b1: z = data1;
      endcase
endmodule
`else
module CDN_bmux2(sel0, data0, data1, z);
  input sel0, data0, data1;
  output z;
  wire sel0, data0, data1;
  wire z;
  wire inv_sel0, w_0, w_1;
  not i_0 (inv_sel0, sel0);
  and a_0 (w_0, inv_sel0, data0);
  and a_1 (w_1, sel0, data1);
  or org (z, w_0, w_1);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX
module CDN_bmux16(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, sel3, data8, data9, data10, data11, data12,
     data13, data14, data15, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or data0 or data1 or data2 or data3
         or data4 or data5 or data6 or data7 or data8 or data9 or
         data10 or data11 or data12 or data13 or data14 or data15) 
      case ({sel0, sel1, sel2, sel3})
       4'b0000: z = data0;
       4'b1000: z = data1;
       4'b0100: z = data2;
       4'b1100: z = data3;
       4'b0010: z = data4;
       4'b1010: z = data5;
       4'b0110: z = data6;
       4'b1110: z = data7;
       4'b0001: z = data8;
       4'b1001: z = data9;
       4'b0101: z = data10;
       4'b1101: z = data11;
       4'b0011: z = data12;
       4'b1011: z = data13;
       4'b0111: z = data14;
       4'b1111: z = data15;
      endcase
endmodule
`else
module CDN_bmux16(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, sel3, data8, data9, data10, data11, data12,
     data13, data14, data15, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15;
  wire z;
  wire inv_sel0, inv_sel1, inv_sel2, inv_sel3, w_0, w_1, w_2, w_3;
  wire w_4, w_5, w_6, w_7, w_8, w_9, w_10, w_11;
  wire w_12, w_13, w_14, w_15;
  not i_0 (inv_sel0, sel0);
  not i_1 (inv_sel1, sel1);
  not i_2 (inv_sel2, sel2);
  not i_3 (inv_sel3, sel3);
  and a_0 (w_0, inv_sel3, inv_sel2, inv_sel1, inv_sel0, data0);
  and a_1 (w_1, inv_sel3, inv_sel2, inv_sel1, sel0, data1);
  and a_2 (w_2, inv_sel3, inv_sel2, sel1, inv_sel0, data2);
  and a_3 (w_3, inv_sel3, inv_sel2, sel1, sel0, data3);
  and a_4 (w_4, inv_sel3, sel2, inv_sel1, inv_sel0, data4);
  and a_5 (w_5, inv_sel3, sel2, inv_sel1, sel0, data5);
  and a_6 (w_6, inv_sel3, sel2, sel1, inv_sel0, data6);
  and a_7 (w_7, inv_sel3, sel2, sel1, sel0, data7);
  and a_8 (w_8, sel3, inv_sel2, inv_sel1, inv_sel0, data8);
  and a_9 (w_9, sel3, inv_sel2, inv_sel1, sel0, data9);
  and a_10 (w_10, sel3, inv_sel2, sel1, inv_sel0, data10);
  and a_11 (w_11, sel3, inv_sel2, sel1, sel0, data11);
  and a_12 (w_12, sel3, sel2, inv_sel1, inv_sel0, data12);
  and a_13 (w_13, sel3, sel2, inv_sel1, sel0, data13);
  and a_14 (w_14, sel3, sel2, sel1, inv_sel0, data14);
  and a_15 (w_15, sel3, sel2, sel1, sel0, data15);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9, w_10,
       w_11, w_12, w_13, w_14, w_15);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX
module CDN_bmux37(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, sel3, data8, data9, data10, data11, data12,
     data13, data14, data15, sel4, data16, data17, data18, data19,
     data20, data21, data22, data23, data24, data25, data26, data27,
     data28, data29, data30, data31, sel5, data32, data33, data34,
     data35, data36, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15, sel4, data16, data17, data18, data19,
       data20, data21, data22, data23, data24, data25, data26, data27,
       data28, data29, data30, data31, sel5, data32, data33, data34,
       data35, data36;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15, sel4, data16, data17, data18, data19,
       data20, data21, data22, data23, data24, data25, data26, data27,
       data28, data29, data30, data31, sel5, data32, data33, data34,
       data35, data36;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or sel5 or data0 or data1 or
         data2 or data3 or data4 or data5 or data6 or data7 or data8 or
         data9 or data10 or data11 or data12 or data13 or data14 or
         data15 or data16 or data17 or data18 or data19 or data20 or
         data21 or data22 or data23 or data24 or data25 or data26 or
         data27 or data28 or data29 or data30 or data31 or data32 or
         data33 or data34 or data35 or data36) 
      case ({sel0, sel1, sel2, sel3, sel4, sel5})
       6'b000000: z = data0;
       6'b100000: z = data1;
       6'b010000: z = data2;
       6'b110000: z = data3;
       6'b001000: z = data4;
       6'b101000: z = data5;
       6'b011000: z = data6;
       6'b111000: z = data7;
       6'b000100: z = data8;
       6'b100100: z = data9;
       6'b010100: z = data10;
       6'b110100: z = data11;
       6'b001100: z = data12;
       6'b101100: z = data13;
       6'b011100: z = data14;
       6'b111100: z = data15;
       6'b000010: z = data16;
       6'b100010: z = data17;
       6'b010010: z = data18;
       6'b110010: z = data19;
       6'b001010: z = data20;
       6'b101010: z = data21;
       6'b011010: z = data22;
       6'b111010: z = data23;
       6'b000110: z = data24;
       6'b100110: z = data25;
       6'b010110: z = data26;
       6'b110110: z = data27;
       6'b001110: z = data28;
       6'b101110: z = data29;
       6'b011110: z = data30;
       6'b111110: z = data31;
       6'b000001: z = data32;
       6'b100001: z = data33;
       6'b010001: z = data34;
       6'b110001: z = data35;
       6'b001001: z = data36;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_bmux37(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, sel3, data8, data9, data10, data11, data12,
     data13, data14, data15, sel4, data16, data17, data18, data19,
     data20, data21, data22, data23, data24, data25, data26, data27,
     data28, data29, data30, data31, sel5, data32, data33, data34,
     data35, data36, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15, sel4, data16, data17, data18, data19,
       data20, data21, data22, data23, data24, data25, data26, data27,
       data28, data29, data30, data31, sel5, data32, data33, data34,
       data35, data36;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7, sel3, data8, data9, data10, data11, data12,
       data13, data14, data15, sel4, data16, data17, data18, data19,
       data20, data21, data22, data23, data24, data25, data26, data27,
       data28, data29, data30, data31, sel5, data32, data33, data34,
       data35, data36;
  wire z;
  wire inv_sel0, inv_sel1, inv_sel2, inv_sel3, inv_sel4, inv_sel5, w_0,
       w_1;
  wire w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9;
  wire w_10, w_11, w_12, w_13, w_14, w_15, w_16, w_17;
  wire w_18, w_19, w_20, w_21, w_22, w_23, w_24, w_25;
  wire w_26, w_27, w_28, w_29, w_30, w_31, w_32, w_33;
  wire w_34, w_35, w_36;
  not i_0 (inv_sel0, sel0);
  not i_1 (inv_sel1, sel1);
  not i_2 (inv_sel2, sel2);
  not i_3 (inv_sel3, sel3);
  not i_4 (inv_sel4, sel4);
  not i_5 (inv_sel5, sel5);
  and a_0 (w_0, inv_sel5, inv_sel4, inv_sel3, inv_sel2, inv_sel1,
       inv_sel0, data0);
  and a_1 (w_1, inv_sel5, inv_sel4, inv_sel3, inv_sel2, inv_sel1, sel0,
       data1);
  and a_2 (w_2, inv_sel5, inv_sel4, inv_sel3, inv_sel2, sel1, inv_sel0,
       data2);
  and a_3 (w_3, inv_sel5, inv_sel4, inv_sel3, inv_sel2, sel1, sel0,
       data3);
  and a_4 (w_4, inv_sel5, inv_sel4, inv_sel3, sel2, inv_sel1, inv_sel0,
       data4);
  and a_5 (w_5, inv_sel5, inv_sel4, inv_sel3, sel2, inv_sel1, sel0,
       data5);
  and a_6 (w_6, inv_sel5, inv_sel4, inv_sel3, sel2, sel1, inv_sel0,
       data6);
  and a_7 (w_7, inv_sel5, inv_sel4, inv_sel3, sel2, sel1, sel0, data7);
  and a_8 (w_8, inv_sel5, inv_sel4, sel3, inv_sel2, inv_sel1, inv_sel0,
       data8);
  and a_9 (w_9, inv_sel5, inv_sel4, sel3, inv_sel2, inv_sel1, sel0,
       data9);
  and a_10 (w_10, inv_sel5, inv_sel4, sel3, inv_sel2, sel1, inv_sel0,
       data10);
  and a_11 (w_11, inv_sel5, inv_sel4, sel3, inv_sel2, sel1, sel0,
       data11);
  and a_12 (w_12, inv_sel5, inv_sel4, sel3, sel2, inv_sel1, inv_sel0,
       data12);
  and a_13 (w_13, inv_sel5, inv_sel4, sel3, sel2, inv_sel1, sel0,
       data13);
  and a_14 (w_14, inv_sel5, inv_sel4, sel3, sel2, sel1, inv_sel0,
       data14);
  and a_15 (w_15, inv_sel5, inv_sel4, sel3, sel2, sel1, sel0, data15);
  and a_16 (w_16, inv_sel5, sel4, inv_sel3, inv_sel2, inv_sel1,
       inv_sel0, data16);
  and a_17 (w_17, inv_sel5, sel4, inv_sel3, inv_sel2, inv_sel1, sel0,
       data17);
  and a_18 (w_18, inv_sel5, sel4, inv_sel3, inv_sel2, sel1, inv_sel0,
       data18);
  and a_19 (w_19, inv_sel5, sel4, inv_sel3, inv_sel2, sel1, sel0,
       data19);
  and a_20 (w_20, inv_sel5, sel4, inv_sel3, sel2, inv_sel1, inv_sel0,
       data20);
  and a_21 (w_21, inv_sel5, sel4, inv_sel3, sel2, inv_sel1, sel0,
       data21);
  and a_22 (w_22, inv_sel5, sel4, inv_sel3, sel2, sel1, inv_sel0,
       data22);
  and a_23 (w_23, inv_sel5, sel4, inv_sel3, sel2, sel1, sel0, data23);
  and a_24 (w_24, inv_sel5, sel4, sel3, inv_sel2, inv_sel1, inv_sel0,
       data24);
  and a_25 (w_25, inv_sel5, sel4, sel3, inv_sel2, inv_sel1, sel0,
       data25);
  and a_26 (w_26, inv_sel5, sel4, sel3, inv_sel2, sel1, inv_sel0,
       data26);
  and a_27 (w_27, inv_sel5, sel4, sel3, inv_sel2, sel1, sel0, data27);
  and a_28 (w_28, inv_sel5, sel4, sel3, sel2, inv_sel1, inv_sel0,
       data28);
  and a_29 (w_29, inv_sel5, sel4, sel3, sel2, inv_sel1, sel0, data29);
  and a_30 (w_30, inv_sel5, sel4, sel3, sel2, sel1, inv_sel0, data30);
  and a_31 (w_31, inv_sel5, sel4, sel3, sel2, sel1, sel0, data31);
  and a_32 (w_32, sel5, inv_sel4, inv_sel3, inv_sel2, inv_sel1,
       inv_sel0, data32);
  and a_33 (w_33, sel5, inv_sel4, inv_sel3, inv_sel2, inv_sel1, sel0,
       data33);
  and a_34 (w_34, sel5, inv_sel4, inv_sel3, inv_sel2, sel1, inv_sel0,
       data34);
  and a_35 (w_35, sel5, inv_sel4, inv_sel3, inv_sel2, sel1, sel0,
       data35);
  and a_36 (w_36, sel5, inv_sel4, inv_sel3, sel2, inv_sel1, inv_sel0,
       data36);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9, w_10,
       w_11, w_12, w_13, w_14, w_15, w_16, w_17, w_18, w_19, w_20,
       w_21, w_22, w_23, w_24, w_25, w_26, w_27, w_28, w_29, w_30,
       w_31, w_32, w_33, w_34, w_35, w_36);
endmodule
`endif // ONE_HOT_MUX
`endif
