{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719742758884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719742758889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 13:19:18 2024 " "Processing started: Sun Jun 30 13:19:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719742758889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719742758889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_sta RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719742758889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1719742758958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719742759264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719742759264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759294 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1719742759487 ""}
{ "Info" "ISTA_SDC_FOUND" "RCB_FPGA_3_1.out.sdc " "Reading SDC File: 'RCB_FPGA_3_1.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1719742759707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 42 altera_reserved_tck port " "Ignored filter at RCB_FPGA_3_1.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1719742759720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RCB_FPGA_3_1.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at RCB_FPGA_3_1.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719742759720 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1719742759720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 81 altera_reserved_tck clock " "Ignored filter at RCB_FPGA_3_1.out.sdc(81): altera_reserved_tck could not be matched with a clock" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1719742759724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RCB_FPGA_3_1.out.sdc 81 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at RCB_FPGA_3_1.out.sdc(81): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719742759724 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1719742759724 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719742759745 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719742759745 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742759749 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742759749 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719742759749 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719742759751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1719742759815 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1719742759845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.131 " "Worst-case setup slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.131               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.586               0.000 CLK_100M  " "    2.586               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.306               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLK_100M  " "    0.340               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.090 " "Worst-case recovery slack is 2.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.090               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    2.090               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.809 " "Worst-case removal slack is 1.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    1.809               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.597 " "Worst-case minimum pulse width slack is 1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    1.597               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.649               0.000 CLK_100M  " "    4.649               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742759983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742759983 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742759993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742759993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742759993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742759993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.526 ns " "Worst Case Available Settling Time: 7.526 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742759993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742759993 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719742759993 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1719742760122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719742760139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719742760718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719742760935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719742760935 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742760937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742760937 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719742760937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.728 " "Worst-case setup slack is 0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.728               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.358               0.000 CLK_100M  " "    3.358               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.241               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLK_100M  " "    0.290               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.372 " "Worst-case recovery slack is 2.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.372               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    2.372               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.549 " "Worst-case removal slack is 1.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.549               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    1.549               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.667 " "Worst-case minimum pulse width slack is 1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    1.667               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 CLK_100M  " "    4.666               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761094 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.697 ns " "Worst Case Available Settling Time: 7.697 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761103 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719742761103 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1719742761224 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719742761438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719742761438 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742761440 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742761440 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719742761440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.145 " "Worst-case setup slack is 3.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.145               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.145               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.873               0.000 CLK_100M  " "    6.873               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.130               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLK_100M  " "    0.141               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.774 " "Worst-case recovery slack is 3.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.774               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.745 " "Worst-case removal slack is 0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.745               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.222 " "Worst-case minimum pulse width slack is 2.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    2.222               0.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.531               0.000 CLK_100M  " "    3.531               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719742761561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719742761561 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.024 ns " "Worst Case Available Settling Time: 9.024 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719742761570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719742761570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719742762591 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719742762591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719742762853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 13:19:22 2024 " "Processing ended: Sun Jun 30 13:19:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719742762853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719742762853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719742762853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719742762853 ""}
