// Seed: 1559414591
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3
);
  logic [-1 'd0 : 1] id_5;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    inout supply1 id_1,
    output tri id_2,
    output wor id_3,
    output wire id_4,
    input supply0 id_5
    , id_14,
    output wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri id_10,
    input uwire id_11,
    output tri0 id_12
);
  logic id_15;
  nor primCall (id_4, id_14, id_11, id_5, id_1, id_15, id_8);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_4
  );
endmodule
